{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587955990691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587955990698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 20:53:10 2020 " "Processing started: Sun Apr 26 20:53:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587955990698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587955990698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off magical_pug -c magical_pug " "Command: quartus_map --read_settings_files=on --write_settings_files=off magical_pug -c magical_pug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587955990698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587955991265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587955991265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem " "Found entity 1: VGA_Subsystem" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "VGA_Subsystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter " "Found entity 1: VGA_Subsystem_avalon_st_adapter" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: VGA_Subsystem_avalon_st_adapter_data_format_adapter_0" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_video_pll_0 " "Found entity 1: VGA_Subsystem_video_pll_0" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "VGA_Subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_video_pll_0_video_pll " "Found entity 1: VGA_Subsystem_video_pll_0_video_pll" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_vga_fifo " "Found entity 1: VGA_Subsystem_vga_fifo" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_vga_controller " "Found entity 1: VGA_Subsystem_vga_controller" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Subsystem_rgb_resampler " "Found entity 1: VGA_Subsystem_rgb_resampler" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magical_pug_generator.v(297) " "Verilog HDL information at magical_pug_generator.v(297): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 297 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587956004244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/magical_pug_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/magical_pug_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 magical_pug_generator " "Found entity 1: magical_pug_generator" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/key_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/key_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debouncer " "Found entity 1: key_debouncer" {  } { { "VGA_Subsystem/synthesis/submodules/key_debouncer.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/key_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587956004317 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.v(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.v(72) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.v(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.v(74) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004318 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.v(120) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587956004319 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem VGA_Subsystem:u0 " "Elaborating entity \"VGA_Subsystem\" for hierarchy \"VGA_Subsystem:u0\"" {  } { { "DE1_SOC_golden_top.v" "u0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magical_pug_generator VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0 " "Elaborating entity \"magical_pug_generator\" for hierarchy \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "magical_pug_generator_0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(250) " "Verilog HDL assignment warning at magical_pug_generator.v(250): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004324 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(251) " "Verilog HDL assignment warning at magical_pug_generator.v(251): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004324 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(259) " "Verilog HDL assignment warning at magical_pug_generator.v(259): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004325 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(263) " "Verilog HDL assignment warning at magical_pug_generator.v(263): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004325 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(274) " "Verilog HDL assignment warning at magical_pug_generator.v(274): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004325 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(279) " "Verilog HDL assignment warning at magical_pug_generator.v(279): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004325 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(287) " "Verilog HDL assignment warning at magical_pug_generator.v(287): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004326 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(288) " "Verilog HDL assignment warning at magical_pug_generator.v(288): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004326 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(301) " "Verilog HDL assignment warning at magical_pug_generator.v(301): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004327 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(302) " "Verilog HDL assignment warning at magical_pug_generator.v(302): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004327 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(303) " "Verilog HDL assignment warning at magical_pug_generator.v(303): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004327 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(313) " "Verilog HDL assignment warning at magical_pug_generator.v(313): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004327 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(314) " "Verilog HDL assignment warning at magical_pug_generator.v(314): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004328 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(315) " "Verilog HDL assignment warning at magical_pug_generator.v(315): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004328 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(319) " "Verilog HDL assignment warning at magical_pug_generator.v(319): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004328 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(324) " "Verilog HDL assignment warning at magical_pug_generator.v(324): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004328 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 magical_pug_generator.v(329) " "Verilog HDL assignment warning at magical_pug_generator.v(329): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004328 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(336) " "Verilog HDL assignment warning at magical_pug_generator.v(336): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004329 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(337) " "Verilog HDL assignment warning at magical_pug_generator.v(337): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004329 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 magical_pug_generator.v(338) " "Verilog HDL assignment warning at magical_pug_generator.v(338): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004329 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 magical_pug_generator.v(350) " "Verilog HDL assignment warning at magical_pug_generator.v(350): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004330 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 magical_pug_generator.v(351) " "Verilog HDL assignment warning at magical_pug_generator.v(351): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004330 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 magical_pug_generator.v(352) " "Verilog HDL assignment warning at magical_pug_generator.v(352): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004330 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debouncer VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|key_debouncer:key0 " "Elaborating entity \"key_debouncer\" for hierarchy \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|key_debouncer:key0\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "key0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_debouncer.v(50) " "Verilog HDL assignment warning at key_debouncer.v(50): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Subsystem/synthesis/submodules/key_debouncer.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/key_debouncer.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004389 "|DE1_SOC_golden_top|VGA_Subsystem:u0|magical_pug_generator:magical_pug_generator_0|key_debouncer:key0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_rgb_resampler VGA_Subsystem:u0\|VGA_Subsystem_rgb_resampler:rgb_resampler " "Elaborating entity \"VGA_Subsystem_rgb_resampler\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_rgb_resampler:rgb_resampler\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "rgb_resampler" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a VGA_Subsystem_rgb_resampler.v(118) " "Verilog HDL or VHDL warning at VGA_Subsystem_rgb_resampler.v(118): object \"a\" assigned a value but never read" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_rgb_resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587956004397 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_rgb_resampler:rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_vga_controller VGA_Subsystem:u0\|VGA_Subsystem_vga_controller:vga_controller " "Elaborating entity \"VGA_Subsystem_vga_controller\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_controller:vga_controller\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "vga_controller" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing VGA_Subsystem:u0\|VGA_Subsystem_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v" "VGA_Timing" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004404 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587956004404 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_vga_fifo VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo " "Elaborating entity \"VGA_Subsystem_vga_fifo\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "vga_fifo" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "Data_FIFO" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956004723 ""}  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587956004723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956004997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956004997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956004998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956005010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956005010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956005069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956005069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956005124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956005124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_video_pll_0 VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0 " "Elaborating entity \"VGA_Subsystem_video_pll_0\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "video_pll_0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_video_pll_0_video_pll VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll " "Elaborating entity \"VGA_Subsystem_video_pll_0_video_pll\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" "video_pll" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" "altera_pll_i" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005174 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1587956005180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956005180 ""}  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587956005180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" "reset_from_locked" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_avalon_st_adapter VGA_Subsystem:u0\|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"VGA_Subsystem_avalon_st_adapter\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "avalon_st_adapter" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Subsystem_avalon_st_adapter_data_format_adapter_0 VGA_Subsystem:u0\|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"VGA_Subsystem_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"VGA_Subsystem:u0\|VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|VGA_Subsystem_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA_Subsystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA_Subsystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "rst_controller" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA_Subsystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA_Subsystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA_Subsystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA_Subsystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956005197 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_Subsystem:u0\|magical_pug_generator_0_avalon_streaming_source_empty\[1\] " "Net \"VGA_Subsystem:u0\|magical_pug_generator_0_avalon_streaming_source_empty\[1\]\" is missing source, defaulting to GND" {  } { { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "magical_pug_generator_0_avalon_streaming_source_empty\[1\]" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587956005334 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1587956005334 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_vga_fifo:vga_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_vga_fifo.v" 155 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 125 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_vga_fifo:vga_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587956005490 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0_video_pll.v" 91 0 0 } } { "VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/VGA_Subsystem_video_pll_0.v" 25 0 0 } } { "VGA_Subsystem/synthesis/VGA_Subsystem.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/VGA_Subsystem.v" 132 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 274 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956005490 "|DE1_SOC_golden_top|VGA_Subsystem:u0|VGA_Subsystem_video_pll_0:video_pll_0|VGA_Subsystem_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1587956005490 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1587956005490 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Mod1\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "Mod1" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 352 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956006140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Div1\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "Div1" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956006140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Mod0\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "Mod0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956006140 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|Div0\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "Div0" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956006140 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587956006140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Mod1\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 352 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956006184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Mod1 " "Instantiated megafunction \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006184 ""}  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 352 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587956006184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div1\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 351 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956006273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006273 ""}  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 351 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587956006273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div0\"" {  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 350 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956006344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_Subsystem:u0\|magical_pug_generator:magical_pug_generator_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587956006345 ""}  } { { "VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/VGA_Subsystem/synthesis/submodules/magical_pug_generator.v" 350 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587956006345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587956006439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956006439 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587956006683 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587956006756 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1587956006756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587956007299 "|DE1_SOC_golden_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587956007299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587956007532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587956008150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.map.smsg " "Generated suppressed messages file D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956008256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587956008614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587956008614 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587956008718 ""}  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1587956008718 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587956008733 ""}  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1587956008733 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587956008734 ""}  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1587956008734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587956008845 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587956008845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1333 " "Implemented 1333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587956008851 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587956008851 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587956008851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1065 " "Implemented 1065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587956008851 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587956008851 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1587956008851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587956008851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 246 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956008923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:53:28 2020 " "Processing ended: Sun Apr 26 20:53:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956008923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956008923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956008923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587956008923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587956010284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587956010291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 20:53:29 2020 " "Processing started: Sun Apr 26 20:53:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587956010291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587956010291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug " "Command: quartus_fit --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587956010291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587956010391 ""}
{ "Info" "0" "" "Project  = magical_pug" {  } {  } 0 0 "Project  = magical_pug" 0 0 "Fitter" 0 0 1587956010392 ""}
{ "Info" "0" "" "Revision = magical_pug" {  } {  } 0 0 "Revision = magical_pug" 0 0 "Fitter" 0 0 1587956010392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587956010604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587956010605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "magical_pug 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"magical_pug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587956010640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587956010785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587956010786 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1587956011035 ""}  } { { "altera_pll.v" "" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1587956011035 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1587956011062 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587956011827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587956011864 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587956012131 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587956012180 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1587956027494 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G11 " "VGA_Subsystem:u0\|VGA_Subsystem_video_pll_0:video_pll_0\|VGA_Subsystem_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587956028230 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587956028230 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 345 global CLKCTRL_G7 " "CLOCK2_50~inputCLKENA0 with 345 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587956028230 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587956028230 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956028231 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587956030257 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1587956030257 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587956030263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC_golden_top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SOC_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1587956030266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587956030267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587956030267 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1587956030268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956030273 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1587956030273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587956030283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587956030283 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587956030284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587956030333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587956030335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587956030343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587956030346 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587956030347 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587956030348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587956030484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587956030486 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587956030486 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956030753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587956038588 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1587956039770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956042818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587956046894 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587956047718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956047718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587956050498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587956056502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587956056502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587956057094 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1587956057094 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587956057094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956057099 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.37 " "Total time spent on timing analysis during the Fitter is 2.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587956060459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587956060515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587956062155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587956062156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587956063641 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587956070132 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587956070694 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/softwares/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/DE1_SOC_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587956070743 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1587956070743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.fit.smsg " "Generated suppressed messages file D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/output_files/magical_pug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587956070906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6737 " "Peak virtual memory: 6737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:54:31 2020 " "Processing ended: Sun Apr 26 20:54:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956071967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587956071967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587956073322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587956073329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 20:54:33 2020 " "Processing started: Sun Apr 26 20:54:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587956073329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587956073329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug " "Command: quartus_asm --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587956073329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587956074518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587956081859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956082792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:54:42 2020 " "Processing ended: Sun Apr 26 20:54:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956082792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956082792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956082792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587956082792 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587956083586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587956084525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587956084533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 20:54:44 2020 " "Processing started: Sun Apr 26 20:54:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587956084533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587956084533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta magical_pug -c magical_pug " "Command: quartus_sta magical_pug -c magical_pug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587956084533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587956084736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587956086202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587956086202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956086257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956086257 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956087151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587956087151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587956087151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1587956087151 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_Subsystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1587956087158 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC_golden_top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SOC_golden_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1587956087171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956087172 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587956087173 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587956087173 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1587956087173 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956087173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956087174 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1587956087175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956087181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956087181 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956087181 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587956087181 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1587956087187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956087188 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587956087190 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587956087215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.101 " "Worst-case setup slack is 6.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.101               0.000 CLOCK2_50  " "    6.101               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.412               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.412               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956087273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLOCK2_50  " "    0.298               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.361               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956087291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956087303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956087313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889               0.000 CLOCK2_50  " "    8.889               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.765               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.765               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956087324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956087324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 50.598 ns " "Worst Case Available Settling Time: 50.598 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956087338 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956087338 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587956087347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587956087400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587956090404 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956090636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956090636 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956090636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587956090636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956090637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.331 " "Worst-case setup slack is 5.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.331               0.000 CLOCK2_50  " "    5.331               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.262               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.262               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956090674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 CLOCK2_50  " "    0.285               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.332               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956090690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956090710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956090722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.918               0.000 CLOCK2_50  " "    8.918               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.741               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.741               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956090729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956090729 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 50.705 ns " "Worst Case Available Settling Time: 50.705 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956090741 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956090741 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587956090764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587956090995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587956094510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956094690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956094690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956094690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587956094690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956094691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.028 " "Worst-case setup slack is 13.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.028               0.000 CLOCK2_50  " "   13.028               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.403               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.403               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956094710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK2_50  " "    0.168               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956094725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956094736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956094747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.487               0.000 CLOCK2_50  " "    8.487               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.882               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.882               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956094758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956094758 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.913 ns " "Worst Case Available Settling Time: 53.913 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956094772 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956094772 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587956094781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956095050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956095050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587956095050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587956095050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956095051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.347 " "Worst-case setup slack is 13.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.347               0.000 CLOCK2_50  " "   13.347               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.493               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.493               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956095064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 CLOCK2_50  " "    0.158               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956095077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956095086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587956095093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.439               0.000 CLOCK2_50  " "    8.439               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 u0\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587956095101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587956095101 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.158" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.459 ns " "Worst Case Available Settling Time: 54.459 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1587956095111 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587956095111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587956100177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587956100179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956100361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:55:00 2020 " "Processing ended: Sun Apr 26 20:55:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956100361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956100361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956100361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587956100361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1587956101657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587956101665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 20:55:01 2020 " "Processing started: Sun Apr 26 20:55:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587956101665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587956101665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug " "Command: quartus_eda --read_settings_files=off --write_settings_files=off magical_pug -c magical_pug" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587956101665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1587956103370 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1587956103458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "magical_pug.vo D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/simulation/modelsim/ simulation " "Generated file magical_pug.vo in folder \"D:/MSEmbeddedSystems/PLD/Projects/Project3/Module4/magical_pug_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587956104549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587956104721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 20:55:04 2020 " "Processing ended: Sun Apr 26 20:55:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587956104721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587956104721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587956104721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587956104721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 259 s " "Quartus Prime Full Compilation was successful. 0 errors, 259 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587956105433 ""}
