$date
	Sat Oct 22 22:15:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#535970
b1010 &
b1010 %
1$
b1010 !
1"
#535971
0"
#535974
b101 &
b101 %
#535978
b10000 &
b10000 %
#535982
b1000 &
b1000 %
#535986
b100 &
b100 %
#535990
b10 &
b10 %
#535994
b1 &
b1 %
1#
#535998
b0 &
0#
b0 %
0$
#1587719
b1101 !
1"
#1587722
b1101 &
b1101 %
1$
#1587723
0"
#1587726
b101000 &
b101000 %
#1587730
b10100 &
b10100 %
#1587734
b1010 &
b1010 %
#1587738
b101 &
b101 %
#1587742
b10000 &
b10000 %
#1587746
b1000 &
b1000 %
#1587750
b100 &
b100 %
#1587754
b10 &
b10 %
#1587758
b1 &
1#
b1 %
#1587762
b0 &
b0 %
0#
0$
#2519606
b1110 &
b1110 %
1$
b1110 !
1"
#2519607
0"
#2519610
b111 &
b111 %
#2519614
b10110 &
b10110 %
#2519618
b1011 &
b1011 %
#2519622
b100010 &
b100010 %
#2519626
b10001 &
b10001 %
#2519630
b110100 &
b110100 %
#2519634
b11010 &
b11010 %
#2519638
b1101 &
b1101 %
#2519642
b101000 &
b101000 %
#2519646
b10100 &
b10100 %
#2519650
b1010 &
b1010 %
#2519654
b101 &
b101 %
#2519658
b10000 &
b10000 %
#2519662
b1000 &
b1000 %
#2519666
b100 &
b100 %
#2519670
b10 &
b10 %
#2519674
b1 &
b1 %
1#
#2519678
b0 &
0#
b0 %
0$
#4500012
