{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669847475631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669847475632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 16:31:15 2022 " "Processing started: Wed Nov 30 16:31:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669847475632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669847475632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669847475633 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669847476479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.vhd 4 2 " "Found 4 design units, including 2 entities, in source file practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica4-topLevel " "Found design unit 1: practica4-topLevel" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847477513 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-behavior " "Found design unit 2: decoder-behavior" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847477513 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847477513 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847477513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669847477513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica4 " "Elaborating entity \"practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669847477682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result practica4.vhd(54) " "VHDL Process Statement warning at practica4.vhd(54): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1669847477688 "|practica4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumres practica4.vhd(25) " "VHDL Process Statement warning at practica4.vhd(25): inferring latch(es) for signal or variable \"sumres\", which holds its previous value in one or more paths through the process" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1669847477688 "|practica4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C practica4.vhd(25) " "VHDL Process Statement warning at practica4.vhd(25): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1669847477689 "|practica4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result practica4.vhd(25) " "VHDL Process Statement warning at practica4.vhd(25): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1669847477689 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] practica4.vhd(25) " "Inferred latch for \"result\[0\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477691 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] practica4.vhd(25) " "Inferred latch for \"result\[1\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477691 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] practica4.vhd(25) " "Inferred latch for \"result\[2\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477691 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] practica4.vhd(25) " "Inferred latch for \"C\[0\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477692 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] practica4.vhd(25) " "Inferred latch for \"C\[1\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477692 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] practica4.vhd(25) " "Inferred latch for \"C\[2\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477692 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumres\[0\] practica4.vhd(25) " "Inferred latch for \"sumres\[0\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477692 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumres\[1\] practica4.vhd(25) " "Inferred latch for \"sumres\[1\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477692 "|practica4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumres\[2\] practica4.vhd(25) " "Inferred latch for \"sumres\[2\]\" at practica4.vhd(25)" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669847477693 "|practica4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:u1\"" {  } { { "practica4.vhd" "u1" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847477721 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847478195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "practica4.vhd" "Mult0" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847478195 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1669847478195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847478301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478302 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669847478302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ui " "Found entity 1: add_sub_7ui" {  } { { "db/add_sub_7ui.tdf" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/db/add_sub_7ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847478454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669847478454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847478531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478532 ""}  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669847478532 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847478851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669847478851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847478868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669847479007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669847479007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669847479043 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847479081 "|practica4|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847479081 "|practica4|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 53 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847479081 "|practica4|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][2]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1669847479081 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1669847479081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "practica4.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/practica4/practica4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669847479577 "|practica4|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669847479577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669847479796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669847480464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669847480464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669847480598 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669847480598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669847480598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669847480598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669847480651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 16:31:20 2022 " "Processing ended: Wed Nov 30 16:31:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669847480651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669847480651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669847480651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669847480651 ""}
