{
  "I2C": {
    "I2C1CON": [
      {
        "name": "SEN",
        "mask": "0x00000001",
        "caption": "Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RSEN",
        "mask": "0x00000002",
        "caption": "Repeated Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Repeated Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PEN",
        "mask": "0x00000004",
        "caption": "Stop Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RCEN",
        "mask": "0x00000008",
        "caption": "Receive Enable bit",
        "values": [
          {
            "caption": "Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKEN",
        "mask": "0x00000010",
        "caption": "Acknowledge Sequence Enable bit",
        "values": [
          {
            "caption": "Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Acknowledge sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKDT",
        "mask": "0x00000020",
        "caption": "Acknowledge Data bit",
        "values": [
          {
            "caption": "Send NACK during Acknowledge",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Send ACK during Acknowledge",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STREN",
        "mask": "0x00000040",
        "caption": "SCLx Clock Stretch Enable",
        "values": [
          {
            "caption": "Enable software or receive clock stretching",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable software or receive clock stretching",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCEN",
        "mask": "0x00000080",
        "caption": "General Call Enable",
        "values": [
          {
            "caption": "Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMEN",
        "mask": "0x00000100",
        "caption": "SMBus Input Levels",
        "values": [
          {
            "caption": "Enable I/O pin thresholds compliant with SMBus specification",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable SMBus input thresholds",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSLW",
        "mask": "0x00000200",
        "caption": "Disable Slew Rate Control",
        "values": [
          {
            "caption": "Slew rate control is disabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slew rate control is enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "A10M",
        "mask": "0x00000400",
        "caption": "10-bit Slave Address",
        "values": [
          {
            "caption": "I2CxADD is a 10-bit slave address",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxADD is a 7-bit slave address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STRICT",
        "mask": "0x00000800",
        "caption": "Strict I 2 C Reserved Address Rule Enable",
        "values": [
          {
            "caption": "Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Strict I2C Reserved Address Rule is not enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCLREL",
        "mask": "0x00001000",
        "caption": "SCLx Release Control bit",
        "values": [
          {
            "caption": "Release SCLx clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Hold SCLx clock low (clock stretch)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue module operation when device enters Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue module operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "I2C Enable bit",
        "values": [
          {
            "caption": "Enables the I2C module and configures the SDA and SCL pins as serial port pins",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disables the I2C module; all I2C pins are controlled by PORT functions",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DHEN",
        "mask": "0x00010000",
        "caption": "Data Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AHEN",
        "mask": "0x00020000",
        "caption": "Address Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Address holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SBCDE",
        "mask": "0x00040000",
        "caption": "Slave Mode Bus Collision Detect Enable bit",
        "values": [
          {
            "caption": "Enable slave bus collision interrupts",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave bus collision interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SDAHT",
        "mask": "0x00080000",
        "caption": "SDA Hold Time Selection bit",
        "values": [
          {
            "caption": "Minimum of 300 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Minimum of 100 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BOEN",
        "mask": "0x00100000",
        "caption": "Buffer Overwrite Enable bit",
        "values": [
          {
            "caption": "I2CxRCV is updated and",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCIE",
        "mask": "0x00200000",
        "caption": "Start Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Start or Restart conditions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PCIE",
        "mask": "0x00400000",
        "caption": "Stop Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Stop condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C3CON": [
      {
        "name": "SEN",
        "mask": "0x00000001",
        "caption": "Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RSEN",
        "mask": "0x00000002",
        "caption": "Repeated Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Repeated Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PEN",
        "mask": "0x00000004",
        "caption": "Stop Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RCEN",
        "mask": "0x00000008",
        "caption": "Receive Enable bit",
        "values": [
          {
            "caption": "Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKEN",
        "mask": "0x00000010",
        "caption": "Acknowledge Sequence Enable bit",
        "values": [
          {
            "caption": "Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Acknowledge sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKDT",
        "mask": "0x00000020",
        "caption": "Acknowledge Data bit",
        "values": [
          {
            "caption": "Send NACK during Acknowledge",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Send ACK during Acknowledge",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STREN",
        "mask": "0x00000040",
        "caption": "SCLx Clock Stretch Enable",
        "values": [
          {
            "caption": "Enable software or receive clock stretching",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable software or receive clock stretching",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCEN",
        "mask": "0x00000080",
        "caption": "General Call Enable",
        "values": [
          {
            "caption": "Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMEN",
        "mask": "0x00000100",
        "caption": "SMBus Input Levels",
        "values": [
          {
            "caption": "Enable I/O pin thresholds compliant with SMBus specification",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable SMBus input thresholds",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSLW",
        "mask": "0x00000200",
        "caption": "Disable Slew Rate Control",
        "values": [
          {
            "caption": "Slew rate control is disabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slew rate control is enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "A10M",
        "mask": "0x00000400",
        "caption": "10-bit Slave Address",
        "values": [
          {
            "caption": "I2CxADD is a 10-bit slave address",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxADD is a 7-bit slave address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STRICT",
        "mask": "0x00000800",
        "caption": "Strict I 2 C Reserved Address Rule Enable",
        "values": [
          {
            "caption": "Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Strict I2C Reserved Address Rule is not enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCLREL",
        "mask": "0x00001000",
        "caption": "SCLx Release Control bit",
        "values": [
          {
            "caption": "Release SCLx clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Hold SCLx clock low (clock stretch)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue module operation when device enters Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue module operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "I2C Enable bit",
        "values": [
          {
            "caption": "Enables the I2C module and configures the SDA and SCL pins as serial port pins",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disables the I2C module; all I2C pins are controlled by PORT functions",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DHEN",
        "mask": "0x00010000",
        "caption": "Data Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AHEN",
        "mask": "0x00020000",
        "caption": "Address Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Address holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SBCDE",
        "mask": "0x00040000",
        "caption": "Slave Mode Bus Collision Detect Enable bit",
        "values": [
          {
            "caption": "Enable slave bus collision interrupts",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave bus collision interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SDAHT",
        "mask": "0x00080000",
        "caption": "SDA Hold Time Selection bit",
        "values": [
          {
            "caption": "Minimum of 300 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Minimum of 100 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BOEN",
        "mask": "0x00100000",
        "caption": "Buffer Overwrite Enable bit",
        "values": [
          {
            "caption": "I2CxRCV is updated and",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCIE",
        "mask": "0x00200000",
        "caption": "Start Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Start or Restart conditions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PCIE",
        "mask": "0x00400000",
        "caption": "Stop Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Stop condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C4CON": [
      {
        "name": "SEN",
        "mask": "0x00000001",
        "caption": "Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RSEN",
        "mask": "0x00000002",
        "caption": "Repeated Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Repeated Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PEN",
        "mask": "0x00000004",
        "caption": "Stop Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RCEN",
        "mask": "0x00000008",
        "caption": "Receive Enable bit",
        "values": [
          {
            "caption": "Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKEN",
        "mask": "0x00000010",
        "caption": "Acknowledge Sequence Enable bit",
        "values": [
          {
            "caption": "Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Acknowledge sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKDT",
        "mask": "0x00000020",
        "caption": "Acknowledge Data bit",
        "values": [
          {
            "caption": "Send NACK during Acknowledge",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Send ACK during Acknowledge",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STREN",
        "mask": "0x00000040",
        "caption": "SCLx Clock Stretch Enable",
        "values": [
          {
            "caption": "Enable software or receive clock stretching",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable software or receive clock stretching",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCEN",
        "mask": "0x00000080",
        "caption": "General Call Enable",
        "values": [
          {
            "caption": "Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMEN",
        "mask": "0x00000100",
        "caption": "SMBus Input Levels",
        "values": [
          {
            "caption": "Enable I/O pin thresholds compliant with SMBus specification",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable SMBus input thresholds",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSLW",
        "mask": "0x00000200",
        "caption": "Disable Slew Rate Control",
        "values": [
          {
            "caption": "Slew rate control is disabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slew rate control is enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "A10M",
        "mask": "0x00000400",
        "caption": "10-bit Slave Address",
        "values": [
          {
            "caption": "I2CxADD is a 10-bit slave address",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxADD is a 7-bit slave address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STRICT",
        "mask": "0x00000800",
        "caption": "Strict I 2 C Reserved Address Rule Enable",
        "values": [
          {
            "caption": "Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Strict I2C Reserved Address Rule is not enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCLREL",
        "mask": "0x00001000",
        "caption": "SCLx Release Control bit",
        "values": [
          {
            "caption": "Release SCLx clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Hold SCLx clock low (clock stretch)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue module operation when device enters Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue module operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "I2C Enable bit",
        "values": [
          {
            "caption": "Enables the I2C module and configures the SDA and SCL pins as serial port pins",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disables the I2C module; all I2C pins are controlled by PORT functions",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DHEN",
        "mask": "0x00010000",
        "caption": "Data Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AHEN",
        "mask": "0x00020000",
        "caption": "Address Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Address holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SBCDE",
        "mask": "0x00040000",
        "caption": "Slave Mode Bus Collision Detect Enable bit",
        "values": [
          {
            "caption": "Enable slave bus collision interrupts",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave bus collision interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SDAHT",
        "mask": "0x00080000",
        "caption": "SDA Hold Time Selection bit",
        "values": [
          {
            "caption": "Minimum of 300 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Minimum of 100 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BOEN",
        "mask": "0x00100000",
        "caption": "Buffer Overwrite Enable bit",
        "values": [
          {
            "caption": "I2CxRCV is updated and",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCIE",
        "mask": "0x00200000",
        "caption": "Start Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Start or Restart conditions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PCIE",
        "mask": "0x00400000",
        "caption": "Stop Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Stop condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C5CON": [
      {
        "name": "SEN",
        "mask": "0x00000001",
        "caption": "Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RSEN",
        "mask": "0x00000002",
        "caption": "Repeated Start Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Repeated Start condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PEN",
        "mask": "0x00000004",
        "caption": "Stop Condition Enable bit",
        "values": [
          {
            "caption": "Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop condition not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RCEN",
        "mask": "0x00000008",
        "caption": "Receive Enable bit",
        "values": [
          {
            "caption": "Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKEN",
        "mask": "0x00000010",
        "caption": "Acknowledge Sequence Enable bit",
        "values": [
          {
            "caption": "Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Acknowledge sequence not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKDT",
        "mask": "0x00000020",
        "caption": "Acknowledge Data bit",
        "values": [
          {
            "caption": "Send NACK during Acknowledge",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Send ACK during Acknowledge",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STREN",
        "mask": "0x00000040",
        "caption": "SCLx Clock Stretch Enable",
        "values": [
          {
            "caption": "Enable software or receive clock stretching",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable software or receive clock stretching",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCEN",
        "mask": "0x00000080",
        "caption": "General Call Enable",
        "values": [
          {
            "caption": "Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SMEN",
        "mask": "0x00000100",
        "caption": "SMBus Input Levels",
        "values": [
          {
            "caption": "Enable I/O pin thresholds compliant with SMBus specification",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disable SMBus input thresholds",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DISSLW",
        "mask": "0x00000200",
        "caption": "Disable Slew Rate Control",
        "values": [
          {
            "caption": "Slew rate control is disabled",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slew rate control is enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "A10M",
        "mask": "0x00000400",
        "caption": "10-bit Slave Address",
        "values": [
          {
            "caption": "I2CxADD is a 10-bit slave address",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxADD is a 7-bit slave address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "STRICT",
        "mask": "0x00000800",
        "caption": "Strict I 2 C Reserved Address Rule Enable",
        "values": [
          {
            "caption": "Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Strict I2C Reserved Address Rule is not enabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCLREL",
        "mask": "0x00001000",
        "caption": "SCLx Release Control bit",
        "values": [
          {
            "caption": "Release SCLx clock",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Hold SCLx clock low (clock stretch)",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SIDL",
        "mask": "0x00002000",
        "caption": "Stop in Idle Mode bit",
        "values": [
          {
            "caption": "Discontinue module operation when device enters Idle mode",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Continue module operation in Idle mode",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ON",
        "mask": "0x00008000",
        "caption": "I2C Enable bit",
        "values": [
          {
            "caption": "Enables the I2C module and configures the SDA and SCL pins as serial port pins",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Disables the I2C module; all I2C pins are controlled by PORT functions",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "DHEN",
        "mask": "0x00010000",
        "caption": "Data Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Data holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "AHEN",
        "mask": "0x00020000",
        "caption": "Address Hold Enable bit",
        "values": [
          {
            "caption": "Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Address holding is disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SBCDE",
        "mask": "0x00040000",
        "caption": "Slave Mode Bus Collision Detect Enable bit",
        "values": [
          {
            "caption": "Enable slave bus collision interrupts",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Slave bus collision interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SDAHT",
        "mask": "0x00080000",
        "caption": "SDA Hold Time Selection bit",
        "values": [
          {
            "caption": "Minimum of 300 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Minimum of 100 ns hold time on SDA after the falling edge of SCL",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BOEN",
        "mask": "0x00100000",
        "caption": "Buffer Overwrite Enable bit",
        "values": [
          {
            "caption": "I2CxRCV is updated and",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "SCIE",
        "mask": "0x00200000",
        "caption": "Start Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Start or Restart conditions",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "PCIE",
        "mask": "0x00400000",
        "caption": "Stop Condition Interrupt Enable bit",
        "values": [
          {
            "caption": "Enable interrupt on detection of Stop condition",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop detection interrupts are disabled",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C1STAT": [
      {
        "name": "TBF",
        "mask": "0x00000001",
        "caption": "Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit in progress",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RBF",
        "mask": "0x00000002",
        "caption": "Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive complete",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive not complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "R_W",
        "mask": "0x00000004",
        "caption": "Read/Write Information bit",
        "values": [
          {
            "caption": "Read indicates data transfer is output from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Write indicates data transfer is input to slave",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "S",
        "mask": "0x00000008",
        "caption": "Start bit",
        "values": [
          {
            "caption": "Indicates that a Start (or Repeated Start) bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "P",
        "mask": "0x00000010",
        "caption": "Stop bit",
        "values": [
          {
            "caption": "Indicates that a Stop bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "D_A",
        "mask": "0x00000020",
        "caption": "Data/Address bit",
        "values": [
          {
            "caption": "Indicates that the last byte received was data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Indicates that the last byte received was device address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "I2COV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A byte was received while the I2CxRCV register is still holding the previous byte",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IWCOL",
        "mask": "0x00000080",
        "caption": "Write Collision Detect bit",
        "values": [
          {
            "caption": "An attempt to write the I2CxTRN register failed because the I2C module is busy",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ADD10",
        "mask": "0x00000100",
        "caption": "10-bit Address Status bit",
        "values": [
          {
            "caption": "10-bit address was matched",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "10-bit address was not matched",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCSTAT",
        "mask": "0x00000200",
        "caption": "General Call Status bit",
        "values": [
          {
            "caption": "General call address was received",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address was not received",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BCL",
        "mask": "0x00000400",
        "caption": "Master Bus Collision Detect bit",
        "values": [
          {
            "caption": "A bus collision has been detected during a master operation",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKTIM",
        "mask": "0x00002000",
        "caption": "Acknowledge Time Status bit",
        "values": [
          {
            "caption": "I2C bus is in an Acknowledge sequence",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Not an Acknowledge sequence",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TRSTAT",
        "mask": "0x00004000",
        "caption": "Transmit Status bit",
        "values": [
          {
            "caption": "Master transmit is in progress (8 bits \u002B ACK)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Master transmit is not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKSTAT",
        "mask": "0x00008000",
        "caption": "Acknowledge Status bit",
        "values": [
          {
            "caption": "NACK received from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "ACK received from slave",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C3STAT": [
      {
        "name": "TBF",
        "mask": "0x00000001",
        "caption": "Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit in progress",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RBF",
        "mask": "0x00000002",
        "caption": "Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive complete",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive not complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "R_W",
        "mask": "0x00000004",
        "caption": "Read/Write Information bit",
        "values": [
          {
            "caption": "Read indicates data transfer is output from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Write indicates data transfer is input to slave",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "S",
        "mask": "0x00000008",
        "caption": "Start bit",
        "values": [
          {
            "caption": "Indicates that a Start (or Repeated Start) bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "P",
        "mask": "0x00000010",
        "caption": "Stop bit",
        "values": [
          {
            "caption": "Indicates that a Stop bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "D_A",
        "mask": "0x00000020",
        "caption": "Data/Address bit",
        "values": [
          {
            "caption": "Indicates that the last byte received was data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Indicates that the last byte received was device address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "I2COV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A byte was received while the I2CxRCV register is still holding the previous byte",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IWCOL",
        "mask": "0x00000080",
        "caption": "Write Collision Detect bit",
        "values": [
          {
            "caption": "An attempt to write the I2CxTRN register failed because the I2C module is busy",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ADD10",
        "mask": "0x00000100",
        "caption": "10-bit Address Status bit",
        "values": [
          {
            "caption": "10-bit address was matched",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "10-bit address was not matched",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCSTAT",
        "mask": "0x00000200",
        "caption": "General Call Status bit",
        "values": [
          {
            "caption": "General call address was received",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address was not received",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BCL",
        "mask": "0x00000400",
        "caption": "Master Bus Collision Detect bit",
        "values": [
          {
            "caption": "A bus collision has been detected during a master operation",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKTIM",
        "mask": "0x00002000",
        "caption": "Acknowledge Time Status bit",
        "values": [
          {
            "caption": "I2C bus is in an Acknowledge sequence",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Not an Acknowledge sequence",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TRSTAT",
        "mask": "0x00004000",
        "caption": "Transmit Status bit",
        "values": [
          {
            "caption": "Master transmit is in progress (8 bits \u002B ACK)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Master transmit is not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKSTAT",
        "mask": "0x00008000",
        "caption": "Acknowledge Status bit",
        "values": [
          {
            "caption": "NACK received from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "ACK received from slave",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C4STAT": [
      {
        "name": "TBF",
        "mask": "0x00000001",
        "caption": "Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit in progress",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RBF",
        "mask": "0x00000002",
        "caption": "Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive complete",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive not complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "R_W",
        "mask": "0x00000004",
        "caption": "Read/Write Information bit",
        "values": [
          {
            "caption": "Read indicates data transfer is output from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Write indicates data transfer is input to slave",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "S",
        "mask": "0x00000008",
        "caption": "Start bit",
        "values": [
          {
            "caption": "Indicates that a Start (or Repeated Start) bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "P",
        "mask": "0x00000010",
        "caption": "Stop bit",
        "values": [
          {
            "caption": "Indicates that a Stop bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "D_A",
        "mask": "0x00000020",
        "caption": "Data/Address bit",
        "values": [
          {
            "caption": "Indicates that the last byte received was data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Indicates that the last byte received was device address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "I2COV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A byte was received while the I2CxRCV register is still holding the previous byte",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IWCOL",
        "mask": "0x00000080",
        "caption": "Write Collision Detect bit",
        "values": [
          {
            "caption": "An attempt to write the I2CxTRN register failed because the I2C module is busy",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ADD10",
        "mask": "0x00000100",
        "caption": "10-bit Address Status bit",
        "values": [
          {
            "caption": "10-bit address was matched",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "10-bit address was not matched",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCSTAT",
        "mask": "0x00000200",
        "caption": "General Call Status bit",
        "values": [
          {
            "caption": "General call address was received",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address was not received",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BCL",
        "mask": "0x00000400",
        "caption": "Master Bus Collision Detect bit",
        "values": [
          {
            "caption": "A bus collision has been detected during a master operation",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKTIM",
        "mask": "0x00002000",
        "caption": "Acknowledge Time Status bit",
        "values": [
          {
            "caption": "I2C bus is in an Acknowledge sequence",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Not an Acknowledge sequence",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TRSTAT",
        "mask": "0x00004000",
        "caption": "Transmit Status bit",
        "values": [
          {
            "caption": "Master transmit is in progress (8 bits \u002B ACK)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Master transmit is not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKSTAT",
        "mask": "0x00008000",
        "caption": "Acknowledge Status bit",
        "values": [
          {
            "caption": "NACK received from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "ACK received from slave",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C5STAT": [
      {
        "name": "TBF",
        "mask": "0x00000001",
        "caption": "Transmit Buffer Full Status bit",
        "values": [
          {
            "caption": "Transmit in progress",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Transmit complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "RBF",
        "mask": "0x00000002",
        "caption": "Receive Buffer Full Status bit",
        "values": [
          {
            "caption": "Receive complete",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Receive not complete",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "R_W",
        "mask": "0x00000004",
        "caption": "Read/Write Information bit",
        "values": [
          {
            "caption": "Read indicates data transfer is output from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Write indicates data transfer is input to slave",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "S",
        "mask": "0x00000008",
        "caption": "Start bit",
        "values": [
          {
            "caption": "Indicates that a Start (or Repeated Start) bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Start bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "P",
        "mask": "0x00000010",
        "caption": "Stop bit",
        "values": [
          {
            "caption": "Indicates that a Stop bit has been detected last",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Stop bit was not detected last",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "D_A",
        "mask": "0x00000020",
        "caption": "Data/Address bit",
        "values": [
          {
            "caption": "Indicates that the last byte received was data",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Indicates that the last byte received was device address",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "I2COV",
        "mask": "0x00000040",
        "caption": "Receive Overflow Flag bit",
        "values": [
          {
            "caption": "A byte was received while the I2CxRCV register is still holding the previous byte",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No overflow",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "IWCOL",
        "mask": "0x00000080",
        "caption": "Write Collision Detect bit",
        "values": [
          {
            "caption": "An attempt to write the I2CxTRN register failed because the I2C module is busy",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ADD10",
        "mask": "0x00000100",
        "caption": "10-bit Address Status bit",
        "values": [
          {
            "caption": "10-bit address was matched",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "10-bit address was not matched",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "GCSTAT",
        "mask": "0x00000200",
        "caption": "General Call Status bit",
        "values": [
          {
            "caption": "General call address was received",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "General call address was not received",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "BCL",
        "mask": "0x00000400",
        "caption": "Master Bus Collision Detect bit",
        "values": [
          {
            "caption": "A bus collision has been detected during a master operation",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "No collision",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKTIM",
        "mask": "0x00002000",
        "caption": "Acknowledge Time Status bit",
        "values": [
          {
            "caption": "I2C bus is in an Acknowledge sequence",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Not an Acknowledge sequence",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "TRSTAT",
        "mask": "0x00004000",
        "caption": "Transmit Status bit",
        "values": [
          {
            "caption": "Master transmit is in progress (8 bits \u002B ACK)",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "Master transmit is not in progress",
            "name": "",
            "value": "0x0"
          }
        ]
      },
      {
        "name": "ACKSTAT",
        "mask": "0x00008000",
        "caption": "Acknowledge Status bit",
        "values": [
          {
            "caption": "NACK received from slave",
            "name": "",
            "value": "0x1"
          },
          {
            "caption": "ACK received from slave",
            "name": "",
            "value": "0x0"
          }
        ]
      }
    ],
    "I2C1ADD": [
      {
        "name": "I2CADD",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C3ADD": [
      {
        "name": "I2CADD",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C4ADD": [
      {
        "name": "I2CADD",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C5ADD": [
      {
        "name": "I2CADD",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C1MSK": [
      {
        "name": "I2CMSK",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C3MSK": [
      {
        "name": "I2CMSK",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C4MSK": [
      {
        "name": "I2CMSK",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C5MSK": [
      {
        "name": "I2CMSK",
        "mask": "0x000003FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C1BRG": [
      {
        "name": "I2CBRG",
        "mask": "0x0000FFFF",
        "caption": null,
        "values": []
      }
    ],
    "I2C3BRG": [
      {
        "name": "I2CBRG",
        "mask": "0x0000FFFF",
        "caption": null,
        "values": []
      }
    ],
    "I2C4BRG": [
      {
        "name": "I2CBRG",
        "mask": "0x0000FFFF",
        "caption": null,
        "values": []
      }
    ],
    "I2C5BRG": [
      {
        "name": "I2CBRG",
        "mask": "0x0000FFFF",
        "caption": null,
        "values": []
      }
    ],
    "I2C1TRN": [
      {
        "name": "I2CTRN",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C3TRN": [
      {
        "name": "I2CTRN",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C4TRN": [
      {
        "name": "I2CTRN",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C5TRN": [
      {
        "name": "I2CTRN",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C1RCV": [
      {
        "name": "I2CRCV",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C3RCV": [
      {
        "name": "I2CRCV",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C4RCV": [
      {
        "name": "I2CRCV",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ],
    "I2C5RCV": [
      {
        "name": "I2CRCV",
        "mask": "0x000000FF",
        "caption": null,
        "values": []
      }
    ]
  }
}