#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul 13 08:14:26 2018
# Process ID: 10888
# Current directory: D:/Work/vivadoProject/ad9142/ad9142
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7876 D:\Work\vivadoProject\ad9142\ad9142\ad9142.xpr
# Log file: D:/Work/vivadoProject/ad9142/ad9142/vivado.log
# Journal file: D:/Work/vivadoProject/ad9142/ad9142\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/vivadoProject/ad9142/ad9142/ad9142.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Work/adc/ip_repo'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Work/tsos/ip_repo/tribuffer_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/vivadoProject/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/adc/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/tsos/ip_repo/tribuffer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 823.305 ; gain = 149.340
launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
open_bd_design {D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_1
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- rs.local:user:DifferentialOutBuffer:1.0 - DifferentialOutBuffer_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- rs.local:user:tribuffer:1.0 - tribuffer_0
Adding cell -- rs.local:user:handmadedds:1.0 - handmadedds_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKP(clk) and /DifferentialOutBuffer_0/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_CLKM(clk) and /DifferentialOutBuffer_0/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIP(clk) and /DifferentialOutBuffer_1/outp(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DAC_DCIM(clk) and /DifferentialOutBuffer_1/outm(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SPI_CLK(clk) and /processing_system7_0/SPI0_SCLK_O(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ila_0/probe2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /DifferentialOutBuffer_1/ins(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out4(clk) and /DifferentialOutBuffer_0/ins(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dac_design> from BD file <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 930.160 ; gain = 81.617
ipx::edit_ip_in_project -upgrade true -name handmadedds_v1_0_project -directory D:/Work/vivadoProject/ad9142/ad9142/ad9142.tmp/handmadedds_v1_0_project d:/Work/vivadoProject/ip_repo/handmadedds_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/vivadoProject/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/adc/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/tsos/ip_repo/tribuffer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 956.488 ; gain = 20.230
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Work/vivadoProject/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Work/vivadoProject/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv rs.local:user:handmadedds:1.0 [get_ips  dac_design_handmadedds_0_0] -log ip_upgrade.log
Upgrading 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd'
INFO: [IP_Flow 19-3422] Upgraded dac_design_handmadedds_0_0 (handmadedds 1.0) from revision 9 to revision 10
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ui/bd_dc19b177.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Work/vivadoProject/ad9142/ad9142/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips dac_design_handmadedds_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for dac_design_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.566 ; gain = 85.984
catch { config_ip_cache -export [get_ips -all dac_design_handmadedds_0_0] }
catch { config_ip_cache -export [get_ips -all dac_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 3ab7429a21575e26; cache size = 53.261 MB.
export_ip_user_files -of_objects [get_files D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd]
launch_runs -jobs 2 dac_design_handmadedds_0_0_synth_1
[Fri Jul 13 10:15:16 2018] Launched dac_design_handmadedds_0_0_synth_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd] -directory D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files/sim_scripts -ip_user_files_dir D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files -ipstatic_source_dir D:/Work/vivadoProject/ad9142/ad9142/ad9142.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/modelsim} {questa=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/questa} {riviera=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/riviera} {activehdl=D:/Work/vivadoProject/ad9142/ad9142/ad9142.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 13 10:15:47 2018] Launched dac_design_handmadedds_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_handmadedds_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_handmadedds_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Fri Jul 13 10:15:47 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

launch_sdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk -hwspec D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {600.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {16} CONFIG.MMCM_CLKOUT3_DIVIDE {2} CONFIG.CLKOUT1_JITTER {107.567} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {107.567} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {122.158} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {83.768} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for dac_design_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 3ab7429a21575e26; cache size = 53.934 MB.
[Fri Jul 13 11:02:55 2018] Launched dac_design_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
dac_design_clk_wiz_0_0_synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/dac_design_clk_wiz_0_0_synth_1/runme.log
synth_1: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Fri Jul 13 11:02:55 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.012 ; gain = 45.281
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

WARNING: [IP_Flow 19-4684] Expected long value for param clock_CLK_IN1.FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
startgroup
set_property -dict [list CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {3} CONFIG.CLKOUT1_JITTER {127.220} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {127.220} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {146.170} CONFIG.CLKOUT3_PHASE_ERROR {105.461} CONFIG.CLKOUT4_JITTER {111.879} CONFIG.CLKOUT4_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
reset_run synth_1
reset_run dac_design_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/dac_design.bd> 
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/sim/dac_design.vhd
VHDL Output written to : D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hdl/dac_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block handmadedds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DifferentialOutBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tribuffer_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for dac_design_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design.hwh
Generated Block Design Tcl file D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/hw_handoff/dac_design_bd.tcl
Generated Hardware Definition File D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/synth/dac_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_clk_wiz_0_0, cache-ID = 5deae3025ce0a118; cache size = 54.012 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dac_design_auto_pc_0, cache-ID = 3ab7429a21575e26; cache size = 54.012 MB.
[Fri Jul 13 11:11:08 2018] Launched synth_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/synth_1/runme.log
[Fri Jul 13 11:11:08 2018] Launched impl_1...
Run output will be captured here: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1440.391 ; gain = 0.000
file copy -force D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.sysdef D:/Work/vivadoProject/ad9142/ad9142/ad9142.sdk/dac_design_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 11:38:43 2018...
