Report time       : Sun Nov  8 20:04:49 SLST 2020.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|           1562|           1562|           1562|             NA|             NA|             NA|
|   Verilog|      Pass|           1562|           1562|           1562|           1563|           1563|           1563|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
