Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a093a673dcb94a0dbb436f56a706a61a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 0 elements ; expected 16 [C:/Users/loren/Desktop/ProgettoRetiLogiche2020/ProgettoRetiLogiche2020.srcs/sources_1/new/10577011.vhd:215]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit project_tb in library work failed.
