example-0: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// Finally, only increment the output q if the slowena input is high.
always @(posedge clk or ~reset) begin
    if (reset) q <= 0;
    else if (slowena && q < 9) q <= q + 1;
    else if (slowena) q <= 9;
end

// On the negative edge of the clock:
// reset the output q to 0.
// If the ena input is high, increment the output q.
// Finally, only increment the output q if the slowena input is high.
always @(posedge clk or ~reset) begin
    if (reset) q <= 0;
    else if (slowena) q <= q + 1;
end


================================================================
example-1: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.
// On the negative edge of the clock:
// if reset is high, reset the output q to 9.
// Otherwise, decrement q.
// The q value is only updated if q is not 9 and the ena input is high.

always @(posedge clk or negedge reset)
    if (reset) q <= 9'd9;
    else if (slowena)
        if (q != 9'd9) q <= q + 1'd1;
        else q <= 9'd9;
    else q <= q - 1'd1;

always @(posedge clk or negedge reset)
    if (reset) q <= 9'd9;
    else if (slowena)
        if (q != 9'd9) q <= q + 1'd1;
        else q <= 9'd9;
    else q <= q - 1'd1;
end
================================================================
example-2: 
// Design a decade counter that counts from 0 through 9, inclusive.

module count_slow(
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);

// On the positive edge of the clock:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge clk or (reset and not(slowena))) begin
    if (reset) q <= 0;
    else if (slowena) q <= 9 - q;
end

// On the positive edge of the slowena:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge slowena or (reset and not(slowena))) begin
    if (reset) q <= 0;
    else if (slowena) q <= 9 - q;
end

// On the positive edge of the ena:
// if reset is high, reset the output q to 0. 
// Otherwise, only increment the output q if the ena input is high and q is not 9.

always @(posedge ena or (reset and
================================================================
