{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723585079200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723585079200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 16:37:59 2024 " "Processing started: Tue Aug 13 16:37:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723585079200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585079200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topmodule -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off topmodule -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585079200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723585079325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723585079325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file sumador3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum3b " "Found entity 1: sum3b" {  } { { "sumador3bits.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/sumador3bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723585085261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585085261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab001 " "Found entity 1: lab001" {  } { { "lab001.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/lab001.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723585085262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585085262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723585085262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585085262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "conversor.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/conversor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723585085263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585085263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723585085296 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "co topmodule.v(9) " "Output port \"co\" at topmodule.v(9) has no driver" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1723585085297 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum3b sum3b:sumador " "Elaborating entity \"sum3b\" for hierarchy \"sum3b:sumador\"" {  } { { "topmodule.v" "sumador" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723585085298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab001 sum3b:sumador\|lab001:sum0 " "Elaborating entity \"lab001\" for hierarchy \"sum3b:sumador\|lab001:sum0\"" {  } { { "sumador3bits.v" "sum0" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/sumador3bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723585085299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:conversor " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:conversor\"" {  } { { "topmodule.v" "conversor" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723585085301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[0\] GND " "Pin \"an\[0\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723585085613 "|top_module|an[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[1\] VCC " "Pin \"an\[1\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723585085613 "|top_module|an[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723585085613 "|top_module|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] VCC " "Pin \"an\[3\]\" is stuck at VCC" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723585085613 "|top_module|an[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "co GND " "Pin \"co\" is stuck at GND" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723585085613 "|top_module|co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723585085613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723585085673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723585086038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723585086038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci " "No output dependent on input pin \"ci\"" {  } { { "topmodule.v" "" { Text "/home/ddavid/Documents/Repositorio/Lab-digital-grupo-4/lab003/src/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723585086100 "|top_module|ci"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723585086100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723585086101 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723585086101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723585086101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723585086101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723585086106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 16:38:06 2024 " "Processing ended: Tue Aug 13 16:38:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723585086106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723585086106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723585086106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723585086106 ""}
