<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/VPGATHERDD_VPGATHERQD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>VPGATHERDD/VPGATHERQD — Gather Packed Dword Values Using Signed Dword/Qword Indices </title>
<meta name="Description" content="VPGATHERDD/VPGATHERQD — Gather Packed Dword Values Using Signed Dword/Qword Indices " />
<meta content="VPGATHERDD/VPGATHERQD , x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>VPGATHERDD/VPGATHERQD — Gather Packed Dword Values Using Signed Dword/Qword Indices</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 -bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>VEX.DDS.128.66.0F38.W0 90 /r</p>
<p>VPGATHERDD <em>xmm1, vm32x, xmm2</em></p></td>
<td>RMV</td>
<td>V/V</td>
<td>AVX2</td>
<td>Using dword indices specified in <em>vm32x</em>, gather dword val-ues from memory conditioned on mask specified by <em>xmm2</em>. Conditionally gathered elements are merged into <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.DDS.128.66.0F38.W0 91 /r</p>
<p>VPGATHERQD <em>xmm1, vm64x, xmm2</em></p></td>
<td>RMV</td>
<td>V/V</td>
<td>AVX2</td>
<td>Using qword indices specified in <em>vm64x</em>, gather dword val-ues from memory conditioned on mask specified by <em>xmm2</em>. Conditionally gathered elements are merged into <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.DDS.256.66.0F38.W0 90 /r</p>
<p>VPGATHERDD<em> ymm1, vm32y, ymm2</em></p></td>
<td>RMV</td>
<td>V/V</td>
<td>AVX2</td>
<td>Using dword indices specified in <em>vm32y</em>, gather dword from memory conditioned on mask specified by <em>ymm2</em>. Conditionally gathered elements are merged into <em>ymm1</em>.</td></tr>
<tr>
<td>
<p>VEX.DDS.256.66.0F38.W0 91 /r</p>
<p>VPGATHERQD <em>xmm1, vm64y, xmm2</em></p></td>
<td>RMV</td>
<td>V/V</td>
<td>AVX2</td>
<td>Using qword indices specified in <em>vm64y</em>, gather dword val-ues from memory conditioned on mask specified by <em>xmm2</em>. Conditionally gathered elements are merged into <em>xmm1</em>.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RMV</td>
<td>ModRM:reg (r,w)</td>
<td>
<p>BaseReg (R): VSIB:base,</p>
<p>VectorReg(R): VSIB:index</p></td>
<td>VEX.vvvv (r, w)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>The instruction conditionally loads up to 4 or 8 dword values from memory addresses specified by the memory operand (the second operand) and using dword indices. The memory operand uses the VSIB form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an array of indices relative to the base and a constant scale factor.</p>
<p>The mask operand (the third operand) specifies the conditional load operation from each memory address and the corresponding update of each data element of the destination operand (the first operand). Conditionality is speci-fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the corresponding element of the destination register is left unchanged. The width of data element in the destination register and mask register are identical. The entire mask register will be set to zero by this instruction unless the instruction causes an exception.</p>
<p>Using qword indices, the instruction conditionally loads up to 2 or 4 qword values from the VSIB addressing memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits of the destina-tion register are zero’ed with qword indices.</p>
<p>This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set).  When this happens, the destination register and the mask operand are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero.  If any traps or interrupts are pending from already gath-ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.</p>
<p>If the data size and index size are different, part of the destination register and part of the mask register do not correspond to any elements being gathered.  This instruction sets those parts to zero.  It may do this to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.</p>
<p>VEX.128 version: For dword indices, the instruction will gather four dword values.  For qword indices, the instruc-tion will gather two values and zeroes the upper 64 bits of the destination.</p>
<p>VEX.256 version: For dword indices, the instruction will gather eight dword values.  For qword indices, the instruc-tion will gather four values and zeroes the upper 128 bits of the destination.</p>
<p>Note that:</p>
<h2>Operation</h2>
<pre>
DEST (cid:197) SRC1;
BASE_ADDR: base register encoded in VSIB addressing;
VINDEX: the vector index register encoded by VSIB addressing;
SCALE: scale factor encoded by SIB:[7:6];
DISP: optional 1, 4 byte displacement;
MASK (cid:197) SRC3;
</pre>
<strong>VPGATHERDD (VEX.128 version)</strong>
<pre>
FOR j(cid:197) 0 to 3
    i (cid:197) j * 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] (cid:197) FFFFFFFFH; // extend from most significant bit
        ELSE
        MASK[i +31:i] (cid:197) 0;
    FI;
ENDFOR
MASK[VLMAX-1:128] (cid:197) 0;
FOR j(cid:197) 0 to 3
    i (cid:197) j * 32;
    DATA_ADDR (cid:197) BASE_ADDR + (SignExtend(VINDEX[i+31:i])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] (cid:197) FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] (cid:197) 0;
ENDFOR
DEST[VLMAX-1:128] (cid:197) 0;
(non-masked elements of the mask register have the content of respective element  cleared)
</pre>
<strong>VPGATHERQD (VEX.128 version)</strong>
<pre>
FOR j(cid:197) 0 to 3
    i (cid:197) j * 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] (cid:197) FFFFFFFFH; // extend from most significant bit
        ELSE
        MASK[i +31:i] (cid:197) 0;
    FI;
ENDFOR
MASK[VLMAX-1:128] (cid:197) 0;
FOR j(cid:197) 0 to 1
    k (cid:197) j * 64;
    i (cid:197) j * 32;
    DATA_ADDR (cid:197) BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] (cid:197) FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] (cid:197) 0;
ENDFOR
MASK[127:64] (cid:197) 0;
DEST[VLMAX-1:64] (cid:197) 0;
(non-masked elements of the mask register have the content of respective element  cleared)
</pre>
<strong>VPGATHERDD (VEX.256 version)</strong>
<pre>
FOR j(cid:197) 0 to 7
    i (cid:197) j * 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] (cid:197) FFFFFFFFH; // extend from most significant bit
        ELSE
        MASK[i +31:i] (cid:197) 0;
    FI;
ENDFOR
FOR j(cid:197) 0 to 7
    i (cid:197) j * 32;
    DATA_ADDR (cid:197) BASE_ADDR + (SignExtend(VINDEX1[i+31:i])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] (cid:197) FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] (cid:197) 0;
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
</pre>
<strong>VPGATHERQD (VEX.256 version)</strong>
<pre>
FOR j(cid:197) 0 to 7
    i (cid:197) j * 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] (cid:197) FFFFFFFFH; // extend from most significant bit
        ELSE
        MASK[i +31:i] (cid:197) 0;
    FI;
ENDFOR
FOR j(cid:197) 0 to 3
    k (cid:197) j * 64;
    i (cid:197) j * 32;
    DATA_ADDR (cid:197) BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] (cid:197) FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] (cid:197) 0;
ENDFOR
MASK[VLMAX-1:128] (cid:197) 0;
DEST[VLMAX-1:128] (cid:197) 0;
(non-masked elements of the mask register have the content of respective element  cleared)
</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
VPGATHERDD: __m128i _mm_i32gather_epi32 (int const * base, __m128i index, const int scale);
VPGATHERDD: __m128i _mm_mask_i32gather_epi32 (__m128i src, int const * base, __m128i index, __m128i mask, const int scale);
VPGATHERDD: __m256i _mm256_i32gather_epi32 ( int const * base, __m256i index, const int scale);
VPGATHERDD: __m256i _mm256_mask_i32gather_epi32 (__m256i src, int const * base, __m256i index, __m256i mask, const int scale);
VPGATHERQD: __m128i _mm_i64gather_epi32 (int const * base, __m128i index, const int scale);
VPGATHERQD: __m128i _mm_mask_i64gather_epi32 (__m128i src, int const * base, __m128i index, __m128i mask, const int scale);
VPGATHERQD: __m128i _mm256_i64gather_epi32 (int const * base, __m256i index, const int scale);
VPGATHERQD: __m128i _mm256_mask_i64gather_epi32 (__m128i src, int const * base, __m256i index, __m128i mask, const int scale);
</pre>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2>Other Exceptions</h2>
<p>See Exceptions Type 12.</p>
</body>

<!-- Mirrored from shell-storm.org/x86doc/VPGATHERDD_VPGATHERQD.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
