FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MAX_COUNT<5>";
2"MAX_COUNT<6>";
3"MAX_COUNT<7>";
4"LOAD_COUNT*";
5"CLK_RESET_ECL";
6"RESTART_COUNT";
7"COUNT";
8"BCKP_CLK_BUFD_N";
9"VTT\G";
10"BCKP_CLK_BUFD_P";
11"CLK_BAD_P";
12"BCKP_CLK";
13"UN$1$MC10E116$I1$D0";
14"CLK_BAD_N";
15"GND\G";
16"VEE\G";
17"GND\G";
18"UN$1$MC10E116$I1$Q0$1";
19"UN$1$MC10E116$I1$Q0";
20"BCKP_CLK3_N";
21"BCKP_CLK3_P";
22"BCKP_CLK2_N";
23"BCKP_CLK2_P";
24"DEFAULT_CLK2_N";
25"DATA_RDY";
26"TC";
27"DEF_CLK_DIV8_N";
28"GND\G";
29"DEFAULT_CLK2_P";
30"GND\G";
31"DEFAULT_CLK";
32"VEE\G";
33"GND\G";
34"DEF_CLK_DIVD_P";
35"DEF_CLK_DIVD_N";
36"MAX_COUNT<0>";
37"MAX_COUNT<3>";
38"CLK_STATE";
39"MAX_COUNT<2>";
40"MAX_COUNT<1>";
41"MAX_COUNT<4>";
42"VTT\G";
43"VCC\G";
44"FUZZD_CLK_N";
45"VCC\G";
46"DIVD_CLK_TTL";
47"GND\G";
48"CHANGE_CLK_P";
49"VEE\G";
50"GND\G";
51"VCC\G";
52"VEE\G";
53"GND\G";
54"VCC\G";
55"VEE\G";
56"CLK_RESET_TTL";
57"GND\G";
58"DEF_CLK_DIV8_P";
59"VEE\G";
60"CHANGE_CLK_N";
61"GND\G";
62"VEE\G";
63"DEF_CLK_DIV4_N";
64"DEF_CLK_DIV2_P";
65"DEF_CLK_DIV2_N";
66"DEF_CLK_DIV4_P";
67"VEE\G";
68"GND\G";
69"UN$1$HCT123$I29$CEXT1";
70"GND\G";
71"FUZZD_CLK_P";
72"VCC\G";
73"CLK_MISSED";
74"UN$1$LEDL$I33$A";
75"GND\G";
76"GND\G";
77"VCC\G";
78"VCC\G";
79"GND\G";
80"GND\G";
81"UN$1$LEDL$I32$A";
%"MC10E116"
"1","(-1600,3700)","0","ecl","I1";
;
$LOCATION"U83"
CDS_LOCATION"U83"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"
$PN"1"32;
"GND0"
$PN"7"28;
"VBB"
$PN"2"13;
"D0"
$PN"3"31;
"D1"
$PN"5"12;
"D2"
$PN"27"31;
"D3"
$PN"25"12;
"D4"
$PN"23"12;
"D0* \B"
$PN"4"13;
"D1* \B"
$PN"6"13;
"D2* \B"
$PN"28"13;
"D3* \B"
$PN"26"13;
"D4* \B"
$PN"24"13;
"Q0"
$PN"8"19;
"Q1"
$PN"11"10;
"Q2"
$PN"14"29;
"Q3"
$PN"17"23;
"Q4"
$PN"20"21;
"Q0* \B"
$PN"9"18;
"Q1* \B"
$PN"12"8;
"Q2* \B"
$PN"15"24;
"Q3* \B"
$PN"18"22;
"Q4* \B"
$PN"21"20;
"GND1"
$PN"10"28;
"GND2"
$PN"13"28;
"GND3"
$PN"16"28;
"GND4"
$PN"19"28;
"GND5"
$PN"22"28;
%"SIP_HEADER_2PIN"
"1","(75,3500)","0","misc","I10";
;
$LOCATION"U92"
CDS_LOCATION"U92"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"35;
"1 \B"
$PN"1"27;
%"RSMD0805"
"1","(-1950,3325)","1","resistors","I12";
;
$LOCATION"R160"
CDS_LOCATION"R160"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"12;
%"RSMD0805"
"1","(-1900,3325)","1","resistors","I13";
;
$LOCATION"R161"
CDS_LOCATION"R161"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(-950,3325)","1","resistors","I14";
;
$LOCATION"R164"
CDS_LOCATION"R164"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"19;
%"RSMD0805"
"1","(-900,3325)","1","resistors","I15";
;
$LOCATION"R165"
CDS_LOCATION"R165"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(-275,3300)","1","resistors","I16";
;
$LOCATION"R167"
CDS_LOCATION"R167"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"27;
%"RSMD0805"
"1","(-250,3300)","1","resistors","I17";
;
$LOCATION"R168"
CDS_LOCATION"R168"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"58;
%"RSMD0805"
"1","(-225,3300)","1","resistors","I18";
;
$LOCATION"R169"
CDS_LOCATION"R169"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"63;
%"RSMD0805"
"1","(-200,3300)","1","resistors","I19";
;
$LOCATION"R170"
CDS_LOCATION"R170"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"66;
%"INPORT"
"1","(-2650,3850)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"RSMD0805"
"1","(-175,3300)","1","resistors","I20";
;
$LOCATION"R171"
CDS_LOCATION"R171"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"65;
%"RSMD0805"
"1","(-150,3300)","1","resistors","I21";
;
$LOCATION"R172"
CDS_LOCATION"R172"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"64;
%"RSMD0805"
"1","(200,3350)","1","resistors","I22";
;
$LOCATION"R173"
CDS_LOCATION"R173"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"35;
%"RSMD0805"
"1","(325,3325)","1","resistors","I23";
;
$LOCATION"R174"
CDS_LOCATION"R174"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"34;
%"MC10H125"
"1","(1500,3725)","0","ecl","I24";
;
$LOCATION"U93"
CDS_LOCATION"U93"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"
$PN"12"54;
"GND"
$PN"20"53;
"VEE"
$PN"10"52;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"0;
"Q1"
$PN"5"46;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"0;
"D1* \B"
$PN"3"34;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"0;
"D1"
$PN"4"35;
"VBB"
$PN"2"0;
%"RSMD0805"
"1","(875,3325)","1","resistors","I25";
;
$LOCATION"R176"
CDS_LOCATION"R176"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"35;
%"RSMD0805"
"1","(1175,3325)","1","resistors","I26";
;
$LOCATION"R179"
CDS_LOCATION"R179"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"34;
%"CSMD0603"
"1","(1300,4275)","0","capacitors","I27";
;
$LOCATION"C130"
CDS_LOCATION"C130"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"53;
"A<0>"
$PN"1"52;
%"CSMD0603"
"1","(1600,4275)","0","capacitors","I28";
;
$LOCATION"C131"
CDS_LOCATION"C131"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"54;
"A<0>"
$PN"1"53;
%"HCT123"
"1","(2425,3700)","0","misc","I29";
;
$LOCATION"U95"
CDS_LOCATION"U95"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
PULSE_WIDTH"10000"
VLOG_PARAM1"pulse_width:integer"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"GND"
$PN"8"50;
"VCC"
$PN"16"51;
"IN_B2"
$PN"10"0;
"IN_B1"
$PN"2"46;
"IN_A2* \B"
$PN"9"0;
"IN_A1* \B"
$PN"1"47;
"REXT/CEXT2"
$PN"7"0;
"REXT/CEXT1"
$PN"15"76;
"CEXT2"
$PN"6"0;
"CEXT1"
$PN"14"69;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"4"44;
"Q2"
$PN"5"0;
"Q1"
$PN"13"71;
"RD2* \B"
$PN"11"0;
"RD1* \B"
$PN"3"70;
%"INPORT"
"1","(-2650,3950)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"CSMD0603"
"1","(2475,3250)","0","capacitors","I30";
;
$LOCATION"C135"
CDS_LOCATION"C135"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"
$PN"2"50;
"A<0>"
$PN"1"51;
%"74HCT273"
"1","(3250,3675)","0","ttl","I31";
;
$LOCATION"U96"
CDS_LOCATION"U96"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-250";
"MR* \B"
$PN"1"56;
"GND"
$PN"10"79;
"VCC"
$PN"20"78;
"CP"
$PN"11"44;
"D7"
$PN"18"0;
"D6"
$PN"17"0;
"D5"
$PN"14"0;
"D4"
$PN"13"0;
"D3"
$PN"8"0;
"D2"
$PN"7"0;
"D1"
$PN"4"0;
"D0"
$PN"3"72;
"Q7"
$PN"19"0;
"Q6"
$PN"16"0;
"Q5"
$PN"15"0;
"Q4"
$PN"12"0;
"Q3"
$PN"9"0;
"Q2"
$PN"6"0;
"Q1"
$PN"5"0;
"Q0"
$PN"2"73;
%"LED_L"
"1","(2750,4475)","0","misc","I32";
;
$LOCATION"D17"
CDS_LOCATION"D17"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"81;
"B\NAC"
$PN"1"80;
%"LED_L"
"1","(3650,4175)","0","misc","I33";
;
$LOCATION"D18"
CDS_LOCATION"D18"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"74;
"B\NAC"
$PN"1"75;
%"RSMD0805"
"1","(3650,4000)","1","resistors","I34";
;
$LOCATION"R182"
CDS_LOCATION"R182"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"73;
"B<0>"
$PN"2"74;
%"RSMD0805"
"1","(2750,4275)","1","resistors","I35";
;
$LOCATION"R181"
CDS_LOCATION"R181"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"81;
%"CSMD0603"
"1","(3175,4225)","0","capacitors","I36";
;
$LOCATION"C136"
CDS_LOCATION"C136"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"79;
"A<0>"
$PN"1"78;
%"RSMD0805"
"1","(2125,4525)","0","resistors","I37";
;
$LOCATION"R180"
CDS_LOCATION"R180"
$SEC"1"
CDS_SEC"1"
VALUE"2K"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"69;
%"CSMD0805"
"1","(2350,4375)","1","capacitors","I38";
;
$LOCATION"C134"
CDS_LOCATION"C134"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VOLTAGE"25V"
PACKTYPE"0805"
VALUE"15PF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"69;
"A<0>"
$PN"1"76;
%"MC10H124"
"1","(1875,2600)","2","ecl","I39";
;
$LOCATION"U94"
CDS_LOCATION"U94"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"43;
"GND"
$PN"20"68;
"VCC"
$PN"12"45;
"VEE"
$PN"10"67;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"4;
"A_OUT* \B"
$PN"5"14;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"0;
"A_OUT"
$PN"3"11;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"25;
"A_IN"
$PN"7"44;
%"SY100EL34L"
"1","(-475,3800)","0","misc","I4";
;
$LOCATION"U86"
CDS_LOCATION"U86"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"Q0"
$PN"1"64;
"Q1"
$PN"4"66;
"Q2"
$PN"7"58;
"Q0* \B"
$PN"2"65;
"Q1* \B"
$PN"5"63;
"Q2* \B"
$PN"8"27;
"VEE"
$PN"9"55;
"EN* \B"
$PN"15"0;
"CLK* \B"
$PN"12"18;
"CLK"
$PN"13"19;
"VBB"
$PN"11"0;
"MR"
$PN"10"0;
"GND0"
$PN"3"30;
"GND1"
$PN"6"30;
"GND2"
$PN"16"30;
%"CSMD0603"
"1","(2125,2150)","0","capacitors","I40";
;
$LOCATION"C133"
CDS_LOCATION"C133"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"45;
"A<0>"
$PN"1"68;
%"CSMD0603"
"1","(1625,2150)","0","capacitors","I41";
;
$LOCATION"C132"
CDS_LOCATION"C132"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"
$PN"2"68;
"A<0>"
$PN"1"67;
%"SY100EL05"
"1","(-1650,2600)","2","ttl","I42";
;
$LOCATION"U81"
CDS_LOCATION"U81"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"
$PN"6"0;
"Q"
$PN"7"7;
"VEE"
$PN"5"49;
"GND"
$PN"8"15;
"D_B* \B"
$PN"4"8;
"D_B"
$PN"3"10;
"D_A* \B"
$PN"2"14;
"D_A"
$PN"1"11;
%"CSMD0603"
"1","(-1625,2975)","0","capacitors","I43";
;
$LOCATION"C125"
CDS_LOCATION"C125"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"49;
%"RSMD0805"
"1","(1075,3050)","1","resistors","I44";
;
$LOCATION"R178"
CDS_LOCATION"R178"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"14;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(950,3050)","1","resistors","I45";
;
$LOCATION"R177"
CDS_LOCATION"R177"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-1200,3300)","1","resistors","I46";
;
$LOCATION"R163"
CDS_LOCATION"R163"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"10;
%"RSMD0805"
"1","(-1300,3300)","1","resistors","I47";
;
$LOCATION"R162"
CDS_LOCATION"R162"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"8;
%"MC10E016"
"1","(-1625,1725)","0","ecl","I48";
;
$LOCATION"U82"
CDS_LOCATION"U82"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,450,125,-325";
"GND3"
$PN"20"57;
"GND2"
$PN"16"57;
"GND1"
$PN"14"57;
"GND0"
$PN"8"57;
"TCLD"
$PN"28"0;
"TC* \B"
$PN"19"26;
"CLK"
$PN"27"7;
"MR"
$PN"26"5;
"PE* \B"
$PN"25"4;
"CE* \B"
$PN"24"6;
"Q7"
$PN"18"0;
"Q6"
$PN"17"0;
"Q5"
$PN"15"0;
"Q4"
$PN"13"0;
"Q3"
$PN"12"0;
"Q2"
$PN"11"0;
"Q1"
$PN"10"0;
"Q0"
$PN"9"0;
"P7"
$PN"23"3;
"P6"
$PN"22"2;
"P5"
$PN"21"1;
"P4"
$PN"7"41;
"P3"
$PN"6"37;
"P2"
$PN"5"39;
"P1"
$PN"4"40;
"P0"
$PN"3"36;
"VEE"
$PN"1"59;
%"INPORT"
"1","(-2800,2025)","0","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"SIP_HEADER_2PIN"
"1","(75,4000)","0","misc","I5";
;
$LOCATION"U87"
CDS_LOCATION"U87"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"34;
"1 \B"
$PN"1"64;
%"INPORT"
"1","(-2800,1975)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"INPORT"
"1","(-2800,1925)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(-2800,1875)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(-2800,1825)","0","standard","I53";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(-2800,1775)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"INPORT"
"1","(-2800,1725)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-2800,1675)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-2800,1525)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"MC10H131"
"1","(-500,1775)","0","ecl","I59";
;
$LOCATION"U85"
CDS_LOCATION"U85"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"
$PN"10"16;
"CC"
$PN"12"0;
"D2"
$PN"13"0;
"D1"
$PN"9"0;
"CE2* \B"
$PN"14"26;
"CE1* \B"
$PN"8"7;
"S2"
$PN"15"0;
"S1"
$PN"7"0;
"R2"
$PN"17"0;
"R1"
$PN"5"26;
"Q2* \B"
$PN"18"60;
"Q1* \B"
$PN"4"38;
"Q2"
$PN"19"48;
"Q1"
$PN"3"0;
"GND2"
$PN"20"17;
"GND1"
$PN"2"17;
%"SIP_HEADER_2PIN"
"1","(75,3900)","0","misc","I6";
;
$LOCATION"U88"
CDS_LOCATION"U88"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"35;
"1 \B"
$PN"1"65;
%"MC10H104"
"1","(-1050,800)","2","ecl","I60";
;
$LOCATION"U84"
CDS_LOCATION"U84"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200";
"VEE"
$PN"10"62;
"GND2"
$PN"20"61;
"GND1"
$PN"2"61;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"0;
"Q3"
$PN"18"0;
"Q2"
$PN"4"0;
"Q1"
$PN"3"6;
"B4"
$PN"17"0;
"B3"
$PN"14"0;
"B2"
$PN"9"0;
"B1"
$PN"7"38;
"A4"
$PN"15"0;
"A3"
$PN"13"0;
"A2"
$PN"8"0;
"A1"
$PN"5"26;
%"RSMD0805"
"1","(-2700,3025)","1","resistors","I61";
;
$LOCATION"R148"
CDS_LOCATION"R148"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I62";
;
$LOCATION"R149"
CDS_LOCATION"R149"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"40;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2650,2950)","1","resistors","I63";
;
$LOCATION"R150"
CDS_LOCATION"R150"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2625,2925)","1","resistors","I64";
;
$LOCATION"R151"
CDS_LOCATION"R151"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"37;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2600,2900)","1","resistors","I65";
;
$LOCATION"R152"
CDS_LOCATION"R152"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2575,2875)","1","resistors","I66";
;
$LOCATION"R153"
CDS_LOCATION"R153"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2550,2850)","1","resistors","I67";
;
$LOCATION"R154"
CDS_LOCATION"R154"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2525,2825)","1","resistors","I68";
;
$LOCATION"R155"
CDS_LOCATION"R155"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"3;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2400,3000)","1","resistors","I69";
;
$LOCATION"R156"
CDS_LOCATION"R156"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"4;
"B<0>"
$PN"2"9;
%"SIP_HEADER_2PIN"
"1","(75,3800)","0","misc","I7";
;
$LOCATION"U89"
CDS_LOCATION"U89"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"34;
"1 \B"
$PN"1"66;
%"RSMD0805"
"1","(-2300,3000)","1","resistors","I70";
;
$LOCATION"R157"
CDS_LOCATION"R157"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(-2175,2975)","1","resistors","I71";
;
$LOCATION"R159"
CDS_LOCATION"R159"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"9;
%"CSMD0603"
"1","(-1650,2400)","0","capacitors","I72";
;
$LOCATION"C124"
CDS_LOCATION"C124"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"
$PN"2"57;
"A<0>"
$PN"1"59;
%"CSMD0603"
"1","(-475,2325)","0","capacitors","I73";
;
$LOCATION"C129"
CDS_LOCATION"C129"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"17;
%"OUTPORT"
"1","(275,1725)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(250,1650)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"CSMD0603"
"1","(-1075,1275)","0","capacitors","I76";
;
$LOCATION"C127"
CDS_LOCATION"C127"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"61;
"A<0>"
$PN"1"62;
%"RSMD0805"
"1","(-2275,650)","1","resistors","I77";
;
$LOCATION"R158"
CDS_LOCATION"R158"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"42;
"B<0>"
$PN"2"6;
%"RSMD0805"
"1","(-825,600)","1","resistors","I78";
;
$LOCATION"R166"
CDS_LOCATION"R166"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"42;
"B<0>"
$PN"2"26;
%"RSMD0805"
"1","(575,650)","1","resistors","I79";
;
$LOCATION"R175"
CDS_LOCATION"R175"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"42;
"B<0>"
$PN"2"38;
%"SIP_HEADER_2PIN"
"1","(75,3700)","0","misc","I8";
;
$LOCATION"U90"
CDS_LOCATION"U90"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"35;
"1 \B"
$PN"1"63;
%"INPORT"
"1","(2900,3100)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"56;
%"CSMD0603"
"1","(-1600,4350)","0","capacitors","I81";
;
$LOCATION"C126"
CDS_LOCATION"C126"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"32;
%"CSMD0603"
"1","(-475,4350)","0","capacitors","I82";
;
$LOCATION"C128"
CDS_LOCATION"C128"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"55;
"A<0>"
$PN"1"30;
%"CSMD0805"
"1","(-2250,3450)","0","capacitors","I83";
;
$LOCATION"C123"
CDS_LOCATION"C123"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"33;
%"OUTPORT"
"1","(-375,4950)","0","standard","I84";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(-375,4900)","0","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"OUTPORT"
"1","(-375,4800)","0","standard","I86";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(-375,4725)","0","standard","I87";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(-375,4600)","0","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-375,4525)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"SIP_HEADER_2PIN"
"1","(75,3600)","0","misc","I9";
;
$LOCATION"U91"
CDS_LOCATION"U91"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50";
"2 \B"
$PN"2"34;
"1 \B"
$PN"1"58;
%"INPORT"
"1","(1475,1900)","0","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
END.
