#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Apr 01 15:32:17 2020
# Process ID: 17972
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.runs/design_1_auto_pc_0_synth_1
# Command line: vivado.exe -log design_1_auto_pc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_0.tcl
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.runs/design_1_auto_pc_0_synth_1/design_1_auto_pc_0.vds
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.runs/design_1_auto_pc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 343.824 ; gain = 134.438
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi3_conv' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b_downsizer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b_downsizer' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_a_axi3_conv' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_fifo_gen' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_fifo_gen' (20#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_fifo' (21#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_a_axi3_conv' (22#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_w_axi3_conv' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_w_axi3_conv' (23#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_fifo__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_fifo_gen__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_fifo_gen__parameterized0' (23#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_fifo__parameterized0' (23#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0' (23#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_r_axi3_conv' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_r_axi3_conv' (24#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi3_conv' (25#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (26#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (27#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_ACP_agrs64k_stp1/simple_ACP_agrs64k_stp1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 463.633 ; gain = 254.246
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 463.633 ; gain = 254.246
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 711.543 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 711.543 ; gain = 502.156
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|fifo_generator_v13_1_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|fifo_generator_v13_1_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|fifo_generator_v13_1_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+-----------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    20|
|3     |LUT2     |    48|
|4     |LUT3     |    54|
|5     |LUT4     |    73|
|6     |LUT5     |   159|
|7     |LUT6     |    79|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    63|
|12    |FDRE     |   335|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 711.543 ; gain = 502.156
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 711.543 ; gain = 451.320
