4:25:39 PM


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/TinyFPGA_BringUp.edf " "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/sources/TFPGA.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/TinyFPGA_BringUp.edf...
Parsing constraint file: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/sources/TFPGA.pcf ...
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 0 of file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/sources/TFPGA.pcf 
start to read sdc/scf file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/TinyFPGA_BringUp.scf
sdc_reader OK C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/TinyFPGA_BringUp.scf
Stored edif netlist at C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART...

write Timing Constraint to C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MV_ADC_UART

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer\MV_ADC_UART_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART --outdir C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer\MV_ADC_UART_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART
SDC file             - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --package CM81 --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer\MV_ADC_UART_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --package CM81 --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer\MV_ADC_UART_pl.sdc" --dst_sdc_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\placer\MV_ADC_UART_pl.sdc...
Translated sdc file is C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc" --outdir "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc --outdir C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\router --sdf_file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design MV_ADC_UART
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design MV_ADC_UART
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.v" --vhdl "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/sbt/outputs/simulation_netlist\MV_ADC_UART_sbt.vhd" --lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\packer\MV_ADC_UART_pk.sdc" --out-sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\netlister\MV_ADC_UART_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.v
Writing C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt/sbt/outputs/simulation_netlist\MV_ADC_UART_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\netlister\MV_ADC_UART_sbt.sdc" --sdf-file "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.sdf" --report-file "C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\timer\MV_ADC_UART_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\netlister\MV_ADC_UART_sbt.sdc --sdf-file C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\simulation_netlist\MV_ADC_UART_sbt.sdf --report-file C:\Users\varsa\Desktop\School\5_semester\BachelorProject\VoxLink\Firmware\Lattice\TinyFPGA_BringUp\TinyFPGA_BringUp_Implmnt\sbt\outputs\timer\MV_ADC_UART_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\netlist\oadb-MV_ADC_UART" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/varsa/Desktop/School/5_semester/BachelorProject/VoxLink/Firmware/Lattice/TinyFPGA_BringUp/TinyFPGA_BringUp_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name MV_ADC_UART
10:56:12 AM
