module zvn (
        input a[8],
        input b[8],
        input s[8],
        input alufn[6],
        output z,
        output v,
        output n
    ) {

    sig xb7;

    always {
        xb7 = b[7] ^ alufn[0]

        z = (s == 8x{0});
        v = ((a[7] && xb7 && !s[7]) || (!a[7] && !xb7 && s[7]));
        n = s[7];
    }
}
