<img width="1231" height="665" alt="image" src="https://github.com/user-attachments/assets/af4baecc-d6e2-40ea-ad61-d39d0b47dbb5" />

# Binary to BCD Converter (8-bit)

This project implements an 8-bit **binary-to-BCD converter** using the 
**Double Dabble (Shift-and-Add-3)** algorithm in Verilog.

## Files
- `doubleDabble.v` – top-level converter
- `add3.v` – Add-3 module
- `tb_bin2bcd.v` – testbench for simulation

## Example Simulation
Binary input: **12**  
BCD output: **012**


<img width="1329" height="939" alt="waveform" src="https://github.com/user-attachments/assets/2512fc38-7094-44cc-a8c8-d70bdf855c06" />
