{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581536829750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581536829755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 14:47:09 2020 " "Processing started: Wed Feb 12 14:47:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581536829755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581536829755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tff_final -c tff_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off tff_final -c tff_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581536829755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581536830408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581536830408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q tff_final.v(25) " "Verilog HDL Declaration information at tff_final.v(25): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../tff_final.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581536847022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/csc258_lab_code/lab5/tff_final.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/csc258_lab_code/lab5/tff_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_final " "Found entity 1: tff_final" {  } { { "../tff_final.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581536847029 ""} { "Info" "ISGN_ENTITY_NAME" "2 t_flipflop " "Found entity 2: t_flipflop" {  } { { "../tff_final.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581536847029 ""} { "Info" "ISGN_ENTITY_NAME" "3 flipflop " "Found entity 3: flipflop" {  } { { "../tff_final.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581536847029 ""} { "Info" "ISGN_ENTITY_NAME" "4 seven_seg " "Found entity 4: seven_seg" {  } { { "../tff_final.v" "" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581536847029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581536847029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tff_final " "Elaborating entity \"tff_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581536847136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop t_flipflop:t0 " "Elaborating entity \"t_flipflop\" for hierarchy \"t_flipflop:t0\"" {  } { { "../tff_final.v" "t0" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581536847146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop t_flipflop:t0\|flipflop:t0 " "Elaborating entity \"flipflop\" for hierarchy \"t_flipflop:t0\|flipflop:t0\"" {  } { { "../tff_final.v" "t0" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581536847153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:h0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:h0\"" {  } { { "../tff_final.v" "h0" { Text "C:/Users/Public/CSC258_Lab_Code/Lab5/tff_final.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581536847178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581536848524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/CSC258_Lab_Code/Lab5/Part I/output_files/tff_final.map.smsg " "Generated suppressed messages file C:/Users/Public/CSC258_Lab_Code/Lab5/Part I/output_files/tff_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581536849054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581536849443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581536849443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581536849624 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581536849624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581536849624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581536849624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581536849790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 14:47:29 2020 " "Processing ended: Wed Feb 12 14:47:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581536849790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581536849790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581536849790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581536849790 ""}
