UART (TX + RX)

What to build

Baud rate generator

TX FSM

RX sampling logic

What it proves

FSM design

Timing constraints

Real-world I/O protocol

Stretch

Add parity, framing errors
