Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar  8 13:15:54 2025
| Host         : DESKTOP-TH2FPTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_s_timing_summary_routed.rpt -pb alu_s_timing_summary_routed.pb -rpx alu_s_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_s
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            parity_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.881ns  (logic 3.586ns (45.494%)  route 4.296ns (54.506%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a3_IBUF_inst/O
                         net (fo=10, routed)          1.269     2.057    a3_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.110 r  f0_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.421     2.531    C1/p_4_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.584 r  f2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.409     2.993    t3__18
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.053     3.046 r  f2_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.780     3.826    f2_OBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.064     3.890 r  parity_c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.416     5.306    parity_c_OBUF
    R20                  OBUF (Prop_obuf_I_O)         2.575     7.881 r  parity_c_OBUF_inst/O
                         net (fo=0)                   0.000     7.881    parity_c
    R20                                                               r  parity_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            zero_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 3.454ns (44.657%)  route 4.280ns (55.343%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a3_IBUF_inst/O
                         net (fo=10, routed)          1.269     2.057    a3_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.110 f  f0_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.421     2.531    C1/p_4_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.584 f  f2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.409     2.993    t3__18
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.053     3.046 f  f2_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.780     3.826    f2_OBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.053     3.879 r  zero_c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.400     5.279    zero_c_OBUF
    T20                  OBUF (Prop_obuf_I_O)         2.454     7.734 r  zero_c_OBUF_inst/O
                         net (fo=0)                   0.000     7.734    zero_c
    T20                                                               r  zero_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.385ns (47.371%)  route 3.761ns (52.629%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  b0_IBUF_inst/O
                         net (fo=10, routed)          1.472     2.257    b0_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.053     2.310 r  f1_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.408     2.718    f1_OBUF_inst_i_7_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  f1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.302     3.073    t3__8
    SLICE_X0Y8           LUT6 (Prop_lut6_I4_O)        0.053     3.126 r  f1_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.579     4.705    f1_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.441     7.146 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     7.146    f1
    U19                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 3.407ns (48.029%)  route 3.687ns (51.971%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a3_IBUF_inst/O
                         net (fo=10, routed)          1.269     2.057    a3_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.110 r  f0_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.421     2.531    C1/p_4_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.584 r  f2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.409     2.993    t3__18
    SLICE_X1Y8           LUT5 (Prop_lut5_I3_O)        0.053     3.046 r  f2_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.587     4.633    f2_OBUF
    T23                  OBUF (Prop_obuf_I_O)         2.461     7.094 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     7.094    f2
    T23                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.066ns  (logic 3.442ns (48.715%)  route 3.624ns (51.285%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a1_IBUF_inst/O
                         net (fo=10, routed)          1.497     2.316    a1_IBUF
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.053     2.369 r  carry_out_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.431     2.799    R1/t3
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.053     2.852 r  f3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.128     2.981    e4/t4
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.053     3.034 r  f3_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.568     4.602    f3_OBUF
    T22                  OBUF (Prop_obuf_I_O)         2.465     7.066 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     7.066    f3
    T22                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.382ns (49.049%)  route 3.513ns (50.951%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a3_IBUF_inst/O
                         net (fo=10, routed)          1.265     2.053    a3_IBUF
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.053     2.106 r  f0_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.302     2.408    f0_OBUF_inst_i_4_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.053     2.461 r  f0_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.523     2.984    t12
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     3.037 r  f0_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.423     4.460    f0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         2.436     6.895 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     6.895    f0
    U20                                                               r  f0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 3.371ns (50.966%)  route 3.244ns (49.034%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a1_IBUF_inst/O
                         net (fo=10, routed)          1.497     2.316    a1_IBUF
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.053     2.369 r  carry_out_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.344     2.713    R1/t3
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.053     2.766 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.403     4.168    carry_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.447     6.615 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.615    carry_out
    T18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            aux_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.280ns (55.641%)  route 2.615ns (44.359%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  b0_IBUF_inst/O
                         net (fo=10, routed)          1.330     2.115    b0_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.053     2.168 r  aux_carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.285     3.453    aux_carry_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.441     5.894 r  aux_carry_OBUF_inst/O
                         net (fo=0)                   0.000     5.894    aux_carry
    T19                                                               r  aux_carry (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.377ns (64.990%)  route 0.742ns (35.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b3_IBUF_inst/O
                         net (fo=8, routed)           0.351     0.424    b3_IBUF
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.028     0.452 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     0.843    carry_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.119 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.119    carry_out
    T18                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.370ns (64.442%)  route 0.756ns (35.558%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s1 (IN)
                         net (fo=0)                   0.000     0.000    s1
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  s1_IBUF_inst/O
                         net (fo=10, routed)          0.362     0.439    s1_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.028     0.467 r  f0_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.394     0.861    f0_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.265     2.126 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    f0
    U20                                                               r  f0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            aux_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.391ns (64.633%)  route 0.761ns (35.367%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b1_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.516    b1_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I1_O)        0.028     0.544 r  aux_carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.338     0.882    aux_carry_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.153 r  aux_carry_OBUF_inst/O
                         net (fo=0)                   0.000     2.153    aux_carry
    T19                                                               r  aux_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.374ns (62.028%)  route 0.841ns (37.972%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 f  s0_IBUF_inst/O
                         net (fo=6, routed)           0.381     0.457    s0_IBUF
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.028     0.485 r  f1_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.460     0.945    f1_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.270     2.215 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     2.215    f1
    U19                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.398ns (62.076%)  route 0.854ns (37.924%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  s0_IBUF_inst/O
                         net (fo=6, routed)           0.378     0.454    s0_IBUF
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.028     0.482 r  f3_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.476     0.958    f3_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.294     2.252 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     2.252    f3
    T22                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.394ns (60.706%)  route 0.903ns (39.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 f  s0_IBUF_inst/O
                         net (fo=6, routed)           0.434     0.510    s0_IBUF
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.028     0.538 r  f2_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.468     1.007    f2_OBUF
    T23                  OBUF (Prop_obuf_I_O)         1.290     2.297 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     2.297    f2
    T23                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            zero_c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.416ns (59.079%)  route 0.981ns (40.921%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  s0_IBUF_inst/O
                         net (fo=6, routed)           0.378     0.454    s0_IBUF
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.028     0.482 f  f3_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.215     0.698    f3_OBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.028     0.726 r  zero_c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     1.113    zero_c_OBUF
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.396 r  zero_c_OBUF_inst/O
                         net (fo=0)                   0.000     2.396    zero_c
    T20                                                               r  zero_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0
                            (input port)
  Destination:            parity_c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.463ns (59.818%)  route 0.982ns (40.182%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  s0 (IN)
                         net (fo=0)                   0.000     0.000    s0
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  s0_IBUF_inst/O
                         net (fo=6, routed)           0.378     0.454    s0_IBUF
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.028     0.482 r  f3_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.215     0.698    f3_OBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.030     0.728 r  parity_c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.389     1.117    parity_c_OBUF
    R20                  OBUF (Prop_obuf_I_O)         1.328     2.445 r  parity_c_OBUF_inst/O
                         net (fo=0)                   0.000     2.445    parity_c
    R20                                                               r  parity_c (OUT)
  -------------------------------------------------------------------    -------------------





