Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug 22 17:20:39 2018
| Host         : LAPTOP-G7PT2HG2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.909        0.000                      0                  161        0.122        0.000                      0                  161        3.000        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        9.909        0.000                      0                  161        0.122        0.000                      0                  161       12.000        0.000                       0                    98  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.909ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.006ns  (logic 3.474ns (23.151%)  route 11.532ns (76.849%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 f  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 f  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 f  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 f  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 f  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 r  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.912    13.991    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.124    14.115 r  my_timing/g[0]_i_1/O
                         net (fo=1, routed)           0.000    14.115    vga_bus[1][26]
    SLICE_X3Y35          FDRE                                         r  g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  g_reg[0]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.029    24.024    g_reg[0]
  -------------------------------------------------------------------
                         required time                         24.024    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                  9.909    

Slack (MET) :             9.913ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.004ns  (logic 3.474ns (23.154%)  route 11.530ns (76.846%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 f  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 f  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 f  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 f  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 f  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 r  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.910    13.989    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.124    14.113 r  my_timing/g[1]_i_1/O
                         net (fo=1, routed)           0.000    14.113    vga_bus[1][27]
    SLICE_X3Y35          FDRE                                         r  g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  g_reg[1]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.031    24.026    g_reg[1]
  -------------------------------------------------------------------
                         required time                         24.026    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  9.913    

Slack (MET) :             9.929ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 3.500ns (23.284%)  route 11.532ns (76.716%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 f  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 f  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 f  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 f  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 f  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 r  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.912    13.991    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.150    14.141 r  my_timing/g[3]_i_1/O
                         net (fo=1, routed)           0.000    14.141    vga_bus[1][29]
    SLICE_X3Y35          FDRE                                         r  g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  g_reg[3]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    24.070    g_reg[3]
  -------------------------------------------------------------------
                         required time                         24.070    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  9.929    

Slack (MET) :             9.931ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.030ns  (logic 3.500ns (23.287%)  route 11.530ns (76.713%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 f  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 f  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 f  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 f  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 f  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 r  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.910    13.989    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT3 (Prop_lut3_I0_O)        0.150    14.139 r  my_timing/g[2]_i_1/O
                         net (fo=1, routed)           0.000    14.139    vga_bus[1][28]
    SLICE_X3Y35          FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    24.070    g_reg[2]
  -------------------------------------------------------------------
                         required time                         24.070    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  9.931    

Slack (MET) :             10.104ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.812ns  (logic 3.474ns (23.453%)  route 11.338ns (76.547%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 r  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 r  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 r  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 f  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.718    13.798    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.124    13.922 r  my_timing/r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.922    vga_bus[1][30]
    SLICE_X3Y35          FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.031    24.026    r_reg[0]
  -------------------------------------------------------------------
                         required time                         24.026    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                 10.104    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 3.470ns (23.433%)  route 11.338ns (76.567%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 r  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 r  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 r  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 f  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.718    13.798    my_timing/r[3]_i_3_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.120    13.918 r  my_timing/r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.918    vga_bus[1][32]
    SLICE_X3Y35          FDRE                                         r  r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.514    23.519    pclk
    SLICE_X3Y35          FDRE                                         r  r_reg[2]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    24.070    r_reg[2]
  -------------------------------------------------------------------
                         required time                         24.070    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.227ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 3.474ns (23.654%)  route 11.213ns (76.346%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 r  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 r  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 r  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 f  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.592    13.672    my_timing/r[3]_i_3_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124    13.796 r  my_timing/r[1]_i_1/O
                         net (fo=1, routed)           0.000    13.796    vga_bus[1][31]
    SLICE_X3Y32          FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.511    23.516    pclk
    SLICE_X3Y32          FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.564    24.079    
                         clock uncertainty           -0.087    23.992    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.031    24.023    r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.023    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 10.227    

Slack (MET) :             10.245ns  (required time - arrival time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 3.500ns (23.789%)  route 11.213ns (76.211%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.621    -0.891    my_timing/clk_out2
    SLICE_X4Y28          FDCE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.435 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=24, routed)          0.997     0.563    my_timing/vs_reg[8]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.687 r  my_timing/g48_b0_i_31__0/O
                         net (fo=1, routed)           0.000     0.687    my_timing/g48_b0_i_31__0_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.200 r  my_timing/g48_b0_i_18__0/CO[3]
                         net (fo=1, routed)           0.009     1.209    my_timing/g48_b0_i_18__0_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.326 r  my_timing/g48_b0_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.326    my_timing/g48_b0_i_13__0_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.649 f  my_timing/g48_b0_i_12__0/O[1]
                         net (fo=2, routed)           1.238     2.886    my_timing/g48_b0_i_12__0_n_6
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.336     3.222 r  my_timing/g48_b0_i_8__0/O
                         net (fo=2, routed)           0.448     3.670    my_timing/g48_b0_i_8__0_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.997 r  my_timing/g48_b0_i_3__0/O
                         net (fo=788, routed)         3.237     7.234    my_timing/r_reg[3]_0[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.358 r  my_timing/g3_b3__2/O
                         net (fo=6, routed)           1.170     8.527    my_timing/r_reg[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  my_timing/r[3]_i_39/O
                         net (fo=1, routed)           0.591     9.242    my_timing/r[3]_i_39_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  my_timing/r[3]_i_15/O
                         net (fo=4, routed)           1.342    10.708    MyCar2/mycar/rgb1[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  MyCar2/mycar//r[2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    MyCar2/mycar//r[2]_i_5_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I0_O)      0.238    11.070 r  MyCar2/mycar//r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    11.070    MyCar2/mycar//r_reg[2]_i_3_n_0
    SLICE_X4Y11          MUXF8 (Prop_muxf8_I0_O)      0.104    11.174 r  MyCar2/mycar//r_reg[2]_i_2/O
                         net (fo=2, routed)           1.590    12.764    my_timing/p_0_in[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.316    13.080 f  my_timing/r[3]_i_3/O
                         net (fo=8, routed)           0.592    13.672    my_timing/r[3]_i_3_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.150    13.822 r  my_timing/r[3]_i_2/O
                         net (fo=1, routed)           0.000    13.822    vga_bus[1][33]
    SLICE_X3Y32          FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.511    23.516    pclk
    SLICE_X3Y32          FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.564    24.079    
                         clock uncertainty           -0.087    23.992    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.075    24.067    r_reg[3]
  -------------------------------------------------------------------
                         required time                         24.067    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 10.245    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 MyCar2/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar2/ypos_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.251ns  (logic 2.030ns (19.804%)  route 8.221ns (80.196%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.618    -0.894    MyCar2/clk_out2
    SLICE_X7Y27          FDCE                                         r  MyCar2/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  MyCar2/ypos_reg[0]/Q
                         net (fo=31, routed)          1.838     1.400    MyCar2/ypos_reg[10]_0[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     1.524 r  MyCar2/ypos[5]_i_7__0/O
                         net (fo=6, routed)           0.911     2.435    MyCar2/ypos[5]_i_7__0_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.559 r  MyCar2/ypos[10]_i_10__0/O
                         net (fo=1, routed)           0.781     3.341    MyCar2/ypos[10]_i_10__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.465 f  MyCar2/ypos[10]_i_8__0/O
                         net (fo=1, routed)           0.709     4.173    MyCar2/ypos[10]_i_8__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.297 f  MyCar2/ypos[10]_i_2__0/O
                         net (fo=3, routed)           0.816     5.113    MyCar2/ypos[10]_i_2__0_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.148     5.261 f  MyCar2/ypos[9]_i_5__0/O
                         net (fo=3, routed)           0.988     6.249    MyCar2/ypos[9]_i_5__0_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.328     6.577 r  MyCar2/ypos[9]_i_10__0/O
                         net (fo=1, routed)           0.154     6.731    MyCar2/ypos[9]_i_10__0_n_0
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.124     6.855 f  MyCar2/ypos[9]_i_4__0/O
                         net (fo=6, routed)           0.818     7.673    MyCar2/ypos2
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.152     7.825 f  MyCar2/ypos[10]_i_3__0/O
                         net (fo=6, routed)           1.206     9.031    MyCar2/ypos[10]_i_3__0_n_0
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.326     9.357 r  MyCar2/ypos[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.357    MyCar2/ypos[6]_i_1__0_n_0
    SLICE_X10Y27         FDPE                                         r  MyCar2/ypos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.437    23.442    MyCar2/clk_out2
    SLICE_X10Y27         FDPE                                         r  MyCar2/ypos_reg[6]/C
                         clock pessimism              0.564    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X10Y27         FDPE (Setup_fdpe_C_D)        0.081    23.999    MyCar2/ypos_reg[6]
  -------------------------------------------------------------------
                         required time                         23.999    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 MyCar2/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar2/ypos_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 2.058ns (20.022%)  route 8.221ns (79.978%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.618    -0.894    MyCar2/clk_out2
    SLICE_X7Y27          FDCE                                         r  MyCar2/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  MyCar2/ypos_reg[0]/Q
                         net (fo=31, routed)          1.838     1.400    MyCar2/ypos_reg[10]_0[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     1.524 r  MyCar2/ypos[5]_i_7__0/O
                         net (fo=6, routed)           0.911     2.435    MyCar2/ypos[5]_i_7__0_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I0_O)        0.124     2.559 r  MyCar2/ypos[10]_i_10__0/O
                         net (fo=1, routed)           0.781     3.341    MyCar2/ypos[10]_i_10__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.465 f  MyCar2/ypos[10]_i_8__0/O
                         net (fo=1, routed)           0.709     4.173    MyCar2/ypos[10]_i_8__0_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.297 f  MyCar2/ypos[10]_i_2__0/O
                         net (fo=3, routed)           0.816     5.113    MyCar2/ypos[10]_i_2__0_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.148     5.261 f  MyCar2/ypos[9]_i_5__0/O
                         net (fo=3, routed)           0.988     6.249    MyCar2/ypos[9]_i_5__0_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.328     6.577 r  MyCar2/ypos[9]_i_10__0/O
                         net (fo=1, routed)           0.154     6.731    MyCar2/ypos[9]_i_10__0_n_0
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.124     6.855 f  MyCar2/ypos[9]_i_4__0/O
                         net (fo=6, routed)           0.818     7.673    MyCar2/ypos2
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.152     7.825 f  MyCar2/ypos[10]_i_3__0/O
                         net (fo=6, routed)           1.206     9.031    MyCar2/ypos[10]_i_3__0_n_0
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.354     9.385 r  MyCar2/ypos[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.385    MyCar2/ypos[8]_i_1__0_n_0
    SLICE_X10Y27         FDPE                                         r  MyCar2/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          1.437    23.442    MyCar2/clk_out2
    SLICE_X10Y27         FDPE                                         r  MyCar2/ypos_reg[8]/C
                         clock pessimism              0.564    24.005    
                         clock uncertainty           -0.087    23.918    
    SLICE_X10Y27         FDPE (Setup_fdpe_C_D)        0.118    24.036    MyCar2/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         24.036    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 14.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.901 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.845    myClk/inst/seq_reg2[0]
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.075    -0.967    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_timing/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.195%)  route 0.129ns (47.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.584    -0.597    my_timing/clk_out2
    SLICE_X7Y29          FDCE                                         r  my_timing/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_timing/hsync_out_reg/Q
                         net (fo=2, routed)           0.129    -0.327    vga_bus[-1][34]
    SLICE_X2Y29          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.855    -0.835    pclk
    SLICE_X2Y29          FDRE                                         r  hs_reg/C
                         clock pessimism              0.274    -0.560    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059    -0.501    hs_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.914 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.859    myClk/inst/seq_reg2[6]
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)        -0.006    -1.048    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -1.042ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.265    -1.042    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.914 r  myClk/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.794    myClk/inst/seq_reg2[1]
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.488    -1.310    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y31         FDCE                                         r  myClk/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.268    -1.042    
    SLICE_X35Y31         FDCE (Hold_fdce_C_D)         0.017    -1.025    myClk/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MyCar/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar/st_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.585    -0.596    MyCar/clk_out2
    SLICE_X1Y28          FDRE                                         r  MyCar/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  MyCar/en_reg/Q
                         net (fo=3, routed)           0.167    -0.288    MyCar/en_reg_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.042    -0.246 r  MyCar/st_i_1/O
                         net (fo=1, routed)           0.000    -0.246    MyCar/st_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MyCar/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.854    -0.836    MyCar/clk_out2
    SLICE_X1Y28          FDRE                                         r  MyCar/st_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.107    -0.489    MyCar/st_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.630%)  route 0.205ns (52.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.583    -0.598    my_timing/clk_out2
    SLICE_X5Y28          FDCE                                         r  my_timing/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  my_timing/hcount_out_reg[6]/Q
                         net (fo=17, routed)          0.205    -0.253    my_timing/vs_reg[13]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  my_timing/hcount_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    my_timing/hcount_out[9]
    SLICE_X6Y28          FDCE                                         r  my_timing/hcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.852    -0.838    my_timing/clk_out2
    SLICE_X6Y28          FDCE                                         r  my_timing/hcount_out_reg[9]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.121    -0.463    my_timing/hcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MyCar/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.585    -0.596    MyCar/clk_out2
    SLICE_X1Y28          FDRE                                         r  MyCar/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  MyCar/en_reg/Q
                         net (fo=3, routed)           0.167    -0.288    MyCar/en_reg_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I1_O)        0.045    -0.243 r  MyCar/en_i_1/O
                         net (fo=1, routed)           0.000    -0.243    MyCar/en_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  MyCar/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.854    -0.836    MyCar/clk_out2
    SLICE_X1Y28          FDRE                                         r  MyCar/en_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091    -0.505    MyCar/en_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.832%)  route 0.159ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.559    -0.622    my_timing/clk_out2
    SLICE_X10Y31         FDCE                                         r  my_timing/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  my_timing/vcount_out_reg[4]/Q
                         net (fo=17, routed)          0.159    -0.300    my_timing/vs_reg[4]
    SLICE_X11Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  my_timing/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    my_timing/vcount_out[5]_i_1_n_0
    SLICE_X11Y30         FDCE                                         r  my_timing/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.826    -0.864    my_timing/clk_out2
    SLICE_X11Y30         FDCE                                         r  my_timing/vcount_out_reg[5]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.091    -0.518    my_timing/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MyCar2/st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar2/st_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.230ns (61.232%)  route 0.146ns (38.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.556    -0.625    MyCar2/clk_out2
    SLICE_X11Y28         FDRE                                         r  MyCar2/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  MyCar2/st_reg/Q
                         net (fo=2, routed)           0.146    -0.352    MyCar2/st_reg_n_0
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.102    -0.250 r  MyCar2/st_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    MyCar2/st_i_1__0_n_0
    SLICE_X11Y28         FDRE                                         r  MyCar2/st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.824    -0.866    MyCar2/clk_out2
    SLICE_X11Y28         FDRE                                         r  MyCar2/st_reg/C
                         clock pessimism              0.240    -0.625    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.107    -0.518    MyCar2/st_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MyCar2/st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MyCar2/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.556    -0.625    MyCar2/clk_out2
    SLICE_X11Y28         FDRE                                         r  MyCar2/st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  MyCar2/st_reg/Q
                         net (fo=2, routed)           0.146    -0.352    MyCar2/st_reg_n_0
    SLICE_X11Y28         LUT3 (Prop_lut3_I0_O)        0.099    -0.253 r  MyCar2/en_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    MyCar2/en_i_1__0_n_0
    SLICE_X11Y28         FDRE                                         r  MyCar2/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=87, routed)          0.824    -0.866    MyCar2/clk_out2
    SLICE_X11Y28         FDRE                                         r  MyCar2/en_reg/C
                         clock pessimism              0.240    -0.625    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.091    -0.534    MyCar2/en_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y28      MyCar/en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X7Y33      MyCar/frame_count_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X5Y29      my_timing/hblnk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X5Y26      MyCar2/xpos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X3Y26      MyCar2/xpos_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X5Y26      MyCar2/xpos_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      MyCar/ypos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      g_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y35      r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y26      MyCar2/xpos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y26      MyCar2/xpos_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X5Y26      MyCar2/xpos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y33      MyCar/frame_count_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y29      my_timing/hblnk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y26      MyCar2/xpos_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y26      MyCar2/xpos_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y28      my_timing/hcount_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y29      my_timing/hcount_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y28      my_timing/hcount_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y28      my_timing/hcount_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y29      my_timing/hcount_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y28      my_timing/hcount_out_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



