// Seed: 1027274537
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd58
) (
    output logic id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 _id_6,
    input wor id_7,
    input supply1 id_8
);
  wire [id_6 : -1] id_10;
  initial if (1) id_0 <= id_7;
  logic \id_11 ;
  parameter id_12 = 1;
  module_0 modCall_1 ();
  wire id_13;
  wire id_14;
endmodule
module module_2 #(
    parameter id_11 = 32'd93
) (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    output wand id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 _id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    output wire id_16
    , id_19,
    input supply0 id_17
);
  wire [id_11 : -1] id_20;
  module_0 modCall_1 ();
endmodule
