#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec  3 21:29:28 2023
# Process ID: 425180
# Current directory: /home/antonina/Desktop/hiwi2324
# Command line: vivado
# Log file: /home/antonina/Desktop/hiwi2324/vivado.log
# Journal file: /home/antonina/Desktop/hiwi2324/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 2144.818 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6572.910 ; gain = 291.043 ; free physical = 12364 ; free virtual = 23431
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f01bec29d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f01bec29e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f77e0629d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f77e0629e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7ff928829d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7ff928829e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:101]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:47]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:101]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:47]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f2644629d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f2644629e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6802.434 ; gain = 4.996 ; free physical = 11289 ; free virtual = 22378
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f0fdc429d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f0fdc429e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6812.438 ; gain = 0.000 ; free physical = 11293 ; free virtual = 22384
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 4 elements; expected 5 [/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd:100]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_log2 in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7fca71429d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7fca71429e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6833.445 ; gain = 0.000 ; free physical = 11264 ; free virtual = 22361
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f9999a29d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f9999a29e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6833.445 ; gain = 0.000 ; free physical = 11256 ; free virtual = 22354
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f3c5b829d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f3c5b829e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f2b22629d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f2b22629e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f4954429d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f4954429e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f7690429d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f7690429e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f657de29d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f657de29e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7fd23ca29d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7fd23ca29e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simu
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sources_1/new/log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'log2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f8853029d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f8853029e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_log2'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_log2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_log2_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.srcs/sim_1/new/tb_log2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_log2'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_log2_behav xil_defaultlib.tb_log2 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8321c9]
[1] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x8c7bc4]
[2] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x833fd7]
[3] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9fd4b2]
[4] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0xa0ae8d]
[5] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x9cfad2]
[6] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5475f0]
[7] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x5573d2]
[8] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x4e0094]
[9] /lib/x86_64-linux-gnu/libc.so.6(+0x29d90) [0x7f2f68a29d90]
[10] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0x80) [0x7f2f68a29e40]
[11] /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab() [0x541147]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/antonina/Desktop/hiwi2324/log2fsm/log2fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
