Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Courses/CAD/Project2/phase2/tb_isim_beh.exe -prj E:/Courses/CAD/Project2/phase2/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/Reg15.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/Mult.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/Adder.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/MAC2.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/InputSelection.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/DataPath.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/controller.v" into library work
WARNING:HDLCompiler:693 - "E:/Courses/CAD/Project2/phase2/controller.v" Line 30: Parameter declaration becomes local in controller with formal parameter declaration list
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/saturation.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/ANN.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/ActivationFunction.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/ten_neurons_outputlayer.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/ten_neurons.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/output_layer.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/main_controller.v" into library work
WARNING:HDLCompiler:693 - "E:/Courses/CAD/Project2/phase2/main_controller.v" Line 31: Parameter declaration becomes local in main_controller with formal parameter declaration list
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/InputSelector.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/hidden_layer.v" into library work
Analyzing Verilog file "E:/Courses/CAD/Project2/phase2/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "E:/Courses/CAD/Project2/phase2/ten_neurons.v" Line 47: Target <ready> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "E:/Courses/CAD/Project2/phase2/ten_neurons_outputlayer.v" Line 56: Target <ready> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module main_controller
Compiling module InputSelector
Compiling module controller(n=62)
Compiling module InputSelection(n=62)
Compiling module Mult
Compiling module Adder
Compiling module Reg15
Compiling module MAC2
Compiling module DataPath(n=62)
Compiling module ANN
Compiling module ActivationFunction
Compiling module saturation
Compiling module ten_neurons
Compiling module hidden_layer
Compiling module controller(n=20)
Compiling module InputSelection(n=20)
Compiling module DataPath(n=20)
Compiling module ANN(n=20)
Compiling module ten_neurons_outputlayer
Compiling module output_layer
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable E:/Courses/CAD/Project2/phase2/tb_isim_beh.exe
Fuse Memory Usage: 29328 KB
Fuse CPU Usage: 671 ms
