5 18 1fd81 4 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (timescale4.4.vcd) 2 -o (timescale4.4.cdd) 2 -v (timescale4.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 10000 
3 0 main "main" 0 timescale4.4.v 10 33 10000 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 0 inner "main.foo" 0 timescale4.4.v 37 49 1 
2 2 43 43 43 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 3 38 8 1 0 0 0 1 17 1 1 0 1 0 0
1 a 4 41 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 2 1 0 0 2
3 1 inner.u$0 "main.foo.u$0" 0 timescale4.4.v 43 47 1 
2 3 44 44 44 c000f 1 0 21004 0 0 1 16 0 0
2 4 44 44 44 80008 0 1 1410 0 0 1 1 a
2 5 44 44 44 8000f 1 37 16 3 4
2 6 45 45 45 120012 2 1 100c 0 0 1 1 b
2 7 45 45 45 a0012 3 27 100a 6 0 1 18 0 1 0 0 0 0
2 8 46 46 46 16001a 1 0 1008 0 0 32 48 52f3 0
2 9 46 46 46 d0011 1 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 10 46 46 46 c001b 1 11 301038 8 9 1 18 0 1 0 1 0 0
2 11 46 46 46 80008 0 1 1410 0 0 1 1 a
2 12 46 46 46 8001b 1 37 10003a 10 11
4 5 11 7 7 5
4 7 0 12 0 5
4 12 0 0 0 5
3 1 main.u$0 "main.u$0" 0 timescale4.4.v 16 22 10000 
2 13 17 17 17 50008 1 0 21004 0 0 1 16 0 0
2 14 17 17 17 10001 0 1 1410 0 0 1 1 a
2 15 17 17 17 10008 1 37 16 13 14
2 16 18 18 18 50008 1 0 21004 0 0 1 16 0 0
2 17 18 18 18 10001 0 1 1410 0 0 1 1 b
2 18 18 18 18 10008 1 37 16 16 17
2 19 19 19 19 30017 1 0 1004 0 0 64 20 1 2.123_456_789_987_654
2 20 19 19 19 10018 2 2c 900a 19 0 64 18 0 ffffffffffffffff 0 0 0 0
2 21 20 20 20 50008 1 0 21008 0 0 1 16 1 0
2 22 20 20 20 10001 0 1 1410 0 0 1 1 b
2 23 20 20 20 10008 1 37 1a 21 22
2 24 21 21 21 f000f 1 0 1008 0 0 32 48 2 0
2 25 21 21 21 6000a 1 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 26 21 21 21 50010 1 11 301038 24 25 1 18 0 1 0 1 0 0
2 27 21 21 21 10001 0 1 1410 0 0 1 1 a
2 28 21 21 21 10010 1 37 10003a 26 27
4 15 11 18 18 15
4 18 0 20 20 15
4 20 0 23 0 15
4 23 0 28 28 15
4 28 0 0 0 15
3 1 main.u$1 "main.u$1" 0 timescale4.4.v 24 31 10000 
