C -700 -200 "ECL_TO_TTL_OUT" -720 -223 0 1 47 0 R
X "VHDL_MODE" "IN" -720 -267 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_TTL_OUT" -640 -223 0.00 0.00 47 0 0 0 0 0 1 0 99
C 700 300 "TTL_TO_ECL_IN" 720 277 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 233 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "TTL_TO_ECL_IN" 640 277 0.00 0.00 47 0 0 2 0 0 1 0 99
C 700 225 "LVDS_TO_ECL_IN_P" 720 202 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 158 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_IN_P" 640 202 0.00 0.00 47 0 0 2 0 0 1 0 99
C 700 125 "LVDS_TO_ECL_IN_N" 720 102 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 58 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_IN_N" 640 102 0.00 0.00 47 0 0 2 0 0 1 0 99
C 700 50 "NIM_TO_ECL_IN" 720 27 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 -17 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "NIM_TO_ECL_IN" 640 27 0.00 0.00 47 0 0 2 0 0 1 0 99
C 700 -75 "ECL_TO_TTL_IN" 720 -98 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 -142 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_TTL_IN" 640 -98 0.00 0.00 47 0 0 2 0 0 1 0 99
C 700 -200 "ECL_TO_NIM_IN" 720 -223 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 -267 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_NIM_IN" 640 -223 0.00 0.00 47 0 0 2 0 0 1 0 99
C -700 -75 "ECL_TO_NIM_OUT" -720 -98 0 1 47 0 R
X "VHDL_MODE" "IN" -720 -142 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_NIM_OUT" -640 -98 0.00 0.00 47 0 0 0 0 0 1 0 99
C -700 0 "ECL_TO_LVDS_OUT_N" -720 -23 0 1 47 0 R
X "VHDL_MODE" "IN" -720 -67 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_OUT_N" -640 -23 0.00 0.00 47 0 0 0 0 0 1 0 99
C -700 100 "ECL_TO_LVDS_OUT_P" -720 77 0 1 47 0 R
X "VHDL_MODE" "IN" -720 33 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_OUT_P" -640 77 0.00 0.00 47 0 0 0 0 0 1 0 99
C -700 200 "NIM_TO_ECL_OUT" -720 177 0 1 47 0 R
X "VHDL_MODE" "IN" -720 133 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "NIM_TO_ECL_OUT" -640 177 0.00 0.00 47 0 0 0 0 0 1 0 99
C -700 275 "LVDS_TO_ECL_OUT" -720 252 0 1 47 0 R
X "VHDL_MODE" "IN" -720 208 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_OUT" -640 252 0.00 0.00 47 0 0 0 0 0 1 0 99
C -700 325 "TTL_TO_ECL_OUT" -720 302 0 1 47 0 R
X "VHDL_MODE" "IN" -720 258 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "TTL_TO_ECL_OUT" -640 302 0.00 0.00 47 0 0 0 0 0 1 0 99
C 700 -300 "ECL_TO_LVDS_IN" 720 -323 0 1 47 0 L
X "VHDL_MODE" "OUT" 720 -367 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_IN" 640 -323 0.00 0.00 47 0 0 2 0 0 1 0 99
L 700 -300 650 -300 -1 16
L 650 -350 650 575 -1 16
L -650 575 -650 -350 -1 16
L -650 475 650 475 -1 16
L -700 275 -650 275 -1 16
L -700 325 -650 325 -1 16
L -700 100 -650 100 -1 16
L -700 200 -650 200 -1 16
L -700 -200 -650 -200 -1 16
L -700 -75 -650 -75 -1 16
L 700 300 650 300 -1 16
L 700 225 650 225 -1 16
L 700 50 650 50 -1 16
L 700 -75 650 -75 -1 16
L 700 -200 650 -200 -1 16
L 650 575 -650 575 -1 16
L -650 -350 650 -350 -1 16
A -675 0 25 0.00 359.91 74
A 675 125 25 0.00 359.91 74
T 0 515 0.00 0.00 47 0 0 1 0 17 0
TRANSLATION_PORTS
P "BLOCK" "TRUE" 0 10 0.00 0.00 47 0 0 1 0 0 0 0 99
