// Seed: 289840569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9 = id_9;
  module_2 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  genvar id_4;
endmodule
module module_2;
  assign id_1 = id_1;
  always @(1, posedge id_1) id_1 <= 1 - 1'b0;
  reg id_3;
  assign id_1 = id_1;
  task id_4();
    begin : LABEL_0
      id_1 <= 1'b0;
      if (id_3) id_1 <= id_3;
      else begin : LABEL_0
        id_3 = id_2[1];
        id_1 <= 1;
        if (id_1 - 1) begin : LABEL_0
          id_1 = id_1 - 1;
          release id_3;
        end else begin : LABEL_0
          id_3 = id_4;
        end
      end
    end
  endtask
endmodule
