INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/myROM_2/myROM_2.srcs/sources_1/imports/Ex1/myROM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/myROM_2/myROM_2.srcs/sim_1/imports/new/ROM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/myROM_2/myROM_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
