#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 14 09:07:42 2019
# Process ID: 2516
# Current directory: E:/EE478 LAB4/LAB4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13856 E:\EE478 LAB4\LAB4\LAB4.xpr
# Log file: E:/EE478 LAB4/LAB4/vivado.log
# Journal file: E:/EE478 LAB4/LAB4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/EE478 LAB4/LAB4/LAB4.xpr}
INFO: [Project 1-313] Project file moved from 'F:/EE478 LAB4/LAB4' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Chen/Downloads/ssm2603_i2s.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 674.871 ; gain = 85.746
update_compile_order -fileset sources_1
add_files -norecurse {{E:/EE478 LAB4/LAB4/ssm2603_i2s.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Chen/Downloads/ssm2603_i2s.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Chen/Downloads/ssm2603_i2s.vhd
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {23} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78} CONFIG.CLKOUT1_JITTER {273.836} CONFIG.CLKOUT1_PHASE_ERROR {192.574}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Mon Oct 14 09:15:56 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
INFO: [Project 1-386] Moving file 'e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name mclk_gen -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {mclk_gen} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {36} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {237.312} CONFIG.CLKOUT1_PHASE_ERROR {249.865}] [get_ips mclk_gen]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mclk_gen' to 'mclk_gen' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mclk_gen'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mclk_gen'...
catch { config_ip_cache -export [get_ips -all mclk_gen] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}]
launch_runs -jobs 4 mclk_gen_synth_1
[Mon Oct 14 09:17:19 2019] Launched mclk_gen_synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}] -no_script -reset -force -quiet
remove_files  -fileset mclk_gen {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci}}
INFO: [Project 1-386] Moving file 'e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen/mclk_gen.xci' from fileset 'mclk_gen' to fileset 'sources_1'.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name mclk_gen -dir {e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {mclk_gen} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {62.125} CONFIG.CLKOUT1_JITTER {473.813} CONFIG.CLKOUT1_PHASE_ERROR {351.816}] [get_ips mclk_gen]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mclk_gen' to 'mclk_gen' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mclk_gen'...
generate_target all [get_files  {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mclk_gen'...
catch { config_ip_cache -export [get_ips -all mclk_gen] }
export_ip_user_files -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
launch_runs -jobs 4 mclk_gen_synth_1
[Mon Oct 14 09:19:14 2019] Launched mclk_gen_synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1/runme.log
export_simulation -of_objects [get_files {{e:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LAB4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LAB4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mclk_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mclk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj LAB4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EE478 LAB4/LAB4/ssm2603_i2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ssm2603_i2s'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LAB4'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1086.520 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim'
"xelab -wto 30e32a6de85547168dce74c50f929e35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LAB4_behav xil_defaultlib.LAB4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30e32a6de85547168dce74c50f929e35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LAB4_behav xil_defaultlib.LAB4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 24 [E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/EE478 LAB4/LAB4/LAB4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.520 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
[Mon Oct 14 10:48:57 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 14 10:50:26 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 14 10:55:35 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 10:57:44 2019...
