
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    47854000                       # Number of ticks simulated
final_tick                                   47854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152480                       # Simulator instruction rate (inst/s)
host_op_rate                                   159298                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19280220                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733968                       # Number of bytes of host memory used
host_seconds                                     2.48                       # Real time elapsed on the host
sim_insts                                      378453                       # Number of instructions simulated
sim_ops                                        395379                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        797091152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        592468759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         68207464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         68207464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         68207464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         68207464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         68207464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         24073223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         69544866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         69544866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         69544866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         70882267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         73557069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         25410624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         72219668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         72219668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         24073223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         72219668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         72219668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         22735821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         66870063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         24073223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2787144230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    797091152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     68207464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     68207464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     68207464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     68207464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     68207464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     69544866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     69544866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     69544866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     70882267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     73557069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     72219668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     72219668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     72219668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     72219668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     66870063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1846951143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33435032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33435032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33435032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       797091152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       592468759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        68207464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        68207464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        68207464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        68207464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        68207464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        24073223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        69544866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        69544866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        69544866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        70882267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        73557069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        25410624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        72219668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        72219668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        24073223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        72219668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        72219668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        22735821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        66870063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        24073223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2820579262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        34                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47845500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     37                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.294537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.928683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.705991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          199     47.27%     47.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72     17.10%     64.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      6.89%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      4.75%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      3.33%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.85%     82.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.38%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      2.14%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56     13.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          421                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     82831500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               121231500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40445.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59195.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2739.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2788.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22675.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2880360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1571625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14274000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31870125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               243000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               53890470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1146.636240                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1020500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45266000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   279720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   152625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1505400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26632395                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4824750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36446250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.823533                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7873250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37558000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 11361                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            8831                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             986                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               8374                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4808                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           57.415811                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   982                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                374                       # Number of system calls
system.cpu00.numCycles                          95709                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            20556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        63766                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     11361                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5790                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       37834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2117                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7273                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 619                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            59452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.238428                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.628838                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  46558     78.31%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   1020      1.72%     80.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1346      2.26%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    788      1.33%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   1190      2.00%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    662      1.11%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   1231      2.07%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1161      1.95%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5496      9.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              59452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.118704                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.666249                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  16055                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               32510                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    7577                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                2555                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  755                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1125                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                63562                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1166                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  755                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  17340                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  4030                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14128                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    8780                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               14419                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                61275                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  91                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 4560                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  159                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 9413                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             70114                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              290814                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          79809                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               45982                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  24132                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          164                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   12563                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               8649                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              9271                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             560                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            435                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    58301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               306                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   44132                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2077                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         19070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        70267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        59452                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.742313                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.939958                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             35897     60.38%     60.38% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              2978      5.01%     65.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             20577     34.61%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         59452                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               28766     65.18%     65.18% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1357      3.07%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.26% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6552     14.85%     83.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7454     16.89%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                44132                       # Type of FU issued
system.cpu00.iq.rate                         0.461106                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           149737                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           77681                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        43042                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                44104                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             68                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3450                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         2182                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  755                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2656                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                1094                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             58615                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              97                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                8649                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               9271                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1068                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          186                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          536                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                722                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               43678                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                6356                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             454                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      13681                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   6259                       # Number of branches executed
system.cpu00.iew.exec_stores                     7325                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.456363                       # Inst execution rate
system.cpu00.iew.wb_sent                        43276                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       43070                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   25810                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   59260                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.450010                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.435538                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         19081                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           222                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             683                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        56570                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.698904                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.396506                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        39312     69.49%     69.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         6124     10.83%     80.32% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         7166     12.67%     92.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1341      2.37%     95.36% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          530      0.94%     96.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          763      1.35%     97.64% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          701      1.24%     98.88% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          147      0.26%     99.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          486      0.86%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        56570                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              33603                       # Number of instructions committed
system.cpu00.commit.committedOps                39537                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        12288                       # Number of memory references committed
system.cpu00.commit.loads                        5199                       # Number of loads committed
system.cpu00.commit.membars                       118                       # Number of memory barriers committed
system.cpu00.commit.branches                     5567                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   34592                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                352                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          25925     65.57%     65.57% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.34%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     68.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     68.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.92% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.92% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          5199     13.15%     82.07% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7089     17.93%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           39537                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 486                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     114077                       # The number of ROB reads
system.cpu00.rob.rob_writes                    120129                       # The number of ROB writes
system.cpu00.timesIdled                           400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         36257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     33603                       # Number of Instructions Simulated
system.cpu00.committedOps                       39537                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.848228                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.848228                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.351096                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.351096                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  55653                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 25274                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  148951                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  24762                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 15230                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              40                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         224.453465                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              9588                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           24.273418                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   224.453465                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.219193                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.219193                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.346680                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           26672                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          26672                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5795                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5795                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3692                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3692                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         9487                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           9487                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         9490                       # number of overall hits
system.cpu00.dcache.overall_hits::total          9490                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          269                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          269                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3245                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3245                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3514                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3514                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3514                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3514                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     15375749                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     15375749                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    187856223                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    187856223                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       127250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       127250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37498                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37498                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    203231972                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    203231972                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    203231972                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    203231972                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         6064                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         6064                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6937                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6937                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        13001                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        13001                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        13004                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        13004                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.044360                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.044360                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.467781                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.467781                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.270287                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.270287                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.270225                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.270225                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 57158.918216                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 57158.918216                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 57890.977812                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 57890.977812                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 42416.666667                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 42416.666667                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 57834.937962                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 57834.937962                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 57834.937962                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 57834.937962                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.800000                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          108                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2954                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2954                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3062                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3062                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3062                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3062                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          291                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          291                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            3                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          452                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          452                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10006750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10006750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     18376002                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     18376002                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        25502                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        25502                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     28382752                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     28382752                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     28382752                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     28382752                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.026550                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.026550                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.041949                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.041949                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.034767                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.034767                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.034759                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.034759                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 62153.726708                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 62153.726708                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 63147.773196                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 63147.773196                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  8500.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 62793.699115                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 62793.699115                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 62793.699115                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 62793.699115                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             221                       # number of replacements
system.cpu00.icache.tags.tagsinuse         263.052318                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              6504                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             596                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           10.912752                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   263.052318                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.513774                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.513774                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15142                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15142                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         6504                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          6504                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         6504                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           6504                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         6504                       # number of overall hits
system.cpu00.icache.overall_hits::total          6504                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          769                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          769                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          769                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          769                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          769                       # number of overall misses
system.cpu00.icache.overall_misses::total          769                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     44208500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     44208500                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     44208500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     44208500                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     44208500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     44208500                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7273                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7273                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7273                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7273                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7273                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7273                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.105734                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.105734                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.105734                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.105734                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.105734                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.105734                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57488.296489                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57488.296489                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57488.296489                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57488.296489                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57488.296489                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57488.296489                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          172                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          172                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          597                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          597                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          597                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          597                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     34323250                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     34323250                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     34323250                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     34323250                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     34323250                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     34323250                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.082084                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.082084                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.082084                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.082084                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.082084                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.082084                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57492.881072                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57492.881072                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57492.881072                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57492.881072                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57492.881072                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57492.881072                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  8645                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            8111                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             144                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               6598                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  4478                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.869051                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   223                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          26931                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             3087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        39936                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      8645                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             4701                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       18843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   367                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    1683                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            22152                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.897707                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.269280                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  16076     72.57%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    308      1.39%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    116      0.52%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    275      1.24%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    194      0.88%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    266      1.20%     77.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    188      0.85%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    393      1.77%     80.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   4336     19.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              22152                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.321006                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.482901                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2985                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               13889                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    1421                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3701                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  156                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                245                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                38442                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  156                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   4312                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1299                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2743                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    3754                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                9888                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                37749                       # Number of instructions processed by rename
system.cpu01.rename.IQFullEvents                 9681                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  126                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands             63355                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              183285                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          52114                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               55939                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   7412                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   18192                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               5908                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1076                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             357                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            169                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    37188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   33846                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             570                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        19253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        22152                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.527898                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.835717                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4975     22.46%     22.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               508      2.29%     24.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             16669     75.25%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         22152                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               26614     78.63%     78.63% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      2.28%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               5686     16.80%     97.71% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               774      2.29%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                33846                       # Type of FU issued
system.cpu01.iq.rate                         1.256767                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            90412                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           42050                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        33255                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                33846                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          866                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          365                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          354                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  156                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   605                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 463                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             37288                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                5908                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1076                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 454                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               33736                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                5614                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             108                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       6379                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   7126                       # Number of branches executed
system.cpu01.iew.exec_stores                      765                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.252683                       # Inst execution rate
system.cpu01.iew.wb_sent                        33301                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       33255                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   24535                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   48209                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.234822                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.508930                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4685                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             117                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        21483                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.514081                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.791794                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         7198     33.51%     33.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7508     34.95%     68.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1957      9.11%     77.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2116      9.85%     87.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          135      0.63%     88.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2024      9.42%     97.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           71      0.33%     97.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          121      0.56%     98.36% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          353      1.64%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        21483                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              31499                       # Number of instructions committed
system.cpu01.commit.committedOps                32527                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         5753                       # Number of memory references committed
system.cpu01.commit.loads                        5042                       # Number of loads committed
system.cpu01.commit.membars                        41                       # Number of memory barriers committed
system.cpu01.commit.branches                     7020                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   25684                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                109                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          26003     79.94%     79.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      2.37%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          5042     15.50%     97.81% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          711      2.19%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           32527                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 353                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      57926                       # The number of ROB reads
system.cpu01.rob.rob_writes                     75172                       # The number of ROB writes
system.cpu01.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          4779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      68777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     31499                       # Number of Instructions Simulated
system.cpu01.committedOps                       32527                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.854980                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.854980                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.169619                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.169619                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  46194                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 16073                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  116763                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  40927                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  6868                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          10.295890                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              5754                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           92.806452                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    10.295890                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.010055                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.010055                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           11969                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          11969                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         5086                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5086                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          670                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          670                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         5756                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           5756                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         5758                       # number of overall hits
system.cpu01.dcache.overall_hits::total          5758                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          139                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           13                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          164                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          164                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          165                       # number of overall misses
system.cpu01.dcache.overall_misses::total          165                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      6671196                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      6671196                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3222992                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3222992                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       318991                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       318991                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      9894188                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      9894188                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      9894188                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      9894188                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         5225                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         5225                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          695                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          695                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         5920                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         5920                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         5923                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         5923                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.026603                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.026603                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.035971                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.035971                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.027703                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027703                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.027858                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027858                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 47994.215827                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 47994.215827                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 128919.680000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 128919.680000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 24537.769231                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 24537.769231                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 60330.414634                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 60330.414634                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 59964.775758                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 59964.775758                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          430                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    15.357143                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           76                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           91                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           91                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           63                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           13                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           73                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           74                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      2548777                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      2548777                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1015254                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1015254                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       277009                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       277009                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      3564031                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      3564031                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      3573031                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      3573031                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.012057                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.012057                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.012331                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.012331                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.012494                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.012494                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 40456.777778                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 40456.777778                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 101525.400000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 101525.400000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 21308.384615                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21308.384615                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 48822.342466                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 48822.342466                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 48284.202703                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 48284.202703                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          11.006489                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1612                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           31.607843                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    11.006489                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.021497                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.021497                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3417                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3417                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1612                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1612                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1612                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1612                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1612                       # number of overall hits
system.cpu01.icache.overall_hits::total          1612                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           71                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           71                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           71                       # number of overall misses
system.cpu01.icache.overall_misses::total           71                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6566000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6566000                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6566000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6566000                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6566000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6566000                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1683                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1683                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1683                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1683                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1683                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1683                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.042187                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.042187                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.042187                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.042187                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.042187                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.042187                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 92478.873239                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 92478.873239                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 92478.873239                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 92478.873239                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 92478.873239                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 92478.873239                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           20                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           20                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5036500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5036500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5036500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5036500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5036500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5036500                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.030303                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.030303                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.030303                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.030303                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.030303                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.030303                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 98754.901961                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 98754.901961                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 98754.901961                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 98754.901961                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 98754.901961                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 98754.901961                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  8617                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            8085                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             143                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               6766                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  4459                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           65.903045                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   221                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          26404                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             3185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        39781                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      8617                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             4680                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18137                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   365                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    1661                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            21526                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.945275                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.297636                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  15479     71.91%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    307      1.43%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    116      0.54%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    267      1.24%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    204      0.95%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    251      1.17%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    191      0.89%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    371      1.72%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   4340     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              21526                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.326352                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.506628                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2962                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               13291                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    1410                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3708                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  155                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                244                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                38387                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  155                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   4284                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1488                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2003                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    3748                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                9848                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                37692                       # Number of instructions processed by rename
system.cpu02.rename.IQFullEvents                 9678                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                   84                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             63314                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              183014                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          52067                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               55927                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   7384                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   18401                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               5895                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1059                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             350                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            155                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    37140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                85                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   33791                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             578                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        19190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        21526                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.569776                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.809086                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4407     20.47%     20.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               447      2.08%     22.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             16672     77.45%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         21526                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               26591     78.69%     78.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      2.28%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.98% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               5668     16.77%     97.75% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               760      2.25%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                33791                       # Type of FU issued
system.cpu02.iq.rate                         1.279768                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            89684                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           41951                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        33210                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                33791                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          858                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          357                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  155                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   732                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 558                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             37228                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                5895                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1059                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 539                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               33677                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                5592                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             112                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       6343                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   7120                       # Number of branches executed
system.cpu02.iew.exec_stores                      751                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.275451                       # Inst execution rate
system.cpu02.iew.wb_sent                        33255                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       33210                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   24552                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   48288                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.257764                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.508449                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4658                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        20862                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.558144                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.804832                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         6671     31.98%     31.98% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         7405     35.50%     67.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1961      9.40%     76.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2124     10.18%     87.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           46      0.22%     87.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2116     10.14%     97.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           70      0.34%     97.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          129      0.62%     98.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          340      1.63%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        20862                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              31478                       # Number of instructions committed
system.cpu02.commit.committedOps                32506                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         5739                       # Number of memory references committed
system.cpu02.commit.loads                        5037                       # Number of loads committed
system.cpu02.commit.membars                        41                       # Number of memory barriers committed
system.cpu02.commit.branches                     7016                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   25667                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                109                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          25996     79.97%     79.97% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      2.37%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          5037     15.50%     97.84% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          702      2.16%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           32506                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 340                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      57270                       # The number of ROB reads
system.cpu02.rob.rob_writes                     75057                       # The number of ROB writes
system.cpu02.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          4878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      69304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     31478                       # Number of Instructions Simulated
system.cpu02.committedOps                       32506                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.838808                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.838808                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.192168                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.192168                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  46130                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 16039                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  116532                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  40924                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  6825                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          10.296172                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              5751                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           91.285714                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    10.296172                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.010055                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.010055                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           11938                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          11938                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         5080                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5080                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          670                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          670                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data         5750                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           5750                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         5752                       # number of overall hits
system.cpu02.dcache.overall_hits::total          5752                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          144                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           25                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            5                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          169                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          169                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          170                       # number of overall misses
system.cpu02.dcache.overall_misses::total          170                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      7517670                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      7517670                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3692990                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3692990                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       143501                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       143501                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     11210660                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     11210660                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     11210660                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     11210660                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5224                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5224                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          695                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          695                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         5919                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         5919                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         5922                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         5922                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.027565                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.027565                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.035971                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.035971                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.028552                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.028552                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.028707                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.028707                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 52206.041667                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 52206.041667                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 147719.600000                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 147719.600000                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 28700.200000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 28700.200000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 66335.266272                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 66335.266272                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 65945.058824                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 65945.058824                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    19.392857                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets           57                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           81                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           15                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           96                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           96                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            5                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           74                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      2933033                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      2933033                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1200005                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1200005                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       127499                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       127499                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      4133038                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      4133038                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      4142038                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      4142038                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.012060                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.012060                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.012333                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.012333                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.012496                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.012496                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 46556.079365                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 46556.079365                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 120000.500000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 120000.500000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 25499.800000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25499.800000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 56616.958904                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 56616.958904                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 55973.486486                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 55973.486486                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          10.784314                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1590                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           31.176471                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    10.784314                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.021063                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.021063                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3373                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3373                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1590                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1590                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1590                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1590                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1590                       # number of overall hits
system.cpu02.icache.overall_hits::total          1590                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           71                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           71                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           71                       # number of overall misses
system.cpu02.icache.overall_misses::total           71                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      6290250                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      6290250                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      6290250                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      6290250                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      6290250                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      6290250                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1661                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1661                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1661                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1661                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1661                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1661                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.042745                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.042745                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.042745                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.042745                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.042745                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.042745                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 88595.070423                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 88595.070423                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 88595.070423                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 88595.070423                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 88595.070423                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 88595.070423                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           20                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           20                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      4901000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      4901000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      4901000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      4901000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      4901000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      4901000                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.030704                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.030704                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.030704                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.030704                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.030704                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.030704                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 96098.039216                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 96098.039216                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 96098.039216                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 96098.039216                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 96098.039216                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 96098.039216                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7902                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            7377                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             145                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5944                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  4107                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           69.094886                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   216                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          26081                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             3168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        36910                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7902                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             4323                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       17532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   363                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1655                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            20903                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.863369                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.242192                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  15232     72.87%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    297      1.42%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    118      0.56%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    267      1.28%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    201      0.96%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    246      1.18%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    190      0.91%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    374      1.79%     80.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   3978     19.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              20903                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.302979                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.415206                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2844                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               13141                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    1387                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3377                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  154                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                243                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                35604                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  154                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   4051                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1650                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2542                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    3511                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                8995                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                34907                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 8797                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  119                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             58104                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              169445                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          48223                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               50858                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   7243                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   16718                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               5537                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1047                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             347                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            165                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    34317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   31065                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             588                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        18895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        20903                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.486150                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.860629                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5130     24.54%     24.54% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               481      2.30%     26.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             15292     73.16%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         20903                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               24239     78.03%     78.03% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                772      2.49%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.51% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               5334     17.17%     97.68% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               720      2.32%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                31065                       # Type of FU issued
system.cpu03.iq.rate                         1.191097                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            83619                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39107                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        30446                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                31065                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          872                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          386                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  154                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   724                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 518                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             34411                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                5537                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1047                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 504                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                129                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               30953                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                5264                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             110                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       5974                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   6459                       # Number of branches executed
system.cpu03.iew.exec_stores                      710                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.186803                       # Inst execution rate
system.cpu03.iew.wb_sent                        30491                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       30446                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   22512                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   44115                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.167363                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.510303                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4631                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        20242                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.468037                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.803961                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         7315     36.14%     36.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6742     33.31%     69.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1809      8.94%     78.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1908      9.43%     87.81% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           55      0.27%     88.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1879      9.28%     97.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           69      0.34%     97.70% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          117      0.58%     98.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          348      1.72%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        20242                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              28766                       # Number of instructions committed
system.cpu03.commit.committedOps                29716                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         5326                       # Number of memory references committed
system.cpu03.commit.loads                        4665                       # Number of loads committed
system.cpu03.commit.membars                        39                       # Number of memory barriers committed
system.cpu03.commit.branches                     6344                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   23535                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                101                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          23619     79.48%     79.48% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      2.59%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.08% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4665     15.70%     97.78% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          661      2.22%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29716                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 348                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      53864                       # The number of ROB reads
system.cpu03.rob.rob_writes                     69420                       # The number of ROB writes
system.cpu03.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      69627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28766                       # Number of Instructions Simulated
system.cpu03.committedOps                       29716                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.906661                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.906661                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.102949                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.102949                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  42421                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 14930                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  107280                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  37015                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  6426                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           9.973116                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              5321                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           85.822581                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     9.973116                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.009739                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.009739                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           11118                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          11118                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         4699                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4699                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          621                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          621                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         5320                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           5320                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         5322                       # number of overall hits
system.cpu03.dcache.overall_hits::total          5322                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          149                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           25                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           11                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          174                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          175                       # number of overall misses
system.cpu03.dcache.overall_misses::total          175                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      9202878                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      9202878                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      4128492                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      4128492                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       219985                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       219985                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     13331370                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     13331370                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     13331370                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     13331370                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         4848                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4848                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          646                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          646                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         5494                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         5494                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         5497                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         5497                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.030734                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.030734                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.038700                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.038700                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.031671                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.031671                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.031836                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.031836                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 61764.281879                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 61764.281879                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 165139.680000                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 165139.680000                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 19998.636364                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 19998.636364                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6249.833333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6249.833333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 76617.068966                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 76617.068966                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 76179.257143                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 76179.257143                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    19.464286                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          302                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           87                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           15                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          102                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          102                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           62                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           72                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           73                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      2838294                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      2838294                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1241254                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1241254                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       181515                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       181515                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      4079548                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      4079548                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      4089048                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      4089048                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.015480                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.015480                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013105                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013105                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013280                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013280                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 45778.935484                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 45778.935484                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 124125.400000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 124125.400000                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 16501.363636                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16501.363636                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 56660.388889                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 56660.388889                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 56014.356164                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 56014.356164                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          10.536205                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1583                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           31.039216                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.536205                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.020579                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.020579                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3361                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3361                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1583                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1583                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1583                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1583                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1583                       # number of overall hits
system.cpu03.icache.overall_hits::total          1583                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           72                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           72                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           72                       # number of overall misses
system.cpu03.icache.overall_misses::total           72                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      6612000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      6612000                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      6612000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      6612000                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      6612000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      6612000                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1655                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1655                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1655                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1655                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1655                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1655                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.043505                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.043505                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.043505                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.043505                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.043505                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.043505                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 91833.333333                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 91833.333333                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 91833.333333                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 91833.333333                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 91833.333333                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 91833.333333                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           21                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           21                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5098000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5098000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5098000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5098000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5098000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5098000                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.030816                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.030816                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.030816                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.030816                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.030816                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.030816                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 99960.784314                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 99960.784314                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 99960.784314                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 99960.784314                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 99960.784314                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 99960.784314                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  8040                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            7514                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             145                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5852                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  4171                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           71.274778                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   216                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          25489                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             3184                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        37479                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      8040                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             4387                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       16985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   363                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1654                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            20372                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.940359                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.288096                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  14629     71.81%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    294      1.44%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    123      0.60%     73.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    268      1.32%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    197      0.97%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    245      1.20%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    192      0.94%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    372      1.83%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4052     19.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              20372                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.315430                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.470399                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2871                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12505                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    1394                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3448                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  154                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                251                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                36192                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  154                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   4103                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1308                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2105                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    3564                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                9138                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                35508                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 8950                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   87                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands             59207                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              172373                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          49026                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               51890                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   7314                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   16988                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               5626                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1046                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             349                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            165                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    34918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   31534                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             583                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        19055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        20372                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.547909                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.823130                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4378     21.49%     21.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               454      2.23%     23.72% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             15540     76.28%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         20372                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               24731     78.43%     78.43% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      2.45%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.87% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               5316     16.86%     97.73% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               715      2.27%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                31534                       # Type of FU issued
system.cpu04.iq.rate                         1.237161                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            84021                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39761                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        31006                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                31534                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          896                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          287                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  154                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   603                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 395                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             35008                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                5626                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1046                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 384                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                129                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               31422                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                5245                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             110                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       5948                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   6599                       # Number of branches executed
system.cpu04.iew.exec_stores                      703                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.232767                       # Inst execution rate
system.cpu04.iew.wb_sent                        31051                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       31006                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   22941                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   44985                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.216446                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.509970                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4685                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        19705                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.535448                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.811755                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         6525     33.11%     33.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         6872     34.87%     67.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1837      9.32%     77.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1957      9.93%     87.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           82      0.42%     87.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1896      9.62%     97.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           70      0.36%     97.64% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          117      0.59%     98.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          349      1.77%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        19705                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29306                       # Number of instructions committed
system.cpu04.commit.committedOps                30256                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         5384                       # Number of memory references committed
system.cpu04.commit.loads                        4730                       # Number of loads committed
system.cpu04.commit.membars                        39                       # Number of memory barriers committed
system.cpu04.commit.branches                     6481                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   23938                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                101                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          24101     79.66%     79.66% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      2.55%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.21% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4730     15.63%     97.84% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          654      2.16%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           30256                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 349                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      53920                       # The number of ROB reads
system.cpu04.rob.rob_writes                     70618                       # The number of ROB writes
system.cpu04.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      70219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     29306                       # Number of Instructions Simulated
system.cpu04.committedOps                       30256                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.869754                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.869754                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.149751                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.149751                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  43090                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 15139                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  108882                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  37868                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  6486                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          10.257690                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              5407                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           85.825397                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    10.257690                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.010017                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.010017                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           11266                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          11266                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4785                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4785                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          621                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          621                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            2                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         5406                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           5406                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         5408                       # number of overall hits
system.cpu04.dcache.overall_hits::total          5408                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          150                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           25                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          175                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          175                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          176                       # number of overall misses
system.cpu04.dcache.overall_misses::total          176                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      7596938                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      7596938                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3729493                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3729493                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        59994                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        59994                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        38499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        89000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        89000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     11326431                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     11326431                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     11326431                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     11326431                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         4935                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4935                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          646                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          646                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         5581                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         5581                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         5584                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         5584                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.030395                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.030395                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.038700                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.038700                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.031356                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.031356                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.031519                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.031519                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 50646.253333                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 50646.253333                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 149179.720000                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 149179.720000                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 14998.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 14998.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  9624.750000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  9624.750000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 64722.462857                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 64722.462857                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 64354.721591                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 64354.721591                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs          346                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    13.307692                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          217                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           87                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          102                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          102                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           63                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            4                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           73                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           74                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      2412525                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      2412525                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1132503                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1132503                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        47006                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        47006                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        85500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        85500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      3545028                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      3545028                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      3554028                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      3554028                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.012766                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.012766                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.015480                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.015480                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.013080                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.013080                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.013252                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.013252                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 38294.047619                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 38294.047619                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 113250.300000                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 113250.300000                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11751.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11751.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 48562.027397                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 48562.027397                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 48027.405405                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 48027.405405                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          10.319420                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1582                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           31.019608                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    10.319420                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.020155                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.020155                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3359                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3359                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1582                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1582                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1582                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1582                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1582                       # number of overall hits
system.cpu04.icache.overall_hits::total          1582                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           72                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           72                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           72                       # number of overall misses
system.cpu04.icache.overall_misses::total           72                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      6939250                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      6939250                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      6939250                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      6939250                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      6939250                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      6939250                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1654                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1654                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1654                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1654                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1654                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1654                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.043531                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.043531                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.043531                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.043531                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.043531                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.043531                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 96378.472222                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 96378.472222                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 96378.472222                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 96378.472222                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 96378.472222                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 96378.472222                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          192                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5372000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5372000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5372000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5372000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5372000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5372000                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.030834                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.030834                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.030834                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.030834                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.030834                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.030834                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 105333.333333                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 105333.333333                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 105333.333333                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 105333.333333                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 105333.333333                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 105333.333333                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7102                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6613                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5254                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3690                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           70.232204                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   193                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          24983                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             3174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        33665                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7102                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3883                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       16391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   345                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1576                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            19759                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.799433                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.207143                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  14631     74.05%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    207      1.05%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    115      0.58%     75.68% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    247      1.25%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    183      0.93%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    236      1.19%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    176      0.89%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    303      1.53%     81.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   3661     18.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              19759                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.284273                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.347516                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2677                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12602                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    1269                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3066                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                32470                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3773                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  1440                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3030                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    3196                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                8175                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                31837                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 7962                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  126                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             52640                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              154565                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          44114                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               46113                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   6516                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   15206                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               5095                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               973                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             290                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            140                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    31237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                85                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   28275                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             548                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        17339                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        19759                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.430993                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.888559                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              5377     27.21%     27.21% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               489      2.47%     29.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             13893     70.31%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         19759                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               21944     77.61%     77.61% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      2.73%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.34% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               4912     17.37%     97.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               647      2.29%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                28275                       # Type of FU issued
system.cpu05.iq.rate                         1.131770                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            76855                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           35654                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        27690                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                28275                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          825                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          399                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          361                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   671                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 534                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             31325                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                5095                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                973                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 511                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                126                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               28174                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                4847                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              99                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       5483                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5822                       # Number of branches executed
system.cpu05.iew.exec_stores                      636                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.127727                       # Inst execution rate
system.cpu05.iew.wb_sent                        27729                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       27690                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   20546                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   40088                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.108354                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.512522                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4263                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             114                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        19142                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.410406                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.791549                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         7385     38.58%     38.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         6137     32.06%     70.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1648      8.61%     79.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1734      9.06%     88.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           74      0.39%     88.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1677      8.76%     97.46% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           56      0.29%     97.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          102      0.53%     98.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          329      1.72%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        19142                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              26193                       # Number of instructions committed
system.cpu05.commit.committedOps                26998                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         4844                       # Number of memory references committed
system.cpu05.commit.loads                        4270                       # Number of loads committed
system.cpu05.commit.membars                        34                       # Number of memory barriers committed
system.cpu05.commit.branches                     5715                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   21421                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 86                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          21383     79.20%     79.20% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      2.86%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.06% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4270     15.82%     97.87% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          574      2.13%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           26998                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 329                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      49762                       # The number of ROB reads
system.cpu05.rob.rob_writes                     63204                       # The number of ROB writes
system.cpu05.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      70725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     26193                       # Number of Instructions Simulated
system.cpu05.committedOps                       26998                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.953804                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.953804                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.048433                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.048433                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  38742                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 13741                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   97752                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  33348                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  5920                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           9.847683                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              4833                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           76.714286                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     9.847683                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.009617                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.009617                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           10155                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          10155                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4301                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4301                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          531                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          531                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         4832                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           4832                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         4834                       # number of overall hits
system.cpu05.dcache.overall_hits::total          4834                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          149                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           25                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           14                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            7                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          174                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          175                       # number of overall misses
system.cpu05.dcache.overall_misses::total          175                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      7786442                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      7786442                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3938496                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3938496                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       293987                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       293987                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       140500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       140500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     11724938                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     11724938                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     11724938                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     11724938                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         4450                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4450                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         5006                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         5006                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         5009                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         5009                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.033483                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.033483                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.044964                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.044964                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.034758                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.034758                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.034937                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.034937                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data        52258                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total        52258                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 157539.840000                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 157539.840000                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 20999.071429                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 20999.071429                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 67384.701149                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 67384.701149                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 66999.645714                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 66999.645714                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          553                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.068966                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           86                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           15                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          101                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          101                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           63                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           73                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           74                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      2960779                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      2960779                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1250752                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1250752                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       247513                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       247513                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       128500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      4211531                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      4211531                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      4220531                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      4220531                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.014157                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.014157                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.014583                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.014583                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.014773                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.014773                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 46996.492063                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 46996.492063                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 125075.200000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 125075.200000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 17679.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17679.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 57692.205479                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 57692.205479                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 57034.202703                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 57034.202703                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          10.011228                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1504                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           29.490196                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    10.011228                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.019553                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.019553                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3203                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3203                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1504                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1504                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1504                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1504                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1504                       # number of overall hits
system.cpu05.icache.overall_hits::total          1504                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           72                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           72                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           72                       # number of overall misses
system.cpu05.icache.overall_misses::total           72                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7259250                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7259250                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7259250                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7259250                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7259250                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7259250                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1576                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1576                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1576                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1576                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1576                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1576                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.045685                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.045685                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.045685                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.045685                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.045685                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.045685                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 100822.916667                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 100822.916667                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 100822.916667                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 100822.916667                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 100822.916667                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 100822.916667                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          177                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           21                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           21                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           21                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           51                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           51                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5730250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5730250                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5730250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5730250                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5730250                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5730250                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.032360                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.032360                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.032360                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.032360                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.032360                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.032360                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 112357.843137                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 112357.843137                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 112357.843137                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 112357.843137                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 112357.843137                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 112357.843137                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  7161                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            6667                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               5093                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3710                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           72.845081                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   202                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          24232                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             3086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        33867                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      7161                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3912                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       15722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   349                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    1598                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            19004                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.882551                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.249827                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  13777     72.50%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    286      1.50%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    116      0.61%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    237      1.25%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    174      0.92%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    239      1.26%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    183      0.96%     78.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    378      1.99%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   3614     19.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              19004                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.295518                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.397615                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2729                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               11743                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    1300                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3085                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  147                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                234                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                32740                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  147                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3831                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1137                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2468                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    3244                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                8177                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                32131                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 8000                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                   84                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             53121                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              155950                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          44445                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               46311                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   6803                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   15191                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               5167                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               983                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             304                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            132                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    31558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                88                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   28391                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             552                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        17945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        19004                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.493949                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.854835                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4568     24.04%     24.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               481      2.53%     26.57% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             13955     73.43%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         19004                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               22084     77.79%     77.79% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      2.72%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.50% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               4877     17.18%     97.68% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               658      2.32%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                28391                       # Type of FU issued
system.cpu06.iq.rate                         1.171633                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            76336                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           36152                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        27880                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                28391                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          867                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          281                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  147                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   545                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 312                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             31649                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                5167                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                983                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               47                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 308                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               28287                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                4811                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             102                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       5456                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5853                       # Number of branches executed
system.cpu06.iew.exec_stores                      645                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.167341                       # Inst execution rate
system.cpu06.iew.wb_sent                        27921                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       27880                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   20675                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   40369                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.150545                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.512150                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4471                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             115                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        18368                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.477951                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.809533                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         6550     35.66%     35.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         6170     33.59%     69.25% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1664      9.06%     78.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1733      9.43%     87.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           91      0.50%     88.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1655      9.01%     97.25% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           62      0.34%     97.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          105      0.57%     98.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          338      1.84%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        18368                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              26308                       # Number of instructions committed
system.cpu06.commit.committedOps                27147                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         4892                       # Number of memory references committed
system.cpu06.commit.loads                        4300                       # Number of loads committed
system.cpu06.commit.membars                        35                       # Number of memory barriers committed
system.cpu06.commit.branches                     5743                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   21549                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 90                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          21484     79.14%     79.14% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      2.84%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4300     15.84%     97.82% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          592      2.18%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           27147                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 338                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      49323                       # The number of ROB reads
system.cpu06.rob.rob_writes                     63903                       # The number of ROB writes
system.cpu06.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      71476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     26308                       # Number of Instructions Simulated
system.cpu06.committedOps                       27147                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.921089                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.921089                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.085672                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.085672                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  38888                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 13856                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   98217                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  33527                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  5986                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          10.015464                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              4892                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           77.650794                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    10.015464                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.009781                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.009781                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           10276                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          10276                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4345                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4345                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          546                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          546                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         4891                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4891                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         4893                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4893                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          151                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           28                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           15                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          179                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          180                       # number of overall misses
system.cpu06.dcache.overall_misses::total          180                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      7241634                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      7241634                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3515496                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3515496                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       284482                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       284482                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       141499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       141499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     10757130                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     10757130                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     10757130                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     10757130                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4496                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4496                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          574                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          574                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         5070                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         5070                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         5073                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         5073                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.033585                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.033585                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.048780                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.048780                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.035306                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.035306                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.035482                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.035482                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 47957.841060                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 47957.841060                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 125553.428571                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 125553.428571                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 18965.466667                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 18965.466667                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         7500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 60095.698324                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 60095.698324                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 59761.833333                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 59761.833333                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          302                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              22                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    13.727273                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           88                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          106                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          106                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           63                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           73                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           74                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      2314526                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      2314526                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1085502                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1085502                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       235018                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       235018                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       134001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       134001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3400028                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3400028                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3409028                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3409028                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.014012                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.014012                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.014398                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.014398                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.014587                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.014587                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 36738.507937                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 36738.507937                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 108550.200000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 108550.200000                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9000                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 15667.866667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15667.866667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5700                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 46575.726027                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 46575.726027                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 46067.945946                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 46067.945946                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.867421                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1524                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           29.307692                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.867421                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.019272                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.019272                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3248                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3248                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1524                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1524                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1524                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1524                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1524                       # number of overall hits
system.cpu06.icache.overall_hits::total          1524                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           74                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           74                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           74                       # number of overall misses
system.cpu06.icache.overall_misses::total           74                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7232750                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7232750                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7232750                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7232750                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7232750                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7232750                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1598                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1598                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1598                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1598                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1598                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1598                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.046308                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.046308                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.046308                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.046308                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.046308                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.046308                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 97739.864865                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 97739.864865                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 97739.864865                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 97739.864865                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 97739.864865                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 97739.864865                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          182                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           22                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           22                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           52                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           52                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5391500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5391500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5391500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5391500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5391500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5391500                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.032541                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.032541                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.032541                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.032541                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.032541                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.032541                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 103682.692308                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 103682.692308                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 103682.692308                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 103682.692308                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 103682.692308                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 103682.692308                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6895                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            6406                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             140                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               4901                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3575                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           72.944297                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          23715                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             3060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        32804                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6895                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3760                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       15342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    1579                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            18595                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.862813                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.234573                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  13521     72.71%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    277      1.49%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    109      0.59%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    247      1.33%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    167      0.90%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    237      1.27%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    177      0.95%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    392      2.11%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   3468     18.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              18595                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.290744                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.383260                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2671                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               11558                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    1260                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2962                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  144                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                224                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                31602                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  144                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3736                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1468                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2236                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    3117                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                7894                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                30989                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 7705                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                   97                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             51162                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              150462                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          42955                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               44557                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   6602                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               54                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   14758                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               4998                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               930                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             295                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    30414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   27495                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             539                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        17199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        18595                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.478623                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.863624                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4614     24.81%     24.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               467      2.51%     27.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             13514     72.68%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         18595                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               21257     77.31%     77.31% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      2.81%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.12% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               4836     17.59%     97.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               630      2.29%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                27495                       # Type of FU issued
system.cpu07.iq.rate                         1.159393                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            74122                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           34841                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        26882                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                27495                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          835                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          360                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  144                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   633                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 501                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             30499                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                4998                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                930                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 487                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               27388                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                4769                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             105                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       5389                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5615                       # Number of branches executed
system.cpu07.iew.exec_stores                      620                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.154881                       # Inst execution rate
system.cpu07.iew.wb_sent                        26920                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       26882                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   19950                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   38894                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.133544                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.512933                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4277                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             113                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        17982                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.454677                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.813024                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         6642     36.94%     36.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5899     32.81%     69.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1614      8.98%     78.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1655      9.20%     87.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           60      0.33%     88.25% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1619      9.00%     97.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           57      0.32%     97.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           99      0.55%     98.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          337      1.87%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        17982                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              25353                       # Number of instructions committed
system.cpu07.commit.committedOps                26158                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         4733                       # Number of memory references committed
system.cpu07.commit.loads                        4163                       # Number of loads committed
system.cpu07.commit.membars                        34                       # Number of memory barriers committed
system.cpu07.commit.branches                     5506                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   20790                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 86                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          20654     78.96%     78.96% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      2.95%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4163     15.91%     97.82% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          570      2.18%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           26158                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 337                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      47768                       # The number of ROB reads
system.cpu07.rob.rob_writes                     61548                       # The number of ROB writes
system.cpu07.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      71993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     25353                       # Number of Instructions Simulated
system.cpu07.committedOps                       26158                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.935392                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.935392                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.069070                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.069070                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  37686                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 13436                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   95079                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  32185                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  5803                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           9.767046                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              4725                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                  75                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     9.767046                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.009538                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.009538                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            9935                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           9935                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         4196                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4196                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          528                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          528                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         4724                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           4724                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         4726                       # number of overall hits
system.cpu07.dcache.overall_hits::total          4726                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          152                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           28                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           12                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          180                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          180                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          181                       # number of overall misses
system.cpu07.dcache.overall_misses::total          181                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      8241820                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      8241820                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      4108742                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      4108742                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       240984                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       240984                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       116000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       116000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     12350562                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     12350562                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     12350562                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     12350562                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         4348                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4348                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         4904                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         4904                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         4907                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         4907                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.034959                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.034959                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.050360                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.050360                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.036705                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.036705                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.036886                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.036886                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 54222.500000                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 54222.500000                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 146740.785714                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 146740.785714                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        20082                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        20082                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         7500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 68614.233333                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 68614.233333                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 68235.149171                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 68235.149171                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          511                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    18.250000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           89                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          107                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          107                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           63                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           73                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           74                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      2753051                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      2753051                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1261754                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1261754                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       200516                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       200516                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      4014805                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      4014805                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      4024305                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      4024305                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.014489                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.014489                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.014886                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.014886                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.015080                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.015080                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 43699.222222                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 43699.222222                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 126175.400000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 126175.400000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 16709.666667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16709.666667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5700                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 54997.328767                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 54997.328767                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 54382.500000                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 54382.500000                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           9.691667                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1504                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           28.923077                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     9.691667                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.018929                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.018929                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3210                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3210                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1504                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1504                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1504                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1504                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1504                       # number of overall hits
system.cpu07.icache.overall_hits::total          1504                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           75                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           75                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           75                       # number of overall misses
system.cpu07.icache.overall_misses::total           75                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7687000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7687000                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7687000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7687000                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7687000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7687000                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1579                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1579                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1579                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1579                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1579                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1579                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.047498                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.047498                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.047498                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.047498                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.047498                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.047498                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 102493.333333                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 102493.333333                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 102493.333333                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 102493.333333                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 102493.333333                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 102493.333333                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           23                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           23                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           52                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           52                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5561000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5561000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5561000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5561000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5561000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5561000                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.032932                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.032932                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.032932                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.032932                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.032932                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.032932                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 106942.307692                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 106942.307692                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 106942.307692                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 106942.307692                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 106942.307692                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 106942.307692                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  6749                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            6268                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             143                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               4541                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  3487                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           76.789253                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   183                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          22945                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             3210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        32258                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      6749                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             3670                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       14349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    1562                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            17761                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.917460                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.268821                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  12791     72.02%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    263      1.48%     73.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    108      0.61%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    225      1.27%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    164      0.92%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    243      1.37%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    169      0.95%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    367      2.07%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   3431     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              17761                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.294138                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.405884                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2672                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               10788                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    1240                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2916                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                220                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                31062                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3708                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   924                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2129                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    3085                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                7770                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                30455                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 7547                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  168                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             50216                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              147873                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          42255                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               43796                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   6420                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   14432                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               4900                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               899                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             259                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    29848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   26847                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             509                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        16732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        17761                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.511570                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.843959                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4106     23.12%     23.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               463      2.61%     25.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             13192     74.28%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         17761                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               20883     77.79%     77.79% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                772      2.88%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               4587     17.09%     97.75% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               605      2.25%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                26847                       # Type of FU issued
system.cpu08.iq.rate                         1.170059                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            71962                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           34151                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        26409                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                26847                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          805                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          349                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   466                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 299                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             29933                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                4900                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                899                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 298                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               26744                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                4525                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             101                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       5120                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   5518                       # Number of branches executed
system.cpu08.iew.exec_stores                      595                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.165570                       # Inst execution rate
system.cpu08.iew.wb_sent                        26449                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       26409                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   19657                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   38342                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.150970                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.512675                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4153                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        17163                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.497990                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.817393                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         6000     34.96%     34.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5801     33.80%     68.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1590      9.26%     78.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1650      9.61%     87.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           61      0.36%     87.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1583      9.22%     97.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           52      0.30%     97.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          100      0.58%     98.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8          326      1.90%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        17163                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              24934                       # Number of instructions committed
system.cpu08.commit.committedOps                25710                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         4645                       # Number of memory references committed
system.cpu08.commit.loads                        4095                       # Number of loads committed
system.cpu08.commit.membars                        33                       # Number of memory barriers committed
system.cpu08.commit.branches                     5405                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   20438                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 83                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          20294     78.93%     78.93% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      3.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          4095     15.93%     97.86% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          550      2.14%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           25710                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                 326                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      46401                       # The number of ROB reads
system.cpu08.rob.rob_writes                     60394                       # The number of ROB writes
system.cpu08.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      72763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     24934                       # Number of Instructions Simulated
system.cpu08.committedOps                       25710                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.920229                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.920229                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.086686                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.086686                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  36859                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 13212                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   92928                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  31622                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  5692                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           9.612348                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              4658                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           75.129032                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     9.612348                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.009387                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.009387                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            9779                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           9779                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         4147                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4147                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          510                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          510                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data         4657                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           4657                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         4659                       # number of overall hits
system.cpu08.dcache.overall_hits::total          4659                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          146                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          174                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          175                       # number of overall misses
system.cpu08.dcache.overall_misses::total          175                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      5731946                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      5731946                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3579246                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3579246                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       192998                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       192998                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        22999                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        22999                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      9311192                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      9311192                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      9311192                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      9311192                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         4293                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         4293                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          538                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          538                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         4831                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         4831                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         4834                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         4834                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.034009                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.034009                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.052045                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.052045                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.036017                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.036017                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.036202                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.036202                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 39259.904110                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 39259.904110                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 127830.214286                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 127830.214286                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 21444.222222                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 21444.222222                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 53512.597701                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 53512.597701                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 53206.811429                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 53206.811429                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    10.739130                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           83                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          101                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          101                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           63                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           73                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           74                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      2175769                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      2175769                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1072502                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1072502                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       165002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       165002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        18501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        18501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      3248271                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      3248271                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      3257271                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      3257271                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.014675                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.014675                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.015111                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.015111                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.015308                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.015308                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 34536.015873                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 34536.015873                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 107250.200000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 107250.200000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 18333.555556                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18333.555556                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 44496.863014                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 44496.863014                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 44017.175676                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 44017.175676                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           9.297453                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1487                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           28.596154                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     9.297453                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.018159                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.018159                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3176                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3176                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1487                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1487                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1487                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1487                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1487                       # number of overall hits
system.cpu08.icache.overall_hits::total          1487                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           75                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           75                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           75                       # number of overall misses
system.cpu08.icache.overall_misses::total           75                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      8663250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      8663250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      8663250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      8663250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      8663250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      8663250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1562                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1562                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1562                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1562                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1562                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1562                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.048015                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.048015                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.048015                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.048015                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.048015                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.048015                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst       115510                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total       115510                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst       115510                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total       115510                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst       115510                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total       115510                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           23                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           23                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           23                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      6276250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      6276250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      6276250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      6276250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      6276250                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      6276250                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.033291                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.033291                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.033291                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.033291                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.033291                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.033291                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 120697.115385                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 120697.115385                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 120697.115385                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 120697.115385                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 120697.115385                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 120697.115385                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  5275                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4840                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             133                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               3516                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2731                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           77.673493                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   155                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          22182                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             3205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        26136                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      5275                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2886                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       12521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   313                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    1435                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            15904                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.742518                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.147974                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  11794     74.16%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    238      1.50%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    104      0.65%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    190      1.19%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    157      0.99%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    202      1.27%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    169      1.06%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    355      2.23%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   2695     16.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              15904                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.237805                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.178253                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2416                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                9979                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    1086                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2294                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  129                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                200                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                25127                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  129                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3228                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  1271                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2643                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    2527                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                6106                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                24637                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 5888                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  141                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             39783                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              119569                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          34347                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               34063                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   5712                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   11358                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               4131                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               813                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             228                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             82                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    24117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   21515                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             496                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          3892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        15431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        15904                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.352804                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.920653                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4924     30.96%     30.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               445      2.80%     33.76% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             10535     66.24%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         15904                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               16254     75.55%     75.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                772      3.59%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.14% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               3993     18.56%     97.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               496      2.31%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                21515                       # Type of FU issued
system.cpu09.iq.rate                         0.969931                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            59428                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           28089                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        20941                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                21515                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          777                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          363                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  129                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   688                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 360                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             24194                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                4131                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                813                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 341                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                116                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               21422                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                3937                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              91                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       4424                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4207                       # Number of branches executed
system.cpu09.iew.exec_stores                      487                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.965738                       # Inst execution rate
system.cpu09.iew.wb_sent                        20972                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       20941                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   15675                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   30202                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.944054                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.519005                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          3832                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             106                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        15353                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.322152                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.806325                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         6640     43.25%     43.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         4500     29.31%     72.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1281      8.34%     80.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1256      8.18%     89.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           48      0.31%     89.40% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1194      7.78%     97.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           41      0.27%     97.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           83      0.54%     97.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          310      2.02%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        15353                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              19697                       # Number of instructions committed
system.cpu09.commit.committedOps                20299                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         3804                       # Number of memory references committed
system.cpu09.commit.loads                        3354                       # Number of loads committed
system.cpu09.commit.membars                        27                       # Number of memory barriers committed
system.cpu09.commit.branches                     4112                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   16290                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 65                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          15724     77.46%     77.46% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      3.80%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          3354     16.52%     97.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          450      2.22%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           20299                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 310                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      38953                       # The number of ROB reads
system.cpu09.rob.rob_writes                     48878                       # The number of ROB writes
system.cpu09.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      73526                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     19697                       # Number of Instructions Simulated
system.cpu09.committedOps                       20299                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.126161                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.126161                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.887972                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.887972                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  29678                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 10986                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   74757                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  24033                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  4820                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   71                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           9.083718                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              3787                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           59.171875                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     9.083718                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.008871                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.008871                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            8064                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           8064                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         3374                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3374                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          405                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          405                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data         3779                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           3779                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         3781                       # number of overall hits
system.cpu09.dcache.overall_hits::total          3781                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          153                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           25                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           17                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            7                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          178                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          178                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          179                       # number of overall misses
system.cpu09.dcache.overall_misses::total          179                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      7925797                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      7925797                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      4038744                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      4038744                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       336995                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       336995                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       132500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       132500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     11964541                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     11964541                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     11964541                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     11964541                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         3527                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         3527                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          430                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          430                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         3957                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         3957                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         3960                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         3960                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.043380                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.043380                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.058140                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.058140                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.044984                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.044984                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.045202                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.045202                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 51802.594771                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 51802.594771                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 161549.760000                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 161549.760000                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 19823.235294                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 19823.235294                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5357.142857                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5357.142857                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 67216.522472                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 67216.522472                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 66841.011173                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 66841.011173                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          593                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.178571                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           90                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          105                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          105                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           63                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           73                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           74                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      2948786                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      2948786                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1226503                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1226503                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       280005                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       280005                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       120500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      4175289                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      4175289                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      4184289                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      4184289                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.017862                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.017862                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.018448                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.018448                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.018687                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.018687                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 46806.126984                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 46806.126984                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 122650.300000                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 122650.300000                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 16470.882353                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16470.882353                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4071.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4071.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 57195.739726                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 57195.739726                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 56544.445946                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 56544.445946                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.858106                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1362                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           25.698113                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.858106                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.017301                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.017301                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            2923                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           2923                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1362                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1362                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1362                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1362                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1362                       # number of overall hits
system.cpu09.icache.overall_hits::total          1362                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           73                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           73                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           73                       # number of overall misses
system.cpu09.icache.overall_misses::total           73                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7529500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7529500                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7529500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7529500                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7529500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7529500                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1435                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1435                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1435                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1435                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1435                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1435                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.050871                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.050871                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.050871                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.050871                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.050871                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.050871                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 103143.835616                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 103143.835616                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 103143.835616                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 103143.835616                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 103143.835616                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 103143.835616                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          201                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           20                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           20                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           20                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5973750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5973750                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5973750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5973750                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5973750                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5973750                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.036934                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.036934                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.036934                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.036934                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.036934                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.036934                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 112712.264151                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 112712.264151                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 112712.264151                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 112712.264151                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 112712.264151                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 112712.264151                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  5182                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4742                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             139                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               3297                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2684                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           81.407340                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   156                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          21313                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             3009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        25853                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      5182                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2840                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       11612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   327                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    1471                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            14806                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.854586                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.212395                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  10723     72.42%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    233      1.57%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    108      0.73%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    200      1.35%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    157      1.06%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    203      1.37%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    170      1.15%     79.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    349      2.36%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   2663     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              14806                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.243138                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.213016                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2423                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                8887                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    1113                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2248                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  135                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                204                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                24897                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  135                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3227                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  1358                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1651                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    2515                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5920                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                24376                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 5774                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   71                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             39166                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              118332                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          34003                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               33285                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   5877                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   11144                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               4108                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               838                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             233                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             91                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    23849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   21132                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             496                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        15956                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        14806                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.427259                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.888789                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4036     27.26%     27.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               408      2.76%     30.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10362     69.99%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         14806                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               15914     75.31%     75.31% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      3.65%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               3938     18.64%     97.60% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               508      2.40%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                21132                       # Type of FU issued
system.cpu10.iq.rate                         0.991508                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            57564                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           27962                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        20558                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                21132                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          809                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          388                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  135                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   706                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 436                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             23921                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                4108                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                838                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 418                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           45                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               21036                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                3881                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              94                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       4379                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4107                       # Number of branches executed
system.cpu10.iew.exec_stores                      498                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.987003                       # Inst execution rate
system.cpu10.iew.wb_sent                        20591                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       20558                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   15394                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   29658                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.964576                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.519051                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4027                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        14231                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.397231                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.834614                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         5734     40.29%     40.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4358     30.62%     70.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1271      8.93%     79.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1221      8.58%     88.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           53      0.37%     88.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1156      8.12%     96.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           46      0.32%     97.25% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           83      0.58%     97.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          309      2.17%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        14231                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              19269                       # Number of instructions committed
system.cpu10.commit.committedOps                19884                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         3749                       # Number of memory references committed
system.cpu10.commit.loads                        3299                       # Number of loads committed
system.cpu10.commit.membars                        27                       # Number of memory barriers committed
system.cpu10.commit.branches                     4007                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   15983                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 67                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          15364     77.27%     77.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      3.88%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.15% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          3299     16.59%     97.74% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          450      2.26%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           19884                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 309                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      37612                       # The number of ROB reads
system.cpu10.rob.rob_writes                     48408                       # The number of ROB writes
system.cpu10.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      74395                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     19269                       # Number of Instructions Simulated
system.cpu10.committedOps                       19884                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.106077                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.106077                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.904096                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.904096                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  29156                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 10843                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   73413                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  23430                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  4749                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           9.043523                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              3744                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              65                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           57.600000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     9.043523                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.008832                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.008832                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            7974                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           7974                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3332                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3332                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          411                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         3743                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           3743                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         3745                       # number of overall hits
system.cpu10.dcache.overall_hits::total          3745                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          159                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           28                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            8                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          187                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          187                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          188                       # number of overall misses
system.cpu10.dcache.overall_misses::total          188                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      8378382                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      8378382                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3677746                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3677746                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       154490                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       154490                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     12056128                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     12056128                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     12056128                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     12056128                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         3491                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3491                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          439                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         3930                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         3930                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         3933                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         3933                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.045546                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.045546                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.063781                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.063781                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.047583                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.047583                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.047801                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.047801                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 52694.226415                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 52694.226415                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 131348.071429                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 131348.071429                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 19311.250000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 19311.250000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         9375                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 64471.272727                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 64471.272727                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 64128.340426                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 64128.340426                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          643                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    22.964286                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           94                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          112                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          112                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           76                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      3338531                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      3338531                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1174252                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1174252                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       128010                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       128010                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      4512783                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      4512783                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      4522283                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      4522283                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018619                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018619                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.022779                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.022779                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.019084                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.019084                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.019324                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.019324                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 51362.015385                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 51362.015385                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 117425.200000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 117425.200000                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 16001.250000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16001.250000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         7125                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 60170.440000                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 60170.440000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 59503.723684                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 59503.723684                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           8.739249                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1396                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           25.381818                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.739249                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.017069                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.017069                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            2997                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           2997                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1396                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1396                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1396                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1396                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1396                       # number of overall hits
system.cpu10.icache.overall_hits::total          1396                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           75                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           75                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           75                       # number of overall misses
system.cpu10.icache.overall_misses::total           75                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7802499                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7802499                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7802499                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7802499                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7802499                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7802499                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1471                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1471                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1471                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1471                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1471                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1471                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.050986                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.050986                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.050986                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.050986                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.050986                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.050986                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 104033.320000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 104033.320000                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 104033.320000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 104033.320000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 104033.320000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 104033.320000                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          232                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           20                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           20                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           20                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           55                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5945001                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5945001                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5945001                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5945001                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5945001                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5945001                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.037390                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.037390                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.037390                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.037390                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.037390                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.037390                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 108090.927273                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 108090.927273                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 108090.927273                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 108090.927273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 108090.927273                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 108090.927273                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  5099                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            4682                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             129                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               3144                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2639                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           83.937659                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   167                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          20739                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        25371                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      5099                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2806                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       11340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   305                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    1432                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            14470                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.861161                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.206920                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  10385     71.77%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    315      2.18%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    113      0.78%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    191      1.32%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    155      1.07%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    180      1.24%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    171      1.18%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    409      2.83%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   2551     17.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              14470                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.245865                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.223347                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2377                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                8654                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    1065                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2250                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  124                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                196                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                24567                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  124                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   3167                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1308                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1514                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    2487                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                5870                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                24084                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 5729                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                   65                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             38812                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              116897                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          33560                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               33255                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   5556                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   11033                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               4108                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               797                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             256                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            103                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    23655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   20955                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             466                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        15606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        14470                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.448169                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.877634                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3783     26.14%     26.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               419      2.90%     29.04% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             10268     70.96%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         14470                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               15816     75.48%     75.48% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      3.68%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.16% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               3880     18.52%     97.68% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               487      2.32%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                20955                       # Type of FU issued
system.cpu11.iq.rate                         1.010415                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            56844                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           27602                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        20429                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                20955                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          817                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          361                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          324                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  124                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   551                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 515                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             23721                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                4108                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                797                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 507                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                110                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               20867                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                3825                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              86                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       4304                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   4083                       # Number of branches executed
system.cpu11.iew.exec_stores                      479                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.006172                       # Inst execution rate
system.cpu11.iew.wb_sent                        20464                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       20429                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   15298                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   29469                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.985052                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.519122                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3817                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             101                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        13927                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.424571                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.839974                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         5441     39.07%     39.07% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         4350     31.23%     70.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1274      9.15%     79.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1227      8.81%     88.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           46      0.33%     88.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1154      8.29%     96.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           45      0.32%     97.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           83      0.60%     97.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          307      2.20%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        13927                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              19238                       # Number of instructions committed
system.cpu11.commit.committedOps                19840                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         3727                       # Number of memory references committed
system.cpu11.commit.loads                        3291                       # Number of loads committed
system.cpu11.commit.membars                        27                       # Number of memory barriers committed
system.cpu11.commit.branches                     4001                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   15942                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 65                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          15342     77.33%     77.33% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      3.89%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3291     16.59%     97.80% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          436      2.20%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           19840                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 307                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      37056                       # The number of ROB reads
system.cpu11.rob.rob_writes                     47923                       # The number of ROB writes
system.cpu11.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      74969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     19238                       # Number of Instructions Simulated
system.cpu11.committedOps                       19840                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.078023                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.078023                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.927624                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.927624                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  28928                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 10788                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   72855                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  23289                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  4719                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           9.022877                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              3742                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              65                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.569231                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     9.022877                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.008811                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.008811                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            7909                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           7909                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3336                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3336                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          405                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          405                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         3741                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           3741                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         3743                       # number of overall hits
system.cpu11.dcache.overall_hits::total          3743                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          141                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          141                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           25                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          166                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          166                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          167                       # number of overall misses
system.cpu11.dcache.overall_misses::total          167                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      8052641                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      8052641                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3499992                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3499992                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        37500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        41500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        41500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     11552633                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     11552633                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     11552633                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     11552633                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         3477                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3477                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          430                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          430                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         3907                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         3907                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         3910                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         3910                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.040552                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.040552                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.058140                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.058140                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.042488                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.042488                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.042711                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.042711                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 57110.929078                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 57110.929078                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 139999.680000                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 139999.680000                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        12500                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 13833.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 13833.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 69594.174699                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 69594.174699                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 69177.443114                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 69177.443114                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    17.307692                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           77                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           92                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           92                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           64                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           74                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           75                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      3100029                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      3100029                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1133254                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1133254                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      4233283                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      4233283                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      4242783                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      4242783                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.018407                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.018407                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018940                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018940                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.019182                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.019182                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 48437.953125                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 48437.953125                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 113325.400000                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 113325.400000                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 57206.527027                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 57206.527027                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 56570.440000                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 56570.440000                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           8.420415                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1358                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           25.148148                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     8.420415                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.016446                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.016446                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            2918                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           2918                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1358                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1358                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1358                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1358                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1358                       # number of overall hits
system.cpu11.icache.overall_hits::total          1358                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           74                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           74                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           74                       # number of overall misses
system.cpu11.icache.overall_misses::total           74                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7433750                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7433750                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7433750                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7433750                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7433750                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7433750                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1432                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1432                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1432                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1432                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1432                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1432                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.051676                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.051676                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.051676                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.051676                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.051676                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.051676                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 100456.081081                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 100456.081081                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 100456.081081                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 100456.081081                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 100456.081081                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 100456.081081                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           20                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           20                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5883000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5883000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5883000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5883000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5883000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5883000                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.037709                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.037709                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.037709                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.037709                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.037709                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.037709                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 108944.444444                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 108944.444444                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 108944.444444                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 108944.444444                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 108944.444444                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 108944.444444                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  4619                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            4252                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               2771                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2383                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           85.997835                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   151                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          19873                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        24106                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      4619                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2534                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       10863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   323                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    1428                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            13905                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.832291                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.179028                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   9973     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    376      2.70%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     97      0.70%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    153      1.10%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    176      1.27%     77.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    173      1.24%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    155      1.11%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    466      3.35%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   2336     16.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              13905                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.232426                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.213003                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   2275                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                8393                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    1074                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2030                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                170                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                22943                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 104                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2993                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1266                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1958                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    2349                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                5206                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                22401                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  24                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 5076                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   48                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             35552                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              108839                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          31475                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               29780                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   5769                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               40                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9890                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               3908                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               761                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             186                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             69                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    21834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   18878                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             476                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          3993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        16211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        13905                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.357641                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.916872                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4247     30.54%     30.54% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               438      3.15%     33.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              9220     66.31%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         13905                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               14189     75.16%     75.16% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      4.09%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               3470     18.38%     97.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               447      2.37%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                18878                       # Type of FU issued
system.cpu12.iq.rate                         0.949932                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            52135                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           25893                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        18505                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                18878                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          887                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          360                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   470                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 601                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             21898                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                3908                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                761                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 596                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               18792                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                3420                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              84                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       3857                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3623                       # Number of branches executed
system.cpu12.iew.exec_stores                      437                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.945605                       # Inst execution rate
system.cpu12.iew.wb_sent                        18539                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       18505                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   13914                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   26681                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.931163                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.521495                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3939                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             114                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        13342                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.341778                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.817584                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         5681     42.58%     42.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         3916     29.35%     71.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1173      8.79%     80.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1110      8.32%     89.04% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           43      0.32%     89.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1020      7.65%     97.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           41      0.31%     97.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           72      0.54%     97.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          286      2.14%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        13342                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              17367                       # Number of instructions committed
system.cpu12.commit.committedOps                17902                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         3422                       # Number of memory references committed
system.cpu12.commit.loads                        3021                       # Number of loads committed
system.cpu12.commit.membars                        24                       # Number of memory barriers committed
system.cpu12.commit.branches                     3538                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   14456                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 58                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          13709     76.58%     76.58% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      4.31%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.88% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          3021     16.88%     97.76% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          401      2.24%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           17902                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 286                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      34702                       # The number of ROB reads
system.cpu12.rob.rob_writes                     44310                       # The number of ROB writes
system.cpu12.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      75835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     17367                       # Number of Instructions Simulated
system.cpu12.committedOps                       17902                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.144297                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.144297                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.873899                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.873899                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  26191                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  9997                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   65883                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  20644                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  4423                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           8.624159                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              3429                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.578125                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     8.624159                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.008422                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.008422                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            7315                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           7315                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3064                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3064                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          364                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          364                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         3428                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           3428                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         3430                       # number of overall hits
system.cpu12.dcache.overall_hits::total          3430                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          146                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           25                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            8                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          171                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          172                       # number of overall misses
system.cpu12.dcache.overall_misses::total          172                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      7459448                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      7459448                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3536996                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3536996                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       202996                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       202996                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37499                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     10996444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     10996444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     10996444                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     10996444                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3210                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3210                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          389                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          389                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         3599                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         3599                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         3602                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         3602                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.045483                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.045483                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.064267                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.064267                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.047513                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.047513                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.047751                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.047751                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 51092.109589                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 51092.109589                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 141479.840000                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 141479.840000                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 25374.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 25374.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  9374.750000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 64306.690058                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 64306.690058                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 63932.813953                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 63932.813953                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              17                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    14.294118                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           82                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           97                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           97                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           75                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      2763273                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      2763273                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1190252                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1190252                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       177004                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       177004                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      3953525                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      3953525                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      3962525                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      3962525                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.019938                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.019938                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.025707                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.025707                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.020561                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.020561                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.020822                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.020822                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 43176.140625                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 43176.140625                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 119025.200000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 119025.200000                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9000                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 22125.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22125.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 53426.013514                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 53426.013514                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 52833.666667                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 52833.666667                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           8.007853                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1355                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           25.092593                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     8.007853                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.015640                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.015640                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            2910                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           2910                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1355                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1355                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1355                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1355                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1355                       # number of overall hits
system.cpu12.icache.overall_hits::total          1355                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           73                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           73                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           73                       # number of overall misses
system.cpu12.icache.overall_misses::total           73                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      6526250                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      6526250                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      6526250                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      6526250                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      6526250                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      6526250                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1428                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1428                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1428                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1428                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1428                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1428                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.051120                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.051120                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.051120                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.051120                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.051120                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.051120                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 89400.684932                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 89400.684932                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 89400.684932                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 89400.684932                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 89400.684932                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 89400.684932                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           19                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           19                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           19                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5312750                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5312750                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5312750                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5312750                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5312750                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5312750                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.037815                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.037815                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.037815                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.037815                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 98384.259259                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 98384.259259                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 98384.259259                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 98384.259259                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 98384.259259                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 98384.259259                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  4242                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3927                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             146                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               2517                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2178                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           86.531585                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   130                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          19079                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        23324                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      4242                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2308                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       10279                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   331                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    1428                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            13407                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.829940                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.182385                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   9637     71.88%     71.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    365      2.72%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     81      0.60%     75.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    123      0.92%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    196      1.46%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    157      1.17%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    131      0.98%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    453      3.38%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   2264     16.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              13407                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.222339                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.222496                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2192                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                8114                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    1133                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1831                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  137                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                139                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                21996                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  137                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2840                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  1267                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2224                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    2274                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4665                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                21458                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  28                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 4549                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   23                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             33376                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              104456                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          30448                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               27067                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6298                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    9047                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               3878                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               788                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             231                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             75                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    20786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   17357                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             497                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        18704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        13407                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.294622                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.937326                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4496     33.53%     33.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               465      3.47%     37.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8446     63.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         13407                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               12881     74.21%     74.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      4.45%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               3296     18.99%     97.65% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               408      2.35%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                17357                       # Type of FU issued
system.cpu13.iq.rate                         0.909744                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            48616                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           25268                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        16978                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                17357                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1053                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  137                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   531                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 574                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             20845                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                3878                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                788                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 570                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                127                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               17277                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                3247                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts              78                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       3646                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   3249                       # Number of branches executed
system.cpu13.iew.exec_stores                      399                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.905551                       # Inst execution rate
system.cpu13.iew.wb_sent                        17018                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       16978                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   12784                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   24391                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.889879                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.524128                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          4358                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             118                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        12787                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.284273                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.802020                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         5757     45.02%     45.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         3596     28.12%     73.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1097      8.58%     81.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          994      7.77%     89.50% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           45      0.35%     89.85% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          916      7.16%     97.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           51      0.40%     97.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           64      0.50%     97.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          267      2.09%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        12787                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              15916                       # Number of instructions committed
system.cpu13.commit.committedOps                16422                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         3209                       # Number of memory references committed
system.cpu13.commit.loads                        2825                       # Number of loads committed
system.cpu13.commit.membars                        23                       # Number of memory barriers committed
system.cpu13.commit.branches                     3178                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   13331                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 55                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          12442     75.76%     75.76% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      4.69%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2825     17.20%     97.66% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          384      2.34%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           16422                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 267                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      33118                       # The number of ROB reads
system.cpu13.rob.rob_writes                     42245                       # The number of ROB writes
system.cpu13.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      76629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     15916                       # Number of Instructions Simulated
system.cpu13.committedOps                       16422                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.198731                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.198731                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.834216                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.834216                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  24151                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  9395                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   60804                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  18524                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  4192                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           8.262168                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3238                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           50.593750                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     8.262168                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.008069                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.008069                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            6932                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           6932                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2891                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2891                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          346                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          346                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         3237                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           3237                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         3239                       # number of overall hits
system.cpu13.dcache.overall_hits::total          3239                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          142                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           25                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           10                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            5                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          167                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          167                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          168                       # number of overall misses
system.cpu13.dcache.overall_misses::total          168                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      6288898                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      6288898                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3335748                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3335748                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       261996                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       261996                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      9624646                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      9624646                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      9624646                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      9624646                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3033                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3033                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          371                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          371                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         3404                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         3404                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         3407                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         3407                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.046818                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.046818                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.067385                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.067385                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.049060                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.049060                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.049310                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.049310                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 44288.014085                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 44288.014085                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 133429.920000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 133429.920000                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 26199.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 26199.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         7500                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 57632.610778                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 57632.610778                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 57289.559524                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 57289.559524                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          268                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              16                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    16.750000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           78                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           15                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           93                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           93                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           64                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            5                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           74                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           75                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      2346774                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      2346774                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1071501                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1071501                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       228004                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       228004                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      3418275                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      3418275                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      3427275                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      3427275                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.021101                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.021101                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.021739                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.021739                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.022014                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.022014                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 36668.343750                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 36668.343750                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 107150.100000                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 107150.100000                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 22800.400000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22800.400000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         5700                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 46192.905405                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 46192.905405                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data        45697                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total        45697                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           7.413838                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1355                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.092593                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     7.413838                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.014480                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.014480                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            2910                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           2910                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1355                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1355                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1355                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1355                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1355                       # number of overall hits
system.cpu13.icache.overall_hits::total          1355                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           73                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           73                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           73                       # number of overall misses
system.cpu13.icache.overall_misses::total           73                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7567000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7567000                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7567000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7567000                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7567000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7567000                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1428                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1428                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1428                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1428                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1428                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1428                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.051120                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.051120                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.051120                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.051120                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.051120                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.051120                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 103657.534247                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 103657.534247                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 103657.534247                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 103657.534247                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 103657.534247                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 103657.534247                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          362                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          181                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           19                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           19                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5740750                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5740750                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5740750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5740750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5740750                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5740750                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.037815                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.037815                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.037815                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.037815                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 106310.185185                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 106310.185185                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 106310.185185                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 106310.185185                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 106310.185185                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 106310.185185                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3831                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            3518                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             143                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               2212                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1991                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           90.009042                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   117                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          18325                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        21452                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3831                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2108                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        9495                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   319                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    1381                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            12650                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.788221                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.177860                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   9322     73.69%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    157      1.24%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     90      0.71%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    126      1.00%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    185      1.46%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    157      1.24%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    134      1.06%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    255      2.02%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   2224     17.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              12650                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.209059                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.170641                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2055                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                7716                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1074                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1673                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  132                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                144                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                20240                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  94                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  132                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2642                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1207                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2336                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    2121                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                4212                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                19777                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 4105                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             30426                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               96221                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          28070                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               24375                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6048                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8066                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3595                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               751                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             211                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             80                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    19071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   15899                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             505                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        17229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        12650                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.256838                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.947534                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4471     35.34%     35.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               459      3.63%     38.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7720     61.03%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         12650                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               11684     73.49%     73.49% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      4.86%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.34% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               3056     19.22%     97.57% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               387      2.43%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                15899                       # Type of FU issued
system.cpu14.iq.rate                         0.867613                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            44951                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           23345                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        15565                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                15899                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          969                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  132                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   510                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 506                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             19138                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3595                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                751                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 504                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               15821                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                3006                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts              76                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       3387                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   2906                       # Number of branches executed
system.cpu14.iew.exec_stores                      381                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.863356                       # Inst execution rate
system.cpu14.iew.wb_sent                        15595                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       15565                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   11773                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   22360                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.849386                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.526521                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          4142                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        12064                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.237649                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.797408                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         5686     47.13%     47.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         3259     27.01%     74.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1021      8.46%     82.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          887      7.35%     89.96% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           46      0.38%     90.34% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          795      6.59%     96.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           42      0.35%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           66      0.55%     97.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          262      2.17%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        12064                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              14474                       # Number of instructions committed
system.cpu14.commit.committedOps                14931                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         2985                       # Number of memory references committed
system.cpu14.commit.loads                        2626                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                     2821                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   12188                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 50                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          11175     74.84%     74.84% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      5.16%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.01% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          2626     17.59%     97.60% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          359      2.40%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           14931                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 262                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      30719                       # The number of ROB reads
system.cpu14.rob.rob_writes                     38797                       # The number of ROB writes
system.cpu14.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      77383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     14474                       # Number of Instructions Simulated
system.cpu14.committedOps                       14931                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.266063                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.266063                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.789850                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.789850                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  22188                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  8809                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   55830                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  16528                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  3944                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           7.861344                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              2987                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           47.412698                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     7.861344                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.007677                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.007677                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            6466                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           6466                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2671                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2671                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          315                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          315                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         2986                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           2986                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         2988                       # number of overall hits
system.cpu14.dcache.overall_hits::total          2988                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          149                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           25                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           15                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          174                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          175                       # number of overall misses
system.cpu14.dcache.overall_misses::total          175                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      6184136                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      6184136                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3152496                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3152496                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       342488                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       342488                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       104000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       104000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      9336632                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      9336632                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      9336632                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      9336632                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         2820                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         2820                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3160                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3160                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3163                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3163                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.052837                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.052837                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.073529                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.073529                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.055063                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.055063                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.055327                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.055327                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 41504.268456                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 41504.268456                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 126099.840000                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 126099.840000                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 22832.533333                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 22832.533333                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  5357.142857                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  5357.142857                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 53658.804598                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 53658.804598                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 53352.182857                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 53352.182857                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    17.200000                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           86                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          101                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          101                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           63                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           15                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           73                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           74                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      2217524                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      2217524                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1046752                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1046752                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       289512                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       289512                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      3264276                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      3264276                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      3273776                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      3273776                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022340                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022340                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.023101                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.023101                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.023396                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.023396                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 35198.793651                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 35198.793651                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 104675.200000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 104675.200000                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 19300.800000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19300.800000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  4071.428571                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  4071.428571                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 44716.109589                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 44716.109589                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 44240.216216                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 44240.216216                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           7.243042                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1306                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           24.185185                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     7.243042                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.014147                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.014147                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2816                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2816                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1306                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1306                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1306                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1306                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1306                       # number of overall hits
system.cpu14.icache.overall_hits::total          1306                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           75                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           75                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           75                       # number of overall misses
system.cpu14.icache.overall_misses::total           75                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      7133250                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      7133250                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      7133250                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      7133250                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      7133250                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      7133250                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1381                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1381                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1381                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1381                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1381                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1381                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.054308                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.054308                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.054308                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.054308                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.054308                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.054308                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst        95110                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total        95110                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst        95110                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total        95110                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst        95110                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total        95110                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           21                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           21                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5685500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5685500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5685500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5685500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5685500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5685500                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.039102                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.039102                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.039102                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.039102                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.039102                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.039102                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 105287.037037                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 105287.037037                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 105287.037037                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 105287.037037                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 105287.037037                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 105287.037037                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3900                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            3543                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             129                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               3610                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1999                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           55.373961                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   151                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          17927                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             3226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        21069                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3900                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2150                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        9537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   303                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1385                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            12922                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.728757                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.127781                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   9534     73.78%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    247      1.91%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    140      1.08%     76.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    117      0.91%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    120      0.93%     78.61% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    171      1.32%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    144      1.11%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    330      2.55%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   2119     16.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              12922                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.217549                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.175266                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2297                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                7783                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1012                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1708                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  122                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                163                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                19967                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  122                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2904                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   709                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2783                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    2085                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                4319                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                19510                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                 4217                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   22                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             30510                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               94943                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          27595                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               25469                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   5038                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    8209                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3596                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               656                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             180                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             68                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    18998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   16236                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             461                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          3512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        12922                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.256462                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.950280                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4602     35.61%     35.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               404      3.13%     38.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              7916     61.26%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         12922                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               12020     74.03%     74.03% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      4.75%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               3049     18.78%     97.57% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               395      2.43%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                16236                       # Type of FU issued
system.cpu15.iq.rate                         0.905673                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            45853                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           22580                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        15970                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                16236                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          889                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          279                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  122                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   375                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 156                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             19061                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              15                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3596                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                656                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 154                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                107                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               16166                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                3003                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts              68                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       3393                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   3000                       # Number of branches executed
system.cpu15.iew.exec_stores                      390                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.901768                       # Inst execution rate
system.cpu15.iew.wb_sent                        16005                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       15970                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   12039                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   22848                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.890835                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.526917                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          3450                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             100                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        12425                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.251187                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.801146                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         5804     46.71%     46.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         3369     27.11%     73.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1050      8.45%     82.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          930      7.48%     89.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           46      0.37%     90.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          849      6.83%     96.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           49      0.39%     97.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           60      0.48%     97.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          268      2.16%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        12425                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              15052                       # Number of instructions committed
system.cpu15.commit.committedOps                15546                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         3084                       # Number of memory references committed
system.cpu15.commit.loads                        2707                       # Number of loads committed
system.cpu15.commit.membars                        23                       # Number of memory barriers committed
system.cpu15.commit.branches                     2958                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   12671                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 53                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          11691     75.20%     75.20% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      4.96%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.16% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          2707     17.41%     97.57% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          377      2.43%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           15546                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 268                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      30958                       # The number of ROB reads
system.cpu15.rob.rob_writes                     38554                       # The number of ROB writes
system.cpu15.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      77781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     15052                       # Number of Instructions Simulated
system.cpu15.committedOps                       15546                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.191005                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.191005                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.839627                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.839627                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  22744                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  8963                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   57018                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  17124                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  4071                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.121093                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              3099                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           46.253731                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.121093                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.007931                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.007931                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            6578                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           6578                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2754                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2754                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          342                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          342                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         3096                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           3096                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         3098                       # number of overall hits
system.cpu15.dcache.overall_hits::total          3098                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          114                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           26                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          140                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          140                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          141                       # number of overall misses
system.cpu15.dcache.overall_misses::total          141                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      4926971                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      4926971                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      4174996                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      4174996                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       128500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       128500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        30001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        30001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      9101967                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      9101967                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      9101967                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      9101967                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2868                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2868                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          368                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          368                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3236                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3236                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3239                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3239                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.039749                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.039749                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.070652                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.070652                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.043263                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.043263                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.043532                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.043532                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 43219.043860                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 43219.043860                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 160576.769231                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 160576.769231                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        32125                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        32125                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 65014.050000                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 65014.050000                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 64552.957447                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 64552.957447                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    15.928571                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           65                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           65                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           63                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           75                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           76                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      2174763                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      2174763                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      1265002                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      1265002                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        26499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        26499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      3439765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      3439765                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      3449265                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      3449265                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021967                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021967                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.032609                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.032609                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.023177                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.023177                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.023464                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.023464                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 34520.047619                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 34520.047619                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 105416.833333                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 105416.833333                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        29000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 45863.533333                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 45863.533333                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 45385.065789                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 45385.065789                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           6.696547                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1323                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           26.460000                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     6.696547                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.013079                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.013079                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2820                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2820                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1323                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1323                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1323                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1323                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1323                       # number of overall hits
system.cpu15.icache.overall_hits::total          1323                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           62                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           62                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           62                       # number of overall misses
system.cpu15.icache.overall_misses::total           62                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5801750                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5801750                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5801750                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5801750                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5801750                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5801750                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1385                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1385                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1385                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1385                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1385                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1385                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.044765                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.044765                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.044765                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.044765                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.044765                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.044765                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 93576.612903                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 93576.612903                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 93576.612903                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 93576.612903                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 93576.612903                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 93576.612903                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          147                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           12                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           12                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           50                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4580000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4580000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4580000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4580000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4580000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4580000                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.036101                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.036101                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.036101                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.036101                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.036101                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.036101                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst        91600                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total        91600                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst        91600                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total        91600                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst        91600                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total        91600                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2658                       # Transaction distribution
system.membus.trans_dist::ReadResp               2654                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.membus.trans_dist::Writeback                25                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               24                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              72                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           27                       # Transaction distribution
system.membus.trans_dist::ReadExReq               419                       # Transaction distribution
system.membus.trans_dist::ReadExResp              419                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           99                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        29952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1078                       # Total snoops (count)
system.membus.snoop_fanout::samples              3235                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   3235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                3235                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3944727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3172250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2415491                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             270500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             464960                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             272500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            419463                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer13.occupancy            271500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            470436                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy            273500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            418965                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer21.occupancy            272250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            488955                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy            275500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            479453                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy            276000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            477179                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer33.occupancy            276250                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            440726                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer37.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer38.occupancy            502706                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer41.occupancy            293999                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer42.occupancy            449207                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer45.occupancy            288500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer46.occupancy            415217                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer49.occupancy            287750                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer50.occupancy            442970                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer53.occupancy            288750                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer54.occupancy            460721                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer57.occupancy            289500                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer58.occupancy            491212                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer61.occupancy            266500                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer62.occupancy            415236                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
