
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/running_courses/EE671/EE671_4/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/toplevel/src/toplevel.v
Parsing SystemVerilog input from `/openlane/designs/toplevel/src/toplevel.v' to AST representation.
Storing AST representation for module `$abstract\toplevel'.
Storing AST representation for module `$abstract\KeyGen'.
Storing AST representation for module `$abstract\KeyGen_FSM'.
Storing AST representation for module `$abstract\KeyGen_DP'.
Storing AST representation for module `$abstract\KeyStorage'.
Storing AST representation for module `$abstract\ShiftReg_4x128'.
Storing AST representation for module `$abstract\RotWord'.
Storing AST representation for module `$abstract\SubWord'.
Storing AST representation for module `$abstract\Rcon'.
Storing AST representation for module `$abstract\mux_2to1_32bit'.
Storing AST representation for module `$abstract\mux_8to1_128bit'.
Storing AST representation for module `$abstract\InvMixColumns'.
Storing AST representation for module `$abstract\InvShiftRows'.
Storing AST representation for module `$abstract\InvSubBytes'.
Storing AST representation for module `$abstract\InvSubByte'.
Storing AST representation for module `$abstract\mux_11to1_128bit'.
Storing AST representation for module `$abstract\ShiftRows'.
Storing AST representation for module `$abstract\MixColumns'.
Storing AST representation for module `$abstract\AddRoundKey'.
Storing AST representation for module `$abstract\SubBytes'.
Storing AST representation for module `$abstract\SubByte'.
Storing AST representation for module `$abstract\Binv'.
Storing AST representation for module `$abstract\Multiply_Byte'.
Storing AST representation for module `$abstract\Times2'.
Storing AST representation for module `$abstract\Add_Byte'.
Storing AST representation for module `$abstract\SIPO_128bit'.
Storing AST representation for module `$abstract\PISO_128bit'.
Storing AST representation for module `$abstract\BlockRegister'.
Storing AST representation for module `$abstract\Cipher'.
Storing AST representation for module `$abstract\Cipher_DP'.
Storing AST representation for module `$abstract\Cipher_FSM'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\toplevel'.
Generating RTLIL representation for module `\toplevel'.

4.1. Analyzing design hierarchy..
Top module:  \toplevel

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\KeyGen'.
Generating RTLIL representation for module `\KeyGen'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Cipher'.
Generating RTLIL representation for module `\Cipher'.

4.4. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:     \Cipher

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Cipher_FSM'.
Generating RTLIL representation for module `\Cipher_FSM'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Cipher_DP'.
Generating RTLIL representation for module `\Cipher_DP'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\KeyGen_DP'.
Generating RTLIL representation for module `\KeyGen_DP'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\KeyGen_FSM'.
Generating RTLIL representation for module `\KeyGen_FSM'.

4.9. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_2to1_32bit'.
Generating RTLIL representation for module `\mux_2to1_32bit'.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Rcon'.
Generating RTLIL representation for module `\Rcon'.

4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SubWord'.
Generating RTLIL representation for module `\SubWord'.

4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\RotWord'.
Generating RTLIL representation for module `\RotWord'.

4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ShiftReg_4x128'.
Generating RTLIL representation for module `\ShiftReg_4x128'.

4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BlockRegister'.
Generating RTLIL representation for module `\BlockRegister'.

4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\KeyStorage'.
Generating RTLIL representation for module `\KeyStorage'.

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\SIPO_128bit'.
Generating RTLIL representation for module `\SIPO_128bit'.

4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\PISO_128bit'.
Generating RTLIL representation for module `\PISO_128bit'.

4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\AddRoundKey'.
Generating RTLIL representation for module `\AddRoundKey'.

4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\InvMixColumns'.
Generating RTLIL representation for module `\InvMixColumns'.

4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\MixColumns'.
Generating RTLIL representation for module `\MixColumns'.

4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\InvShiftRows'.
Generating RTLIL representation for module `\InvShiftRows'.

4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ShiftRows'.
Generating RTLIL representation for module `\ShiftRows'.

4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\InvSubBytes'.
Generating RTLIL representation for module `\InvSubBytes'.

4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\SubBytes'.
Generating RTLIL representation for module `\SubBytes'.

4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_8to1_128bit'.
Generating RTLIL representation for module `\mux_8to1_128bit'.

4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_11to1_128bit'.
Generating RTLIL representation for module `\mux_11to1_128bit'.

4.28. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\SubByte'.
Generating RTLIL representation for module `\SubByte'.

4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\InvSubByte'.
Generating RTLIL representation for module `\InvSubByte'.

4.31. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\Binv'.
Generating RTLIL representation for module `\Binv'.

4.33. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\Multiply_Byte'.
Generating RTLIL representation for module `\Multiply_Byte'.

4.35. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:                         \Multiply_Byte
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\Add_Byte'.
Generating RTLIL representation for module `\Add_Byte'.

4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\Times2'.
Generating RTLIL representation for module `\Times2'.

4.38. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:                         \Multiply_Byte
Used module:                             \Add_Byte
Used module:                             \Times2
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

4.39. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:                         \Multiply_Byte
Used module:                             \Add_Byte
Used module:                             \Times2
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit
Removing unused module `$abstract\Cipher_FSM'.
Removing unused module `$abstract\Cipher_DP'.
Removing unused module `$abstract\Cipher'.
Removing unused module `$abstract\BlockRegister'.
Removing unused module `$abstract\PISO_128bit'.
Removing unused module `$abstract\SIPO_128bit'.
Removing unused module `$abstract\Add_Byte'.
Removing unused module `$abstract\Times2'.
Removing unused module `$abstract\Multiply_Byte'.
Removing unused module `$abstract\Binv'.
Removing unused module `$abstract\SubByte'.
Removing unused module `$abstract\SubBytes'.
Removing unused module `$abstract\AddRoundKey'.
Removing unused module `$abstract\MixColumns'.
Removing unused module `$abstract\ShiftRows'.
Removing unused module `$abstract\mux_11to1_128bit'.
Removing unused module `$abstract\InvSubByte'.
Removing unused module `$abstract\InvSubBytes'.
Removing unused module `$abstract\InvShiftRows'.
Removing unused module `$abstract\InvMixColumns'.
Removing unused module `$abstract\mux_8to1_128bit'.
Removing unused module `$abstract\mux_2to1_32bit'.
Removing unused module `$abstract\Rcon'.
Removing unused module `$abstract\SubWord'.
Removing unused module `$abstract\RotWord'.
Removing unused module `$abstract\ShiftReg_4x128'.
Removing unused module `$abstract\KeyStorage'.
Removing unused module `$abstract\KeyGen_DP'.
Removing unused module `$abstract\KeyGen_FSM'.
Removing unused module `$abstract\KeyGen'.
Removing unused module `$abstract\toplevel'.
Removed 31 unused modules.
Mapping positional arguments of cell Multiply_Byte.add_byte6 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte5 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte4 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte3 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte2 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte1 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.add_byte0 (Add_Byte).
Mapping positional arguments of cell Multiply_Byte.mult_byte7 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte6 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte5 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte4 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte3 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte2 (Times2).
Mapping positional arguments of cell Multiply_Byte.mult_byte1 (Times2).
Mapping positional arguments of cell Binv.mult_byte12 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte11 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte10 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte9 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte8 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte7 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte6 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte5 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte4 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte3 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte2 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte1 (Multiply_Byte).
Mapping positional arguments of cell Binv.mult_byte0 (Multiply_Byte).
Mapping positional arguments of cell SubWord.sub_byte3 (SubByte).
Mapping positional arguments of cell SubWord.sub_byte2 (SubByte).
Mapping positional arguments of cell SubWord.sub_byte1 (SubByte).
Mapping positional arguments of cell SubWord.sub_byte0 (SubByte).
Mapping positional arguments of cell Cipher_DP.BR (BlockRegister).

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/toplevel/runs/full_guide/tmp/synthesis/hierarchy.dot'.
Dumping module toplevel to page 1.
Renaming module toplevel to toplevel.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:                         \Multiply_Byte
Used module:                             \Add_Byte
Used module:                             \Times2
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit

7.2. Analyzing design hierarchy..
Top module:  \toplevel
Used module:     \KeyGen
Used module:         \KeyGen_DP
Used module:             \mux_2to1_32bit
Used module:             \Rcon
Used module:             \SubWord
Used module:                 \SubByte
Used module:                     \Binv
Used module:                         \Multiply_Byte
Used module:                             \Add_Byte
Used module:                             \Times2
Used module:             \RotWord
Used module:             \ShiftReg_4x128
Used module:             \BlockRegister
Used module:             \KeyStorage
Used module:             \SIPO_128bit
Used module:         \KeyGen_FSM
Used module:     \Cipher
Used module:         \Cipher_FSM
Used module:         \Cipher_DP
Used module:             \PISO_128bit
Used module:             \AddRoundKey
Used module:             \InvMixColumns
Used module:             \MixColumns
Used module:             \InvShiftRows
Used module:             \ShiftRows
Used module:             \InvSubBytes
Used module:                 \InvSubByte
Used module:             \SubBytes
Used module:             \mux_8to1_128bit
Used module:             \mux_11to1_128bit
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
Found and cleaned up 1 empty switch in `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
Found and cleaned up 1 empty switch in `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
Cleaned up 32 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1063$102 in module PISO_128bit.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1043$99 in module SIPO_128bit.
Marked 11 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:341$96 in module KeyStorage.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1082$93 in module BlockRegister.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:452$89 in module ShiftReg_4x128.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:163$30 in module KeyGen_FSM.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:155$28 in module KeyGen_FSM.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1336$9 in module Cipher_FSM.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1277$4 in module Cipher_FSM.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/toplevel/src/toplevel.v:1269$2 in module Cipher_FSM.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 1384 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_n in `\PISO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1063$102'.
Found async reset \reset_n in `\SIPO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1043$99'.
Found async reset \reset_n in `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
Found async reset \RST_N in `\BlockRegister.$proc$/openlane/designs/toplevel/src/toplevel.v:1082$93'.
Found async reset \reset_n in `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
Found async reset \reset_n in `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:155$28'.
Found async reset \reset_n in `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1269$2'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~31 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
Creating decoders for process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
Creating decoders for process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
Creating decoders for process `\PISO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1063$102'.
     1/1: $0\shift_reg[127:0]
Creating decoders for process `\SIPO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1043$99'.
     1/1: $0\parallel_out[127:0]
Creating decoders for process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
     1/10: $0\Key_10[127:0]
     2/10: $0\Key_9[127:0]
     3/10: $0\Key_8[127:0]
     4/10: $0\Key_7[127:0]
     5/10: $0\Key_6[127:0]
     6/10: $0\Key_5[127:0]
     7/10: $0\Key_4[127:0]
     8/10: $0\Key_3[127:0]
     9/10: $0\Key_2[127:0]
    10/10: $0\Key_1[127:0]
Creating decoders for process `\BlockRegister.$proc$/openlane/designs/toplevel/src/toplevel.v:1082$93'.
     1/1: $0\block_out[127:0]
Creating decoders for process `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
     1/4: $0\w3[31:0]
     2/4: $0\w2[31:0]
     3/4: $0\w1[31:0]
     4/4: $0\w0[31:0]
Creating decoders for process `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:163$30'.
     1/4: $4\next_state[7:0]
     2/4: $3\next_state[7:0]
     3/4: $2\next_state[7:0]
     4/4: $1\next_state[7:0]
Creating decoders for process `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:155$28'.
     1/1: $0\state[7:0]
Creating decoders for process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
     1/24: $4\OUT_VAL[0:0]
     2/24: $4\Sel_Key[3:0]
     3/24: $4\Sel_State[2:0]
     4/24: $4\WR_EN_OUT_REG[0:0]
     5/24: $4\WR_EN_STATE_REG[0:0]
     6/24: $4\WR_EN_IN_REG[0:0]
     7/24: $3\OUT_VAL[0:0]
     8/24: $3\Sel_Key[3:0]
     9/24: $3\Sel_State[2:0]
    10/24: $3\WR_EN_OUT_REG[0:0]
    11/24: $3\WR_EN_STATE_REG[0:0]
    12/24: $3\WR_EN_IN_REG[0:0]
    13/24: $2\OUT_VAL[0:0]
    14/24: $2\Sel_Key[3:0]
    15/24: $2\Sel_State[2:0]
    16/24: $2\WR_EN_OUT_REG[0:0]
    17/24: $2\WR_EN_STATE_REG[0:0]
    18/24: $2\WR_EN_IN_REG[0:0]
    19/24: $1\OUT_VAL[0:0]
    20/24: $1\Sel_Key[3:0]
    21/24: $1\Sel_State[2:0]
    22/24: $1\WR_EN_OUT_REG[0:0]
    23/24: $1\WR_EN_STATE_REG[0:0]
    24/24: $1\WR_EN_IN_REG[0:0]
Creating decoders for process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1277$4'.
     1/6: $6\next_state[11:0]
     2/6: $5\next_state[11:0]
     3/6: $4\next_state[11:0]
     4/6: $3\next_state[11:0]
     5/6: $2\next_state[11:0]
     6/6: $1\next_state[11:0]
Creating decoders for process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1269$2'.
     1/1: $0\state[11:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2312.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2358.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2358.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2358.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2358.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:843$2358.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2359.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2359.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2360.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2360.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2311.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2355.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2355.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2355.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2355.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:842$2355.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2356.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2356.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2357.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2357.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2310.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2352.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2352.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2352.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2352.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:841$2352.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2353.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2353.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2354.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2354.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2309.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2349.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2349.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2349.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2349.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:840$2349.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2350.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2350.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2351.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2351.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2308.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2346.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2346.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2346.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2346.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:838$2346.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2347.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2347.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2348.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2348.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2307.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2343.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2343.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2343.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2343.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:837$2343.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2344.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2344.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2345.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2345.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2306.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2340.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2340.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2340.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2340.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:836$2340.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2341.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2341.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2342.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2342.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2305.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2337.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2337.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2337.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2337.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:835$2337.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2338.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2338.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2339.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2339.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2304.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2334.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2334.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2334.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2334.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:833$2334.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2335.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2335.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2336.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2336.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2303.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2331.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2331.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2331.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2331.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:832$2331.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2332.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2332.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2333.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2333.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2302.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2328.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2328.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2328.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2328.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:831$2328.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2329.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2329.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2330.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2330.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2301.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2325.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2325.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2325.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2325.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:830$2325.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2326.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2326.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2327.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2327.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2300.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2322.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2322.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2322.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2322.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:828$2322.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2323.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2323.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2324.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:814$2324.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2299.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2319.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2319.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2319.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2319.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:827$2319.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2320.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2320.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2321.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:813$2321.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2298.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2316.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2316.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2316.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2316.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:826$2316.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2317.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2317.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2318.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:812$2318.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2297.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2313.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2313.a' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2313.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2313.c' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:825$2313.d' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2314.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2314.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2315.$result' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\MixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:811$2315.b' from process `\MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$136.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$392.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$392.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$392.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$392.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:634$392.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$393.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$393.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$394.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$394.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$395.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$395.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$396.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$396.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$397.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$397.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$398.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$398.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$399.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$399.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$400.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$400.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$401.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$401.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$402.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$402.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$403.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$403.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$404.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$404.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$405.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$405.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$406.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$406.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$407.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$407.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$408.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$408.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$135.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$375.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$375.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$375.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$375.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:633$375.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$376.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$376.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$377.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$377.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$378.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$378.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$379.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$379.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$380.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$380.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$381.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$381.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$382.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$382.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$383.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$383.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$384.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$384.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$385.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$385.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$386.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$386.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$387.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$387.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$388.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$388.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$389.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$389.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$390.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$390.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$391.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$391.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$134.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$358.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$358.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$358.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$358.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:632$358.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$359.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$359.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$360.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$360.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$361.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$361.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$362.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$362.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$363.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$363.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$364.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$364.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$365.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$365.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$366.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$366.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$367.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$367.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$368.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$368.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$369.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$369.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$370.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$370.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$371.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$371.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$372.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$372.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$373.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$373.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$374.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$374.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$133.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$341.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$341.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$341.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$341.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:631$341.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$342.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$342.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$343.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$343.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$344.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$344.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$345.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$345.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$346.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$346.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$347.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$347.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$348.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$348.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$349.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$349.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$350.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$350.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$351.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$351.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$352.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$352.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$353.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$353.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$354.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$354.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$355.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$355.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$356.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$356.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$357.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$357.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$132.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$324.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$324.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$324.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$324.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:629$324.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$325.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$325.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$326.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$326.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$327.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$327.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$328.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$328.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$329.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$329.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$330.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$330.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$331.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$331.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$332.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$332.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$333.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$333.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$334.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$334.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$335.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$335.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$336.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$336.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$337.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$337.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$338.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$338.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$339.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$339.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$340.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$340.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$131.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$307.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$307.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$307.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$307.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:628$307.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$308.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$308.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$309.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$309.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$310.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$310.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$311.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$311.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$312.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$312.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$313.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$313.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$314.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$314.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$315.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$315.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$316.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$316.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$317.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$317.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$318.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$318.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$319.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$319.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$320.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$320.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$321.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$321.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$322.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$322.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$323.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$323.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$130.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$290.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$290.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$290.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$290.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:627$290.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$291.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$291.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$292.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$292.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$293.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$293.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$294.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$294.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$295.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$295.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$296.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$296.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$297.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$297.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$298.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$298.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$299.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$299.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$300.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$300.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$301.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$301.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$302.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$302.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$303.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$303.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$304.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$304.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$305.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$305.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$306.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$306.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$129.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$273.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$273.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$273.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$273.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:626$273.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$274.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$274.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$275.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$275.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$276.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$276.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$277.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$277.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$278.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$278.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$279.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$279.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$280.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$280.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$281.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$281.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$282.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$282.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$283.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$283.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$284.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$284.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$285.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$285.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$286.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$286.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$287.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$287.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$288.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$288.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$289.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$289.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$128.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$256.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$256.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$256.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$256.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:624$256.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$257.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$257.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$258.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$258.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$259.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$259.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$260.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$260.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$261.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$261.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$262.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$262.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$263.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$263.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$264.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$264.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$265.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$265.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$266.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$266.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$267.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$267.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$268.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$268.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$269.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$269.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$270.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$270.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$271.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$271.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$272.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$272.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$127.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$239.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$239.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$239.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$239.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:623$239.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$240.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$240.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$241.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$241.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$242.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$242.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$243.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$243.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$244.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$244.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$245.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$245.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$246.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$246.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$247.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$247.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$248.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$248.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$249.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$249.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$250.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$250.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$251.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$251.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$252.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$252.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$253.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$253.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$254.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$254.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$255.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$255.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$126.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$222.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$222.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$222.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$222.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:622$222.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$223.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$223.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$224.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$224.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$225.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$225.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$226.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$226.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$227.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$227.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$228.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$228.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$229.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$229.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$230.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$230.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$231.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$231.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$232.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$232.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$233.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$233.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$234.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$234.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$235.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$235.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$236.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$236.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$237.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$237.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$238.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$238.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$125.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$205.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$205.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$205.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$205.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:621$205.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$206.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$206.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$207.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$207.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$208.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$208.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$209.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$209.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$210.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$210.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$211.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$211.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$212.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$212.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$213.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$213.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$214.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$214.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$215.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$215.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$216.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$216.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$217.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$217.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$218.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$218.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$219.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$219.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$220.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$220.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$221.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$221.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$124.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$188.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$188.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$188.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$188.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:619$188.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$189.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:605$189.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$190.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:605$190.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$191.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:605$191.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$192.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:605$192.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$193.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$193.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$194.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$194.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$195.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$195.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$196.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$196.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$197.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$197.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$198.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$198.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$199.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$199.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$200.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$200.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$201.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$201.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$202.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$202.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$203.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$203.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$204.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$204.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$123.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$171.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$171.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$171.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$171.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:618$171.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$172.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:604$172.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$173.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:604$173.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$174.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:604$174.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$175.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:604$175.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$176.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$176.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$177.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$177.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$178.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$178.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$179.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$179.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$180.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$180.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$181.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$181.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$182.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$182.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$183.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$183.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$184.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$184.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$185.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$185.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$186.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$186.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$187.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$187.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$122.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$154.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$154.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$154.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$154.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:617$154.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$155.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:603$155.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$156.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:603$156.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$157.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:603$157.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$158.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:603$158.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$159.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$159.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$160.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$160.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$161.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$161.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$162.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$162.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$163.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$163.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$164.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$164.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$165.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$165.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$166.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$166.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$167.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$167.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$168.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$168.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$169.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$169.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$170.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$170.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$121.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$137.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$137.a' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$137.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$137.c' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\mix$func$/openlane/designs/toplevel/src/toplevel.v:616$137.d' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$138.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0e$func$/openlane/designs/toplevel/src/toplevel.v:602$138.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$139.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0b$func$/openlane/designs/toplevel/src/toplevel.v:602$139.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$140.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_0d$func$/openlane/designs/toplevel/src/toplevel.v:602$140.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$141.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\times_09$func$/openlane/designs/toplevel/src/toplevel.v:602$141.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$142.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$142.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$143.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$143.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$144.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:596$144.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$145.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$145.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$146.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$146.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$147.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:586$147.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$148.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$148.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$149.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$149.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$150.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:591$150.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$151.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$151.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$152.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$152.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$153.$result' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\InvMixColumns.\xtime$func$/openlane/designs/toplevel/src/toplevel.v:581$153.b' from process `\InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
No latch inferred for signal `\KeyGen_FSM.\next_state' from process `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:163$30'.
No latch inferred for signal `\Cipher_FSM.\OUT_VAL' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\WR_EN_IN_REG' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\Sel_State' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\Sel_Key' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\WR_EN_STATE_REG' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\WR_EN_OUT_REG' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
No latch inferred for signal `\Cipher_FSM.\next_state' from process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1277$4'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\PISO_128bit.\shift_reg' using process `\PISO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1063$102'.
  created $adff cell `$procdff$3299' with positive edge clock and negative level reset.
Creating register for signal `\SIPO_128bit.\parallel_out' using process `\SIPO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1043$99'.
  created $adff cell `$procdff$3300' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_1' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3301' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_2' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3302' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_3' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3303' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_4' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3304' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_5' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3305' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_6' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3306' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_7' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3307' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_8' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3308' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_9' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3309' with positive edge clock and negative level reset.
Creating register for signal `\KeyStorage.\Key_10' using process `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
  created $adff cell `$procdff$3310' with positive edge clock and negative level reset.
Creating register for signal `\BlockRegister.\block_out' using process `\BlockRegister.$proc$/openlane/designs/toplevel/src/toplevel.v:1082$93'.
  created $adff cell `$procdff$3311' with positive edge clock and negative level reset.
Creating register for signal `\ShiftReg_4x128.\w0' using process `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
  created $adff cell `$procdff$3312' with positive edge clock and negative level reset.
Creating register for signal `\ShiftReg_4x128.\w1' using process `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
  created $adff cell `$procdff$3313' with positive edge clock and negative level reset.
Creating register for signal `\ShiftReg_4x128.\w2' using process `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
  created $adff cell `$procdff$3314' with positive edge clock and negative level reset.
Creating register for signal `\ShiftReg_4x128.\w3' using process `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
  created $adff cell `$procdff$3315' with positive edge clock and negative level reset.
Creating register for signal `\KeyGen_FSM.\state' using process `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:155$28'.
  created $adff cell `$procdff$3316' with positive edge clock and negative level reset.
Creating register for signal `\Cipher_FSM.\state' using process `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1269$2'.
  created $adff cell `$procdff$3317' with positive edge clock and negative level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2751'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2725'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2699'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2673'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2647'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2621'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2595'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2569'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2543'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2517'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2491'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2465'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2439'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2413'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2387'.
Removing empty process `MixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2361'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2179'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$2061'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1943'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1825'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1707'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1589'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1471'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1353'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1235'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$1117'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$999'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$881'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$763'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$645'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$527'.
Removing empty process `InvMixColumns.$proc$/openlane/designs/toplevel/src/toplevel.v:0$409'.
Found and cleaned up 1 empty switch in `\PISO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1063$102'.
Removing empty process `PISO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1063$102'.
Found and cleaned up 1 empty switch in `\SIPO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1043$99'.
Removing empty process `SIPO_128bit.$proc$/openlane/designs/toplevel/src/toplevel.v:1043$99'.
Found and cleaned up 12 empty switches in `\KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
Removing empty process `KeyStorage.$proc$/openlane/designs/toplevel/src/toplevel.v:341$96'.
Found and cleaned up 1 empty switch in `\BlockRegister.$proc$/openlane/designs/toplevel/src/toplevel.v:1082$93'.
Removing empty process `BlockRegister.$proc$/openlane/designs/toplevel/src/toplevel.v:1082$93'.
Found and cleaned up 2 empty switches in `\ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
Removing empty process `ShiftReg_4x128.$proc$/openlane/designs/toplevel/src/toplevel.v:452$89'.
Found and cleaned up 4 empty switches in `\KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:163$30'.
Removing empty process `KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:163$30'.
Removing empty process `KeyGen_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:155$28'.
Found and cleaned up 4 empty switches in `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
Removing empty process `Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1336$9'.
Found and cleaned up 6 empty switches in `\Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1277$4'.
Removing empty process `Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1277$4'.
Removing empty process `Cipher_FSM.$proc$/openlane/designs/toplevel/src/toplevel.v:1269$2'.
Cleaned up 31 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module toplevel...
Checking module Add_Byte...
Checking module Multiply_Byte...
Checking module Binv...
Checking module InvSubByte...
Checking module SubByte...
Checking module mux_11to1_128bit...
Checking module mux_8to1_128bit...
Checking module SubBytes...
Checking module InvSubBytes...
Checking module ShiftRows...
Checking module InvShiftRows...
Checking module MixColumns...
Checking module InvMixColumns...
Checking module AddRoundKey...
Checking module PISO_128bit...
Checking module SIPO_128bit...
Checking module KeyStorage...
Checking module BlockRegister...
Checking module ShiftReg_4x128...
Checking module RotWord...
Checking module SubWord...
Checking module Rcon...
Checking module mux_2to1_32bit...
Checking module KeyGen_FSM...
Checking module KeyGen_DP...
Checking module Cipher_DP...
Checking module Cipher_FSM...
Checking module Cipher...
Checking module KeyGen...
Checking module Times2...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
Optimizing module Add_Byte.
Optimizing module Multiply_Byte.
Optimizing module Binv.
Optimizing module InvSubByte.
<suppressed ~1 debug messages>
Optimizing module SubByte.
<suppressed ~8 debug messages>
Optimizing module mux_11to1_128bit.
<suppressed ~1 debug messages>
Optimizing module mux_8to1_128bit.
<suppressed ~1 debug messages>
Optimizing module SubBytes.
Optimizing module InvSubBytes.
Optimizing module ShiftRows.
Optimizing module InvShiftRows.
Optimizing module MixColumns.
<suppressed ~64 debug messages>
Optimizing module InvMixColumns.
<suppressed ~384 debug messages>
Optimizing module AddRoundKey.
Optimizing module PISO_128bit.
<suppressed ~2 debug messages>
Optimizing module SIPO_128bit.
<suppressed ~2 debug messages>
Optimizing module KeyStorage.
<suppressed ~12 debug messages>
Optimizing module BlockRegister.
<suppressed ~2 debug messages>
Optimizing module ShiftReg_4x128.
<suppressed ~3 debug messages>
Optimizing module RotWord.
Optimizing module SubWord.
Optimizing module Rcon.
Optimizing module mux_2to1_32bit.
<suppressed ~4 debug messages>
Optimizing module KeyGen_FSM.
<suppressed ~10 debug messages>
Optimizing module KeyGen_DP.
Optimizing module Cipher_DP.
Optimizing module Cipher_FSM.
<suppressed ~9 debug messages>
Optimizing module Cipher.
Optimizing module KeyGen.
Optimizing module Times2.
<suppressed ~5 debug messages>

21. Executing FLATTEN pass (flatten design).
Deleting now unused module Add_Byte.
Deleting now unused module Multiply_Byte.
Deleting now unused module Binv.
Deleting now unused module InvSubByte.
Deleting now unused module SubByte.
Deleting now unused module mux_11to1_128bit.
Deleting now unused module mux_8to1_128bit.
Deleting now unused module SubBytes.
Deleting now unused module InvSubBytes.
Deleting now unused module ShiftRows.
Deleting now unused module InvShiftRows.
Deleting now unused module MixColumns.
Deleting now unused module InvMixColumns.
Deleting now unused module AddRoundKey.
Deleting now unused module PISO_128bit.
Deleting now unused module SIPO_128bit.
Deleting now unused module KeyStorage.
Deleting now unused module BlockRegister.
Deleting now unused module ShiftReg_4x128.
Deleting now unused module RotWord.
Deleting now unused module SubWord.
Deleting now unused module Rcon.
Deleting now unused module mux_2to1_32bit.
Deleting now unused module KeyGen_FSM.
Deleting now unused module KeyGen_DP.
Deleting now unused module Cipher_DP.
Deleting now unused module Cipher_FSM.
Deleting now unused module Cipher.
Deleting now unused module KeyGen.
Deleting now unused module Times2.
<suppressed ~91 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~9 debug messages>

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 3291 unused cells and 26216 unused wires.
<suppressed ~3298 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~1266 debug messages>
Removed a total of 422 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb00.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb00.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb00.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb00.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb00.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb00.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb01.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb01.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb01.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb01.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb01.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb01.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb01.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb01.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb02.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb02.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb02.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb02.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb02.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb02.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb02.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb02.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb03.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb03.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb03.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb03.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb03.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb03.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb03.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb03.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb10.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb10.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb10.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb10.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb10.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb10.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb10.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb10.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb11.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb11.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb11.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb11.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb11.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb11.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb11.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb11.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb12.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb12.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb12.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb12.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb12.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb12.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb12.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb12.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb13.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb13.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb13.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb13.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb13.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb13.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb13.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb13.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb20.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb20.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb20.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb20.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb20.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb20.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb20.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb20.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb21.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb21.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb21.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb21.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb21.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb21.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb21.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb21.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb22.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb22.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb22.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb22.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb22.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb22.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb22.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb22.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb23.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb23.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb23.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb23.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb23.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb23.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb23.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb23.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb30.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb30.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb30.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb30.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb30.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb30.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb30.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb30.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb31.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb31.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb31.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb31.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb31.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb31.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb31.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb31.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb32.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb32.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb32.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb32.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb32.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb32.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb32.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb32.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb33.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte1.byte_1 -> { \C.DP.ISB.sb33.B.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte2.byte_1 -> { \C.DP.ISB.sb33.B.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte3.byte_1 -> { \C.DP.ISB.sb33.B.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte4.byte_1 -> { \C.DP.ISB.sb33.B.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte10.byte_2 -> { \C.DP.ISB.sb33.B.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb33.B.mult_byte11.byte_2 -> { \C.DP.ISB.sb33.B.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [127:120] -> { \C.DP.BR.block_out [127:121] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [95:88] -> { \C.DP.BR.block_out [95:89] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [63:56] -> { \C.DP.BR.block_out [63:57] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [31:24] -> { \C.DP.BR.block_out [31:25] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [119:112] -> { \C.DP.BR.block_out [119:113] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [87:80] -> { \C.DP.BR.block_out [87:81] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [55:48] -> { \C.DP.BR.block_out [55:49] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [23:16] -> { \C.DP.BR.block_out [23:17] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [111:104] -> { \C.DP.BR.block_out [111:105] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [79:72] -> { \C.DP.BR.block_out [79:73] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [47:40] -> { \C.DP.BR.block_out [47:41] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [15:8] -> { \C.DP.BR.block_out [15:9] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [103:96] -> { \C.DP.BR.block_out [103:97] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [71:64] -> { \C.DP.BR.block_out [71:65] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [39:32] -> { \C.DP.BR.block_out [39:33] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.BR.block_out [7:0] -> { \C.DP.BR.block_out [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 -> { \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SR.w3 [31:24] -> { \dut.DP.SR.w3 [31:25] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SR.w3 [7:0] -> { \dut.DP.SR.w3 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SR.w3 [15:8] -> { \dut.DP.SR.w3 [15:9] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SR.w3 [23:16] -> { \dut.DP.SR.w3 [23:17] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [7:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1001$2872: \C.DP.ISB.sb00.B.mult_byte0.byte_1 -> { \C.DP.ISB.sb00.B.mult_byte0.byte_1 [7:1] 1'1 }
      Replacing known input bits on port A of cell $flatten\dut.\FSM.$procmux$3049: { \dut.FSM.state [7:2] $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:191$34_Y } -> { 1'1 \dut.FSM.state [6:2] $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:191$34_Y }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3083.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3088.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3093.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3098.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3104.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3109.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3117.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3124.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3131.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3138.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3146.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3153.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3163.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3172.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3181.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3190.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3200.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3209.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3252.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3259.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3267.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3278.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3280.
    dead port 2/2 on $mux $flatten\C.\FSM.$procmux$3290.
    dead port 1/2 on $mux $flatten\dut.\DP.\MUX_2.$ternary$/openlane/designs/toplevel/src/toplevel.v:530$67.
    dead port 1/4 on $pmux $flatten\dut.\FSM.$procmux$3052.
    dead port 2/4 on $pmux $flatten\dut.\FSM.$procmux$3052.
    dead port 3/4 on $pmux $flatten\dut.\FSM.$procmux$3052.
    dead port 2/2 on $mux $flatten\dut.\FSM.$procmux$3057.
    dead port 2/2 on $mux $flatten\dut.\FSM.$procmux$3063.
    dead port 2/2 on $mux $flatten\dut.\FSM.$procmux$3066.
    dead port 2/2 on $mux $flatten\dut.\FSM.$procmux$3074.
Removed 32 multiplexer ports.
<suppressed ~6582 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
    New ctrl vector for $pmux cell $flatten\C.\FSM.$procmux$3197: $auto$opt_reduce.cc:134:opt_pmux$3331
    New ctrl vector for $pmux cell $flatten\C.\FSM.$procmux$3212: $auto$opt_reduce.cc:134:opt_pmux$3333
    New ctrl vector for $pmux cell $flatten\C.\FSM.$procmux$3230: $flatten\C.\FSM.$procmux$3164_CMP
    New ctrl vector for $pmux cell $flatten\C.\FSM.$procmux$3235: { $flatten\C.\FSM.$procmux$3164_CMP $flatten\C.\FSM.$procmux$3118_CMP $auto$opt_reduce.cc:134:opt_pmux$3335 $flatten\C.\FSM.$procmux$3084_CMP }
    New ctrl vector for $pmux cell $flatten\C.\FSM.$procmux$3242: $auto$opt_reduce.cc:134:opt_pmux$3337
  Optimizing cells in module \toplevel.
Performed a total of 9 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~1413 debug messages>
Removed a total of 471 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 682 unused wires.
<suppressed ~9 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6401 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

24.16. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6401 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\dut.\FSM.$procdff$3316 ($adff) from module toplevel (D = \dut.FSM.next_state [6:2], Q = \dut.FSM.state [6:2]).
Adding EN signal on $flatten\dut.\DP.\SR.$procdff$3315 ($adff) from module toplevel (D = $flatten\dut.\DP.\SR.$0\w3[31:0], Q = \dut.DP.SR.w3).
Adding EN signal on $flatten\dut.\DP.\SR.$procdff$3314 ($adff) from module toplevel (D = $flatten\dut.\DP.\SR.$0\w2[31:0], Q = \dut.DP.SR.w2).
Adding EN signal on $flatten\dut.\DP.\SR.$procdff$3313 ($adff) from module toplevel (D = $flatten\dut.\DP.\SR.$0\w1[31:0], Q = \dut.DP.SR.w1).
Adding EN signal on $flatten\dut.\DP.\SR.$procdff$3312 ($adff) from module toplevel (D = $flatten\dut.\DP.\SR.$0\w0[31:0], Q = \dut.DP.SR.w0).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3310 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2891_Y [31:0], Q = \dut.DP.KS.Key_10 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3310 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2891_Y [63:32], Q = \dut.DP.KS.Key_10 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3310 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2891_Y [95:64], Q = \dut.DP.KS.Key_10 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3310 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2891_Y [127:96], Q = \dut.DP.KS.Key_10 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3309 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2901_Y [31:0], Q = \dut.DP.KS.Key_9 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3309 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2901_Y [63:32], Q = \dut.DP.KS.Key_9 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3309 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2901_Y [95:64], Q = \dut.DP.KS.Key_9 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3309 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2901_Y [127:96], Q = \dut.DP.KS.Key_9 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3308 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2912_Y [31:0], Q = \dut.DP.KS.Key_8 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3308 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2912_Y [63:32], Q = \dut.DP.KS.Key_8 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3308 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2912_Y [95:64], Q = \dut.DP.KS.Key_8 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3308 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2912_Y [127:96], Q = \dut.DP.KS.Key_8 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3307 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2924_Y [31:0], Q = \dut.DP.KS.Key_7 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3307 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2924_Y [63:32], Q = \dut.DP.KS.Key_7 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3307 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2924_Y [95:64], Q = \dut.DP.KS.Key_7 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3307 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2924_Y [127:96], Q = \dut.DP.KS.Key_7 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3306 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2937_Y [31:0], Q = \dut.DP.KS.Key_6 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3306 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2937_Y [63:32], Q = \dut.DP.KS.Key_6 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3306 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2937_Y [95:64], Q = \dut.DP.KS.Key_6 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3306 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2937_Y [127:96], Q = \dut.DP.KS.Key_6 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3305 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2951_Y [31:0], Q = \dut.DP.KS.Key_5 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3305 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2951_Y [63:32], Q = \dut.DP.KS.Key_5 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3305 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2951_Y [95:64], Q = \dut.DP.KS.Key_5 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3305 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2951_Y [127:96], Q = \dut.DP.KS.Key_5 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3304 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2966_Y [31:0], Q = \dut.DP.KS.Key_4 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3304 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2966_Y [63:32], Q = \dut.DP.KS.Key_4 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3304 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2966_Y [95:64], Q = \dut.DP.KS.Key_4 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3304 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2966_Y [127:96], Q = \dut.DP.KS.Key_4 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3303 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2982_Y [31:0], Q = \dut.DP.KS.Key_3 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3303 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2982_Y [63:32], Q = \dut.DP.KS.Key_3 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3303 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2982_Y [95:64], Q = \dut.DP.KS.Key_3 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3303 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2982_Y [127:96], Q = \dut.DP.KS.Key_3 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3302 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2999_Y [31:0], Q = \dut.DP.KS.Key_2 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3302 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2999_Y [63:32], Q = \dut.DP.KS.Key_2 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3302 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2999_Y [95:64], Q = \dut.DP.KS.Key_2 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3302 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$2999_Y [127:96], Q = \dut.DP.KS.Key_2 [127:96]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3301 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$3017_Y [31:0], Q = \dut.DP.KS.Key_1 [31:0]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3301 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$3017_Y [63:32], Q = \dut.DP.KS.Key_1 [63:32]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3301 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$3017_Y [95:64], Q = \dut.DP.KS.Key_1 [95:64]).
Adding EN signal on $flatten\dut.\DP.\KS.$procdff$3301 ($adff) from module toplevel (D = $flatten\dut.\DP.\KS.$procmux$3017_Y [127:96], Q = \dut.DP.KS.Key_1 [127:96]).
Adding EN signal on $flatten\dut.\DP.\IN_REG.$procdff$3300 ($adff) from module toplevel (D = { \K_IN \dut.DP.IN_REG.parallel_out [127:1] }, Q = \dut.DP.IN_REG.parallel_out).
Adding EN signal on $flatten\dut.\DP.\BR.$procdff$3311 ($adff) from module toplevel (D = \dut.DP.IN_REG.parallel_out, Q = \dut.DP.BR.block_out).
Adding EN signal on $flatten\C.\FSM.$procdff$3317 ($adff) from module toplevel (D = \C.FSM.next_state [11:10], Q = \C.FSM.state [11:10]).
Adding EN signal on $flatten\C.\FSM.$procdff$3317 ($adff) from module toplevel (D = \C.FSM.next_state [6:3], Q = \C.FSM.state [6:3]).
Adding EN signal on $flatten\C.\DP.\IN_REG.$procdff$3300 ($adff) from module toplevel (D = { \DIN \C.DP.IN_REG.parallel_out [127:1] }, Q = \C.DP.IN_REG.parallel_out).
Adding EN signal on $flatten\C.\DP.\BR.$procdff$3311 ($adff) from module toplevel (D = { \C.DP.BR.block_in [119:96] \C.DP.BR.block_in [87:64] \C.DP.BR.block_in [55:32] \C.DP.BR.block_in [23:0] }, Q = { \C.DP.BR.block_out [119:96] \C.DP.BR.block_out [87:64] \C.DP.BR.block_out [55:32] \C.DP.BR.block_out [23:0] }).
Adding EN signal on $flatten\C.\DP.\BR.$procdff$3311 ($adff) from module toplevel (D = { \C.DP.BR.block_in [127:120] \C.DP.BR.block_in [95:88] \C.DP.BR.block_in [63:56] \C.DP.BR.block_in [31:24] }, Q = { \C.DP.BR.block_out [127:120] \C.DP.BR.block_out [95:88] \C.DP.BR.block_out [63:56] \C.DP.BR.block_out [31:24] }).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~121 debug messages>

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6398 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~399 debug messages>
Removed a total of 133 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 133 unused wires.
<suppressed ~1 debug messages>

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

26.16. Rerunning OPT passes. (Maybe there is more to do..)

26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6389 debug messages>

26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

26.20. Executing OPT_DFF pass (perform DFF optimizations).

26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

26.23. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 7) from port B of cell toplevel.$auto$opt_dff.cc:195:make_patterns_logic$3757 ($ne).
Removed top 2 bits (of 3) from port B of cell toplevel.$auto$opt_dff.cc:195:make_patterns_logic$3759 ($ne).
Removed top 2 bits (of 3) from port B of cell toplevel.$auto$opt_dff.cc:195:make_patterns_logic$3730 ($ne).
Removed top 1 bits (of 2) from port B of cell toplevel.$auto$opt_dff.cc:195:make_patterns_logic$3732 ($ne).
Removed top 3 bits (of 4) from port B of cell toplevel.$flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6 ($add).
Removed top 2 bits (of 3) from port B of cell toplevel.$flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7 ($add).
Removed top 1 bits (of 3) from port B of cell toplevel.$flatten\C.\FSM.$procmux$3118_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel.$flatten\C.\FSM.$procmux$3164_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$flatten\C.\FSM.$procmux$3214_CMP0 ($eq).
Removed top 2 bits (of 12) from mux cell toplevel.$flatten\C.\FSM.$procmux$3250 ($mux).
Removed top 2 bits (of 12) from mux cell toplevel.$flatten\C.\FSM.$procmux$3257 ($mux).
Removed top 4 bits (of 12) from mux cell toplevel.$flatten\C.\FSM.$procmux$3265 ($mux).
Removed top 3 bits (of 12) from mux cell toplevel.$flatten\C.\FSM.$procmux$3276 ($mux).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:750$2800 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:749$2799 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:748$2798 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:747$2797 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:746$2796 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:745$2795 ($eq).
Removed top 3 bits (of 4) from port B of cell toplevel.$flatten\C.\DP.\MUX_11.$eq$/openlane/designs/toplevel/src/toplevel.v:744$2794 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$flatten\C.\DP.\MUX_8.$eq$/openlane/designs/toplevel/src/toplevel.v:551$2780 ($eq).
Removed top 1 bits (of 3) from port B of cell toplevel.$flatten\C.\DP.\MUX_8.$eq$/openlane/designs/toplevel/src/toplevel.v:550$2779 ($eq).
Removed top 2 bits (of 3) from port B of cell toplevel.$flatten\C.\DP.\MUX_8.$eq$/openlane/designs/toplevel/src/toplevel.v:549$2778 ($eq).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1702 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1899 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1327 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1573 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1903 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1316 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1907 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1569 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1910 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1230 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1913 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1226 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1680 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1917 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1220 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1563 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1216 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1921 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1670 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1208 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1925 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1205 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1928 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1198 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1932 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1195 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1935 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1112 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1692 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1938 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1109 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1105 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1101 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1551 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1097 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1667 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1094 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1788 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2020 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1091 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1548 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1087 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2023 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1083 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1079 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1076 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1073 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2031 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$994 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2035 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$984 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1466 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2041 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1463 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$973 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2045 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1796 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$963 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1460 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2053 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2056 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$877 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1456 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1799 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$865 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$855 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2142 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1449 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$844 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1445 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2152 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$758 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$748 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1441 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1584 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1688 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2164 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$736 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1438 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1809 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1435 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$726 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2174 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$640 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$637 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$629 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$625 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1427 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2260 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$619 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$615 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$607 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$604 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1349 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2271 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$522 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1817 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$519 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$516 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$512 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$509 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2281 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$505 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$501 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$497 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1821 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$494 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$491 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$1337 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$487 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$2293 ($xor).
Removed top 3 bits (of 8) from port B of cell toplevel.$flatten\C.\DP.\IMC.$xor$/openlane/designs/toplevel/src/toplevel.v:576$483 ($xor).
Removed top 2 bits (of 5) from port B of cell toplevel.$auto$opt_dff.cc:195:make_patterns_logic$3340 ($ne).
Removed top 3 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$3023_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$3005_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2988_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2972_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2957_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2943_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2930_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell toplevel.$flatten\dut.\DP.\KS.$procmux$2894_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885 ($mux).
Removed top 2 bits (of 32) from mux cell toplevel.$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:518$79 ($mux).
Removed top 7 bits (of 8) from port B of cell toplevel.$flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:165$31 ($add).
Removed top 1 bits (of 2) from port B of cell toplevel.$flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32 ($add).
Removed top 3 bits (of 4) from port B of cell toplevel.$flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:188$33 ($add).
Removed top 3 bits (of 8) from mux cell toplevel.$flatten\dut.\FSM.$procmux$3061 ($mux).
Removed top 3 bits (of 12) from wire toplevel.$flatten\C.\FSM.$3\next_state[11:0].
Removed top 4 bits (of 12) from wire toplevel.$flatten\C.\FSM.$4\next_state[11:0].
Removed top 2 bits (of 12) from wire toplevel.$flatten\C.\FSM.$5\next_state[11:0].
Removed top 2 bits (of 12) from wire toplevel.$flatten\C.\FSM.$6\next_state[11:0].
Removed top 2 bits (of 32) from wire toplevel.$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:518$79_Y.
Removed top 3 bits (of 8) from wire toplevel.$flatten\dut.\FSM.$3\next_state[7:0].

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel:
  creating $macc model for $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6 ($add).
  creating $macc model for $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7 ($add).
  creating $macc model for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:165$31 ($add).
  creating $macc model for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32 ($add).
  creating $macc model for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:188$33 ($add).
  creating $alu model for $macc $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:188$33.
  creating $alu model for $macc $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32.
  creating $alu model for $macc $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:165$31.
  creating $alu model for $macc $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7.
  creating $alu model for $macc $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6.
  creating $alu cell for $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6: $auto$alumacc.cc:485:replace_alu$3768
  creating $alu cell for $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7: $auto$alumacc.cc:485:replace_alu$3771
  creating $alu cell for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:165$31: $auto$alumacc.cc:485:replace_alu$3774
  creating $alu cell for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32: $auto$alumacc.cc:485:replace_alu$3777
  creating $alu cell for $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:188$33: $auto$alumacc.cc:485:replace_alu$3780
  created 5 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6389 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

32.9. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~18716 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 6232 unused wires.
<suppressed ~1 debug messages>

35.5. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6386 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9159 [2:1] \C.DP.ISB.sb00.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9159 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9159 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times2 [3] \C.DP.ISB.sb00.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times2 [2] = \C.DP.ISB.sb00.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9163 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9163 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9163 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times4 [3] \C.DP.ISB.sb00.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times4 [2] = \C.DP.ISB.sb00.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9167 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9167 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9167 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times8 [3] \C.DP.ISB.sb00.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times8 [2] = \C.DP.ISB.sb00.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9171 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9171 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [7] \C.DP.ISB.sb00.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9171 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [7] \C.DP.ISB.sb00.B.mult_byte0.times16 [3] \C.DP.ISB.sb00.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times16 [2] = \C.DP.ISB.sb00.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9175 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9175 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [6] \C.DP.ISB.sb00.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9175 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [6] \C.DP.ISB.sb00.B.mult_byte0.times32 [3] \C.DP.ISB.sb00.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times32 [2] = \C.DP.ISB.sb00.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9179 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9179 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [5] \C.DP.ISB.sb00.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9179 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [5] \C.DP.ISB.sb00.B.mult_byte0.times64 [3] \C.DP.ISB.sb00.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times64 [2] = \C.DP.ISB.sb00.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9183 [2:1] \C.DP.ISB.sb00.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9183 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9183 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte0.times128 [2] = \C.DP.ISB.sb00.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9327 [2:1] \C.DP.ISB.sb00.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9327 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9327 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times2 [3] \C.DP.ISB.sb00.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times2 [2] = \C.DP.ISB.sb00.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9331 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9331 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9331 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times4 [3] \C.DP.ISB.sb00.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times4 [2] = \C.DP.ISB.sb00.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9335 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9335 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9335 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte10.times8 [3] \C.DP.ISB.sb00.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times8 [2] = \C.DP.ISB.sb00.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9339 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9339 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [7] \C.DP.ISB.sb00.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9339 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [7] \C.DP.ISB.sb00.B.mult_byte10.times16 [3] \C.DP.ISB.sb00.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times16 [2] = \C.DP.ISB.sb00.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9343 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9343 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [6] \C.DP.ISB.sb00.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9343 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [6] \C.DP.ISB.sb00.B.mult_byte10.times32 [3] \C.DP.ISB.sb00.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times32 [2] = \C.DP.ISB.sb00.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9347 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9347 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [5] \C.DP.ISB.sb00.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9347 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [5] \C.DP.ISB.sb00.B.mult_byte10.times64 [3] \C.DP.ISB.sb00.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times64 [2] = \C.DP.ISB.sb00.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9351 [2:1] \C.DP.ISB.sb00.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9351 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9351 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte10.times128 [2] = \C.DP.ISB.sb00.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9383 [2:1] \C.DP.ISB.sb00.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9383 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9383 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times2 [3] \C.DP.ISB.sb00.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times2 [2] = \C.DP.ISB.sb00.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9387 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9387 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9387 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times4 [3] \C.DP.ISB.sb00.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times4 [2] = \C.DP.ISB.sb00.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9391 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9391 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9391 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte11.times8 [3] \C.DP.ISB.sb00.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times8 [2] = \C.DP.ISB.sb00.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9395 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9395 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [7] \C.DP.ISB.sb00.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9395 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [7] \C.DP.ISB.sb00.B.mult_byte11.times16 [3] \C.DP.ISB.sb00.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times16 [2] = \C.DP.ISB.sb00.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9399 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9399 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [6] \C.DP.ISB.sb00.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9399 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [6] \C.DP.ISB.sb00.B.mult_byte11.times32 [3] \C.DP.ISB.sb00.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times32 [2] = \C.DP.ISB.sb00.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9403 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9403 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [5] \C.DP.ISB.sb00.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9403 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [5] \C.DP.ISB.sb00.B.mult_byte11.times64 [3] \C.DP.ISB.sb00.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times64 [2] = \C.DP.ISB.sb00.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9407 [2:1] \C.DP.ISB.sb00.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9407 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9407 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte11.times128 [2] = \C.DP.ISB.sb00.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9439 [2:1] \C.DP.ISB.sb00.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9439 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9439 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times2 [3] \C.DP.ISB.sb00.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times2 [2] = \C.DP.ISB.sb00.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9443 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9443 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9443 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times4 [3] \C.DP.ISB.sb00.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times4 [2] = \C.DP.ISB.sb00.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9447 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9447 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9447 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte12.times8 [3] \C.DP.ISB.sb00.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times8 [2] = \C.DP.ISB.sb00.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9451 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9451 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [7] \C.DP.ISB.sb00.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9451 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [7] \C.DP.ISB.sb00.B.mult_byte12.times16 [3] \C.DP.ISB.sb00.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times16 [2] = \C.DP.ISB.sb00.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9455 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9455 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [6] \C.DP.ISB.sb00.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9455 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [6] \C.DP.ISB.sb00.B.mult_byte12.times32 [3] \C.DP.ISB.sb00.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times32 [2] = \C.DP.ISB.sb00.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9459 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9459 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [5] \C.DP.ISB.sb00.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9459 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [5] \C.DP.ISB.sb00.B.mult_byte12.times64 [3] \C.DP.ISB.sb00.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times64 [2] = \C.DP.ISB.sb00.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9463 [2:1] \C.DP.ISB.sb00.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9463 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9463 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte12.times128 [2] = \C.DP.ISB.sb00.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9243 [2:1] \C.DP.ISB.sb00.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9243 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9243 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times2 [3] \C.DP.ISB.sb00.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times2 [2] = \C.DP.ISB.sb00.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9247 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9247 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9247 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times4 [3] \C.DP.ISB.sb00.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times4 [2] = \C.DP.ISB.sb00.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9251 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9251 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9251 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times8 [3] \C.DP.ISB.sb00.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times8 [2] = \C.DP.ISB.sb00.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9255 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9255 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [7] \C.DP.ISB.sb00.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9255 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [7] \C.DP.ISB.sb00.B.mult_byte2.times16 [3] \C.DP.ISB.sb00.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times16 [2] = \C.DP.ISB.sb00.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9259 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9259 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [6] \C.DP.ISB.sb00.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9259 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [6] \C.DP.ISB.sb00.B.mult_byte2.times32 [3] \C.DP.ISB.sb00.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times32 [2] = \C.DP.ISB.sb00.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9263 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9263 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [5] \C.DP.ISB.sb00.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9263 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [5] \C.DP.ISB.sb00.B.mult_byte2.times64 [3] \C.DP.ISB.sb00.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times64 [2] = \C.DP.ISB.sb00.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9267 [2:1] \C.DP.ISB.sb00.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9267 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9267 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte2.times128 [2] = \C.DP.ISB.sb00.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9299 [2:1] \C.DP.ISB.sb00.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9299 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9299 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times2 [3] \C.DP.ISB.sb00.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times2 [2] = \C.DP.ISB.sb00.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9303 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9303 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9303 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times4 [3] \C.DP.ISB.sb00.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times4 [2] = \C.DP.ISB.sb00.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9307 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9307 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9307 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times8 [3] \C.DP.ISB.sb00.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times8 [2] = \C.DP.ISB.sb00.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9311 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9311 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [7] \C.DP.ISB.sb00.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9311 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [7] \C.DP.ISB.sb00.B.mult_byte3.times16 [3] \C.DP.ISB.sb00.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times16 [2] = \C.DP.ISB.sb00.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9315 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9315 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [6] \C.DP.ISB.sb00.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9315 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [6] \C.DP.ISB.sb00.B.mult_byte3.times32 [3] \C.DP.ISB.sb00.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times32 [2] = \C.DP.ISB.sb00.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9319 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9319 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [5] \C.DP.ISB.sb00.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9319 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [5] \C.DP.ISB.sb00.B.mult_byte3.times64 [3] \C.DP.ISB.sb00.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times64 [2] = \C.DP.ISB.sb00.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9323 [2:1] \C.DP.ISB.sb00.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9323 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9323 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte3.times128 [2] = \C.DP.ISB.sb00.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9355 [2:1] \C.DP.ISB.sb00.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9355 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9355 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times2 [3] \C.DP.ISB.sb00.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times2 [2] = \C.DP.ISB.sb00.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9359 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9359 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9359 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times4 [3] \C.DP.ISB.sb00.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times4 [2] = \C.DP.ISB.sb00.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9363 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9363 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9363 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times8 [3] \C.DP.ISB.sb00.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times8 [2] = \C.DP.ISB.sb00.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9367 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9367 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [7] \C.DP.ISB.sb00.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9367 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [7] \C.DP.ISB.sb00.B.mult_byte4.times16 [3] \C.DP.ISB.sb00.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times16 [2] = \C.DP.ISB.sb00.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9371 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9371 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [6] \C.DP.ISB.sb00.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9371 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [6] \C.DP.ISB.sb00.B.mult_byte4.times32 [3] \C.DP.ISB.sb00.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times32 [2] = \C.DP.ISB.sb00.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9375 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9375 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [5] \C.DP.ISB.sb00.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9375 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [5] \C.DP.ISB.sb00.B.mult_byte4.times64 [3] \C.DP.ISB.sb00.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times64 [2] = \C.DP.ISB.sb00.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9379 [2:1] \C.DP.ISB.sb00.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9379 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9379 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte4.times128 [2] = \C.DP.ISB.sb00.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9411 [2:1] \C.DP.ISB.sb00.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9411 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb00.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9411 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times2 [3] \C.DP.ISB.sb00.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times2 [2] = \C.DP.ISB.sb00.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9415 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9415 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9415 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times4 [3] \C.DP.ISB.sb00.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times4 [2] = \C.DP.ISB.sb00.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9419 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9419 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9419 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times8 [3] \C.DP.ISB.sb00.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times8 [2] = \C.DP.ISB.sb00.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9423 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9423 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [7] \C.DP.ISB.sb00.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9423 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [7] \C.DP.ISB.sb00.B.mult_byte5.times16 [3] \C.DP.ISB.sb00.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times16 [2] = \C.DP.ISB.sb00.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9427 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9427 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [6] \C.DP.ISB.sb00.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9427 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [6] \C.DP.ISB.sb00.B.mult_byte5.times32 [3] \C.DP.ISB.sb00.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times32 [2] = \C.DP.ISB.sb00.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9431 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9431 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [5] \C.DP.ISB.sb00.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9431 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [5] \C.DP.ISB.sb00.B.mult_byte5.times64 [3] \C.DP.ISB.sb00.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times64 [2] = \C.DP.ISB.sb00.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9435 [2:1] \C.DP.ISB.sb00.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9435 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9435 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte5.times128 [2] = \C.DP.ISB.sb00.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9467 [2:1] \C.DP.ISB.sb00.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9467 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb00.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9467 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times2 [3] \C.DP.ISB.sb00.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times2 [2] = \C.DP.ISB.sb00.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9471 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9471 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9471 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times4 [3] \C.DP.ISB.sb00.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times4 [2] = \C.DP.ISB.sb00.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9475 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9475 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9475 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times8 [3] \C.DP.ISB.sb00.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times8 [2] = \C.DP.ISB.sb00.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9479 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9479 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [7] \C.DP.ISB.sb00.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9479 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [7] \C.DP.ISB.sb00.B.mult_byte6.times16 [3] \C.DP.ISB.sb00.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times16 [2] = \C.DP.ISB.sb00.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9483 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9483 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [6] \C.DP.ISB.sb00.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9483 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [6] \C.DP.ISB.sb00.B.mult_byte6.times32 [3] \C.DP.ISB.sb00.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times32 [2] = \C.DP.ISB.sb00.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9487 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9487 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [5] \C.DP.ISB.sb00.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9487 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [5] \C.DP.ISB.sb00.B.mult_byte6.times64 [3] \C.DP.ISB.sb00.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times64 [2] = \C.DP.ISB.sb00.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9491 [2:1] \C.DP.ISB.sb00.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9491 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9491 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte6.times128 [2] = \C.DP.ISB.sb00.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9187 [2:1] \C.DP.ISB.sb00.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9187 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9187 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times2 [3] \C.DP.ISB.sb00.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times2 [2] = \C.DP.ISB.sb00.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9191 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9191 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9191 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times4 [3] \C.DP.ISB.sb00.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times4 [2] = \C.DP.ISB.sb00.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9195 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9195 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9195 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times8 [3] \C.DP.ISB.sb00.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times8 [2] = \C.DP.ISB.sb00.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9199 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9199 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [7] \C.DP.ISB.sb00.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9199 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [7] \C.DP.ISB.sb00.B.mult_byte1.times16 [3] \C.DP.ISB.sb00.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times16 [2] = \C.DP.ISB.sb00.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9203 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9203 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [6] \C.DP.ISB.sb00.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9203 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [6] \C.DP.ISB.sb00.B.mult_byte1.times32 [3] \C.DP.ISB.sb00.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times32 [2] = \C.DP.ISB.sb00.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9207 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9207 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [5] \C.DP.ISB.sb00.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9207 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [5] \C.DP.ISB.sb00.B.mult_byte1.times64 [3] \C.DP.ISB.sb00.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times64 [2] = \C.DP.ISB.sb00.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte7.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9211 [2:1] \C.DP.ISB.sb00.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9211 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9211 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte1.times128 [2] = \C.DP.ISB.sb00.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9215 [2:1] \C.DP.ISB.sb00.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9215 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9215 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times2 [3] \C.DP.ISB.sb00.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times2 [2] = \C.DP.ISB.sb00.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9219 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9219 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9219 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times4 [3] \C.DP.ISB.sb00.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times4 [2] = \C.DP.ISB.sb00.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9223 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9223 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9223 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte8.times8 [3] \C.DP.ISB.sb00.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times8 [2] = \C.DP.ISB.sb00.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9227 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9227 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [7] \C.DP.ISB.sb00.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9227 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [7] \C.DP.ISB.sb00.B.mult_byte8.times16 [3] \C.DP.ISB.sb00.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times16 [2] = \C.DP.ISB.sb00.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9231 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9231 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [6] \C.DP.ISB.sb00.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9231 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [6] \C.DP.ISB.sb00.B.mult_byte8.times32 [3] \C.DP.ISB.sb00.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times32 [2] = \C.DP.ISB.sb00.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9235 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9235 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [5] \C.DP.ISB.sb00.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9235 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [5] \C.DP.ISB.sb00.B.mult_byte8.times64 [3] \C.DP.ISB.sb00.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times64 [2] = \C.DP.ISB.sb00.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9239 [2:1] \C.DP.ISB.sb00.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9239 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9239 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte8.times128 [2] = \C.DP.ISB.sb00.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9271 [2:1] \C.DP.ISB.sb00.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9271 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb00.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9271 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times2 [3] \C.DP.ISB.sb00.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times2 [2] = \C.DP.ISB.sb00.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9275 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9275 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9275 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times4 [3] \C.DP.ISB.sb00.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times4 [2] = \C.DP.ISB.sb00.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9279 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9279 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9279 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb00.B.mult_byte9.times8 [3] \C.DP.ISB.sb00.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times8 [2] = \C.DP.ISB.sb00.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9283 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9283 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [7] \C.DP.ISB.sb00.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9283 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [7] \C.DP.ISB.sb00.B.mult_byte9.times16 [3] \C.DP.ISB.sb00.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times16 [2] = \C.DP.ISB.sb00.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9287 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9287 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [6] \C.DP.ISB.sb00.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9287 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [6] \C.DP.ISB.sb00.B.mult_byte9.times32 [3] \C.DP.ISB.sb00.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times32 [2] = \C.DP.ISB.sb00.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9291 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9291 [0] 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [5] \C.DP.ISB.sb00.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9291 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [5] \C.DP.ISB.sb00.B.mult_byte9.times64 [3] \C.DP.ISB.sb00.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times64 [2] = \C.DP.ISB.sb00.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9295 [2:1] \C.DP.ISB.sb00.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9295 [0] 1'1 }, Y=\C.DP.ISB.sb00.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb00.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb00.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9295 1'1 }, Y={ \C.DP.ISB.sb00.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb00.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb00.B.mult_byte9.times128 [2] = \C.DP.ISB.sb00.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8823 [2:1] \C.DP.ISB.sb01.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8823 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8823 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times2 [3] \C.DP.ISB.sb01.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times2 [2] = \C.DP.ISB.sb01.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8827 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8827 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8827 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times4 [3] \C.DP.ISB.sb01.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times4 [2] = \C.DP.ISB.sb01.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8831 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8831 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8831 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times8 [3] \C.DP.ISB.sb01.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times8 [2] = \C.DP.ISB.sb01.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8835 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8835 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [7] \C.DP.ISB.sb01.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8835 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [7] \C.DP.ISB.sb01.B.mult_byte0.times16 [3] \C.DP.ISB.sb01.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times16 [2] = \C.DP.ISB.sb01.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8839 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8839 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [6] \C.DP.ISB.sb01.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8839 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [6] \C.DP.ISB.sb01.B.mult_byte0.times32 [3] \C.DP.ISB.sb01.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times32 [2] = \C.DP.ISB.sb01.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8843 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8843 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [5] \C.DP.ISB.sb01.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8843 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [5] \C.DP.ISB.sb01.B.mult_byte0.times64 [3] \C.DP.ISB.sb01.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times64 [2] = \C.DP.ISB.sb01.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8847 [2:1] \C.DP.ISB.sb01.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8847 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8847 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte0.times128 [2] = \C.DP.ISB.sb01.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8851 [2:1] \C.DP.ISB.sb01.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8851 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8851 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times2 [3] \C.DP.ISB.sb01.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times2 [2] = \C.DP.ISB.sb01.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8855 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8855 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8855 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times4 [3] \C.DP.ISB.sb01.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times4 [2] = \C.DP.ISB.sb01.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8859 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8859 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8859 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times8 [3] \C.DP.ISB.sb01.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times8 [2] = \C.DP.ISB.sb01.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8863 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8863 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [7] \C.DP.ISB.sb01.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8863 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [7] \C.DP.ISB.sb01.B.mult_byte1.times16 [3] \C.DP.ISB.sb01.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times16 [2] = \C.DP.ISB.sb01.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8867 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8867 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [6] \C.DP.ISB.sb01.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8867 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [6] \C.DP.ISB.sb01.B.mult_byte1.times32 [3] \C.DP.ISB.sb01.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times32 [2] = \C.DP.ISB.sb01.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8871 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8871 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [5] \C.DP.ISB.sb01.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8871 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [5] \C.DP.ISB.sb01.B.mult_byte1.times64 [3] \C.DP.ISB.sb01.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times64 [2] = \C.DP.ISB.sb01.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8875 [2:1] \C.DP.ISB.sb01.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8875 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8875 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte1.times128 [2] = \C.DP.ISB.sb01.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8991 [2:1] \C.DP.ISB.sb01.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8991 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8991 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times2 [3] \C.DP.ISB.sb01.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times2 [2] = \C.DP.ISB.sb01.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8995 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8995 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8995 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times4 [3] \C.DP.ISB.sb01.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times4 [2] = \C.DP.ISB.sb01.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8999 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8999 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8999 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte10.times8 [3] \C.DP.ISB.sb01.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times8 [2] = \C.DP.ISB.sb01.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9003 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9003 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [7] \C.DP.ISB.sb01.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9003 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [7] \C.DP.ISB.sb01.B.mult_byte10.times16 [3] \C.DP.ISB.sb01.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times16 [2] = \C.DP.ISB.sb01.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9007 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9007 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [6] \C.DP.ISB.sb01.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9007 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [6] \C.DP.ISB.sb01.B.mult_byte10.times32 [3] \C.DP.ISB.sb01.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times32 [2] = \C.DP.ISB.sb01.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9011 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9011 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [5] \C.DP.ISB.sb01.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9011 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [5] \C.DP.ISB.sb01.B.mult_byte10.times64 [3] \C.DP.ISB.sb01.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times64 [2] = \C.DP.ISB.sb01.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9015 [2:1] \C.DP.ISB.sb01.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9015 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9015 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte10.times128 [2] = \C.DP.ISB.sb01.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9047 [2:1] \C.DP.ISB.sb01.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9047 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9047 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times2 [3] \C.DP.ISB.sb01.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times2 [2] = \C.DP.ISB.sb01.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9051 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9051 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9051 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times4 [3] \C.DP.ISB.sb01.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times4 [2] = \C.DP.ISB.sb01.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9055 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9055 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9055 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte11.times8 [3] \C.DP.ISB.sb01.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times8 [2] = \C.DP.ISB.sb01.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9059 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9059 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [7] \C.DP.ISB.sb01.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9059 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [7] \C.DP.ISB.sb01.B.mult_byte11.times16 [3] \C.DP.ISB.sb01.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times16 [2] = \C.DP.ISB.sb01.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9063 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9063 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [6] \C.DP.ISB.sb01.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9063 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [6] \C.DP.ISB.sb01.B.mult_byte11.times32 [3] \C.DP.ISB.sb01.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times32 [2] = \C.DP.ISB.sb01.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9067 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9067 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [5] \C.DP.ISB.sb01.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9067 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [5] \C.DP.ISB.sb01.B.mult_byte11.times64 [3] \C.DP.ISB.sb01.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times64 [2] = \C.DP.ISB.sb01.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9071 [2:1] \C.DP.ISB.sb01.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9071 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9071 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte11.times128 [2] = \C.DP.ISB.sb01.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9103 [2:1] \C.DP.ISB.sb01.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9103 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9103 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times2 [3] \C.DP.ISB.sb01.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times2 [2] = \C.DP.ISB.sb01.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9107 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9107 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9107 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times4 [3] \C.DP.ISB.sb01.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times4 [2] = \C.DP.ISB.sb01.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9111 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9111 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9111 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte12.times8 [3] \C.DP.ISB.sb01.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times8 [2] = \C.DP.ISB.sb01.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9115 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9115 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [7] \C.DP.ISB.sb01.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9115 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [7] \C.DP.ISB.sb01.B.mult_byte12.times16 [3] \C.DP.ISB.sb01.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times16 [2] = \C.DP.ISB.sb01.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9119 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9119 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [6] \C.DP.ISB.sb01.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9119 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [6] \C.DP.ISB.sb01.B.mult_byte12.times32 [3] \C.DP.ISB.sb01.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times32 [2] = \C.DP.ISB.sb01.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9123 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9123 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [5] \C.DP.ISB.sb01.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9123 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [5] \C.DP.ISB.sb01.B.mult_byte12.times64 [3] \C.DP.ISB.sb01.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times64 [2] = \C.DP.ISB.sb01.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9127 [2:1] \C.DP.ISB.sb01.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9127 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9127 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte12.times128 [2] = \C.DP.ISB.sb01.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8907 [2:1] \C.DP.ISB.sb01.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8907 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8907 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times2 [3] \C.DP.ISB.sb01.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times2 [2] = \C.DP.ISB.sb01.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8911 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8911 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8911 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times4 [3] \C.DP.ISB.sb01.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times4 [2] = \C.DP.ISB.sb01.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8915 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8915 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8915 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times8 [3] \C.DP.ISB.sb01.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times8 [2] = \C.DP.ISB.sb01.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8919 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8919 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [7] \C.DP.ISB.sb01.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8919 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [7] \C.DP.ISB.sb01.B.mult_byte2.times16 [3] \C.DP.ISB.sb01.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times16 [2] = \C.DP.ISB.sb01.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8923 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8923 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [6] \C.DP.ISB.sb01.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8923 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [6] \C.DP.ISB.sb01.B.mult_byte2.times32 [3] \C.DP.ISB.sb01.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times32 [2] = \C.DP.ISB.sb01.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8927 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8927 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [5] \C.DP.ISB.sb01.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8927 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [5] \C.DP.ISB.sb01.B.mult_byte2.times64 [3] \C.DP.ISB.sb01.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times64 [2] = \C.DP.ISB.sb01.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8931 [2:1] \C.DP.ISB.sb01.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8931 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8931 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte2.times128 [2] = \C.DP.ISB.sb01.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8963 [2:1] \C.DP.ISB.sb01.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8963 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8963 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times2 [3] \C.DP.ISB.sb01.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times2 [2] = \C.DP.ISB.sb01.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8967 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8967 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8967 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times4 [3] \C.DP.ISB.sb01.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times4 [2] = \C.DP.ISB.sb01.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8971 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8971 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8971 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times8 [3] \C.DP.ISB.sb01.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times8 [2] = \C.DP.ISB.sb01.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8975 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8975 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [7] \C.DP.ISB.sb01.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8975 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [7] \C.DP.ISB.sb01.B.mult_byte3.times16 [3] \C.DP.ISB.sb01.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times16 [2] = \C.DP.ISB.sb01.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8979 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8979 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [6] \C.DP.ISB.sb01.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8979 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [6] \C.DP.ISB.sb01.B.mult_byte3.times32 [3] \C.DP.ISB.sb01.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times32 [2] = \C.DP.ISB.sb01.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8983 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8983 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [5] \C.DP.ISB.sb01.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8983 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [5] \C.DP.ISB.sb01.B.mult_byte3.times64 [3] \C.DP.ISB.sb01.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times64 [2] = \C.DP.ISB.sb01.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8987 [2:1] \C.DP.ISB.sb01.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8987 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8987 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte3.times128 [2] = \C.DP.ISB.sb01.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9019 [2:1] \C.DP.ISB.sb01.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9019 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9019 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times2 [3] \C.DP.ISB.sb01.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times2 [2] = \C.DP.ISB.sb01.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9023 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9023 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9023 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times4 [3] \C.DP.ISB.sb01.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times4 [2] = \C.DP.ISB.sb01.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9027 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9027 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9027 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times8 [3] \C.DP.ISB.sb01.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times8 [2] = \C.DP.ISB.sb01.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9031 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9031 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [7] \C.DP.ISB.sb01.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9031 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [7] \C.DP.ISB.sb01.B.mult_byte4.times16 [3] \C.DP.ISB.sb01.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times16 [2] = \C.DP.ISB.sb01.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9035 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9035 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [6] \C.DP.ISB.sb01.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9035 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [6] \C.DP.ISB.sb01.B.mult_byte4.times32 [3] \C.DP.ISB.sb01.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times32 [2] = \C.DP.ISB.sb01.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9039 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9039 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [5] \C.DP.ISB.sb01.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9039 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [5] \C.DP.ISB.sb01.B.mult_byte4.times64 [3] \C.DP.ISB.sb01.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times64 [2] = \C.DP.ISB.sb01.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9043 [2:1] \C.DP.ISB.sb01.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9043 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9043 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte4.times128 [2] = \C.DP.ISB.sb01.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9075 [2:1] \C.DP.ISB.sb01.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9075 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb01.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9075 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times2 [3] \C.DP.ISB.sb01.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times2 [2] = \C.DP.ISB.sb01.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9079 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9079 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9079 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times4 [3] \C.DP.ISB.sb01.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times4 [2] = \C.DP.ISB.sb01.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9083 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9083 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9083 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times8 [3] \C.DP.ISB.sb01.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times8 [2] = \C.DP.ISB.sb01.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9087 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9087 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [7] \C.DP.ISB.sb01.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9087 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [7] \C.DP.ISB.sb01.B.mult_byte5.times16 [3] \C.DP.ISB.sb01.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times16 [2] = \C.DP.ISB.sb01.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9091 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9091 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [6] \C.DP.ISB.sb01.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9091 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [6] \C.DP.ISB.sb01.B.mult_byte5.times32 [3] \C.DP.ISB.sb01.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times32 [2] = \C.DP.ISB.sb01.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9095 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9095 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [5] \C.DP.ISB.sb01.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9095 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [5] \C.DP.ISB.sb01.B.mult_byte5.times64 [3] \C.DP.ISB.sb01.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times64 [2] = \C.DP.ISB.sb01.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9099 [2:1] \C.DP.ISB.sb01.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9099 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9099 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte5.times128 [2] = \C.DP.ISB.sb01.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9131 [2:1] \C.DP.ISB.sb01.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9131 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb01.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9131 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times2 [3] \C.DP.ISB.sb01.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times2 [2] = \C.DP.ISB.sb01.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9135 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9135 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9135 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times4 [3] \C.DP.ISB.sb01.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times4 [2] = \C.DP.ISB.sb01.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9139 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9139 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9139 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times8 [3] \C.DP.ISB.sb01.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times8 [2] = \C.DP.ISB.sb01.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9143 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9143 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [7] \C.DP.ISB.sb01.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9143 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [7] \C.DP.ISB.sb01.B.mult_byte6.times16 [3] \C.DP.ISB.sb01.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times16 [2] = \C.DP.ISB.sb01.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9147 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9147 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [6] \C.DP.ISB.sb01.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9147 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [6] \C.DP.ISB.sb01.B.mult_byte6.times32 [3] \C.DP.ISB.sb01.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times32 [2] = \C.DP.ISB.sb01.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9151 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9151 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [5] \C.DP.ISB.sb01.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9151 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [5] \C.DP.ISB.sb01.B.mult_byte6.times64 [3] \C.DP.ISB.sb01.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times64 [2] = \C.DP.ISB.sb01.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9155 [2:1] \C.DP.ISB.sb01.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9155 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9155 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte6.times128 [2] = \C.DP.ISB.sb01.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8879 [2:1] \C.DP.ISB.sb01.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8879 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8879 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times2 [3] \C.DP.ISB.sb01.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times2 [2] = \C.DP.ISB.sb01.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8883 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8883 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8883 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times4 [3] \C.DP.ISB.sb01.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times4 [2] = \C.DP.ISB.sb01.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8887 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8887 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8887 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte8.times8 [3] \C.DP.ISB.sb01.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times8 [2] = \C.DP.ISB.sb01.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8891 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8891 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [7] \C.DP.ISB.sb01.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8891 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [7] \C.DP.ISB.sb01.B.mult_byte8.times16 [3] \C.DP.ISB.sb01.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times16 [2] = \C.DP.ISB.sb01.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8895 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8895 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [6] \C.DP.ISB.sb01.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8895 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [6] \C.DP.ISB.sb01.B.mult_byte8.times32 [3] \C.DP.ISB.sb01.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times32 [2] = \C.DP.ISB.sb01.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8899 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8899 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [5] \C.DP.ISB.sb01.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8899 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [5] \C.DP.ISB.sb01.B.mult_byte8.times64 [3] \C.DP.ISB.sb01.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times64 [2] = \C.DP.ISB.sb01.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8903 [2:1] \C.DP.ISB.sb01.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8903 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8903 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte8.times128 [2] = \C.DP.ISB.sb01.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8935 [2:1] \C.DP.ISB.sb01.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8935 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb01.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8935 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times2 [3] \C.DP.ISB.sb01.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times2 [2] = \C.DP.ISB.sb01.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8939 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8939 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8939 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times4 [3] \C.DP.ISB.sb01.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times4 [2] = \C.DP.ISB.sb01.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8943 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8943 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8943 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb01.B.mult_byte9.times8 [3] \C.DP.ISB.sb01.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times8 [2] = \C.DP.ISB.sb01.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8947 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8947 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [7] \C.DP.ISB.sb01.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8947 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [7] \C.DP.ISB.sb01.B.mult_byte9.times16 [3] \C.DP.ISB.sb01.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times16 [2] = \C.DP.ISB.sb01.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8951 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8951 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [6] \C.DP.ISB.sb01.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8951 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [6] \C.DP.ISB.sb01.B.mult_byte9.times32 [3] \C.DP.ISB.sb01.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times32 [2] = \C.DP.ISB.sb01.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8955 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8955 [0] 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [5] \C.DP.ISB.sb01.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8955 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [5] \C.DP.ISB.sb01.B.mult_byte9.times64 [3] \C.DP.ISB.sb01.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times64 [2] = \C.DP.ISB.sb01.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8959 [2:1] \C.DP.ISB.sb01.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8959 [0] 1'1 }, Y=\C.DP.ISB.sb01.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb01.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb01.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8959 1'1 }, Y={ \C.DP.ISB.sb01.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb01.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb01.B.mult_byte9.times128 [2] = \C.DP.ISB.sb01.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8487 [2:1] \C.DP.ISB.sb02.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8487 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8487 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times2 [3] \C.DP.ISB.sb02.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times2 [2] = \C.DP.ISB.sb02.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8491 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8491 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8491 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times4 [3] \C.DP.ISB.sb02.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times4 [2] = \C.DP.ISB.sb02.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8495 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8495 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8495 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times8 [3] \C.DP.ISB.sb02.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times8 [2] = \C.DP.ISB.sb02.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8499 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8499 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [7] \C.DP.ISB.sb02.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8499 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [7] \C.DP.ISB.sb02.B.mult_byte0.times16 [3] \C.DP.ISB.sb02.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times16 [2] = \C.DP.ISB.sb02.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8503 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8503 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [6] \C.DP.ISB.sb02.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8503 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [6] \C.DP.ISB.sb02.B.mult_byte0.times32 [3] \C.DP.ISB.sb02.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times32 [2] = \C.DP.ISB.sb02.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8507 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8507 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [5] \C.DP.ISB.sb02.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8507 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [5] \C.DP.ISB.sb02.B.mult_byte0.times64 [3] \C.DP.ISB.sb02.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times64 [2] = \C.DP.ISB.sb02.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8511 [2:1] \C.DP.ISB.sb02.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8511 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8511 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte0.times128 [2] = \C.DP.ISB.sb02.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8515 [2:1] \C.DP.ISB.sb02.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8515 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8515 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times2 [3] \C.DP.ISB.sb02.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times2 [2] = \C.DP.ISB.sb02.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8519 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8519 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8519 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times4 [3] \C.DP.ISB.sb02.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times4 [2] = \C.DP.ISB.sb02.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8523 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8523 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8523 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times8 [3] \C.DP.ISB.sb02.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times8 [2] = \C.DP.ISB.sb02.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8527 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8527 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [7] \C.DP.ISB.sb02.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8527 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [7] \C.DP.ISB.sb02.B.mult_byte1.times16 [3] \C.DP.ISB.sb02.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times16 [2] = \C.DP.ISB.sb02.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8531 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8531 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [6] \C.DP.ISB.sb02.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8531 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [6] \C.DP.ISB.sb02.B.mult_byte1.times32 [3] \C.DP.ISB.sb02.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times32 [2] = \C.DP.ISB.sb02.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8535 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8535 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [5] \C.DP.ISB.sb02.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8535 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [5] \C.DP.ISB.sb02.B.mult_byte1.times64 [3] \C.DP.ISB.sb02.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times64 [2] = \C.DP.ISB.sb02.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8539 [2:1] \C.DP.ISB.sb02.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8539 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8539 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte1.times128 [2] = \C.DP.ISB.sb02.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8655 [2:1] \C.DP.ISB.sb02.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8655 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8655 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times2 [3] \C.DP.ISB.sb02.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times2 [2] = \C.DP.ISB.sb02.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8659 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8659 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8659 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times4 [3] \C.DP.ISB.sb02.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times4 [2] = \C.DP.ISB.sb02.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8663 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8663 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8663 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte10.times8 [3] \C.DP.ISB.sb02.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times8 [2] = \C.DP.ISB.sb02.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8667 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8667 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [7] \C.DP.ISB.sb02.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8667 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [7] \C.DP.ISB.sb02.B.mult_byte10.times16 [3] \C.DP.ISB.sb02.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times16 [2] = \C.DP.ISB.sb02.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8671 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8671 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [6] \C.DP.ISB.sb02.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8671 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [6] \C.DP.ISB.sb02.B.mult_byte10.times32 [3] \C.DP.ISB.sb02.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times32 [2] = \C.DP.ISB.sb02.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8675 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8675 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [5] \C.DP.ISB.sb02.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8675 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [5] \C.DP.ISB.sb02.B.mult_byte10.times64 [3] \C.DP.ISB.sb02.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times64 [2] = \C.DP.ISB.sb02.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8679 [2:1] \C.DP.ISB.sb02.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8679 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8679 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte10.times128 [2] = \C.DP.ISB.sb02.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8711 [2:1] \C.DP.ISB.sb02.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8711 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8711 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times2 [3] \C.DP.ISB.sb02.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times2 [2] = \C.DP.ISB.sb02.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8715 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8715 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8715 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times4 [3] \C.DP.ISB.sb02.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times4 [2] = \C.DP.ISB.sb02.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8719 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8719 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8719 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte11.times8 [3] \C.DP.ISB.sb02.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times8 [2] = \C.DP.ISB.sb02.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8723 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8723 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [7] \C.DP.ISB.sb02.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8723 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [7] \C.DP.ISB.sb02.B.mult_byte11.times16 [3] \C.DP.ISB.sb02.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times16 [2] = \C.DP.ISB.sb02.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8727 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8727 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [6] \C.DP.ISB.sb02.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8727 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [6] \C.DP.ISB.sb02.B.mult_byte11.times32 [3] \C.DP.ISB.sb02.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times32 [2] = \C.DP.ISB.sb02.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8731 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8731 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [5] \C.DP.ISB.sb02.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8731 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [5] \C.DP.ISB.sb02.B.mult_byte11.times64 [3] \C.DP.ISB.sb02.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times64 [2] = \C.DP.ISB.sb02.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8735 [2:1] \C.DP.ISB.sb02.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8735 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8735 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte11.times128 [2] = \C.DP.ISB.sb02.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8767 [2:1] \C.DP.ISB.sb02.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8767 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8767 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times2 [3] \C.DP.ISB.sb02.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times2 [2] = \C.DP.ISB.sb02.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8771 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8771 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8771 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times4 [3] \C.DP.ISB.sb02.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times4 [2] = \C.DP.ISB.sb02.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8775 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8775 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8775 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte12.times8 [3] \C.DP.ISB.sb02.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times8 [2] = \C.DP.ISB.sb02.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8779 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8779 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [7] \C.DP.ISB.sb02.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8779 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [7] \C.DP.ISB.sb02.B.mult_byte12.times16 [3] \C.DP.ISB.sb02.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times16 [2] = \C.DP.ISB.sb02.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8783 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8783 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [6] \C.DP.ISB.sb02.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8783 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [6] \C.DP.ISB.sb02.B.mult_byte12.times32 [3] \C.DP.ISB.sb02.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times32 [2] = \C.DP.ISB.sb02.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8787 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8787 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [5] \C.DP.ISB.sb02.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8787 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [5] \C.DP.ISB.sb02.B.mult_byte12.times64 [3] \C.DP.ISB.sb02.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times64 [2] = \C.DP.ISB.sb02.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8791 [2:1] \C.DP.ISB.sb02.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8791 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8791 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte12.times128 [2] = \C.DP.ISB.sb02.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8571 [2:1] \C.DP.ISB.sb02.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8571 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8571 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times2 [3] \C.DP.ISB.sb02.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times2 [2] = \C.DP.ISB.sb02.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8575 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8575 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8575 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times4 [3] \C.DP.ISB.sb02.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times4 [2] = \C.DP.ISB.sb02.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8579 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8579 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8579 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times8 [3] \C.DP.ISB.sb02.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times8 [2] = \C.DP.ISB.sb02.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8583 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8583 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [7] \C.DP.ISB.sb02.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8583 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [7] \C.DP.ISB.sb02.B.mult_byte2.times16 [3] \C.DP.ISB.sb02.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times16 [2] = \C.DP.ISB.sb02.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8587 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8587 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [6] \C.DP.ISB.sb02.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8587 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [6] \C.DP.ISB.sb02.B.mult_byte2.times32 [3] \C.DP.ISB.sb02.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times32 [2] = \C.DP.ISB.sb02.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8591 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8591 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [5] \C.DP.ISB.sb02.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8591 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [5] \C.DP.ISB.sb02.B.mult_byte2.times64 [3] \C.DP.ISB.sb02.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times64 [2] = \C.DP.ISB.sb02.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8595 [2:1] \C.DP.ISB.sb02.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8595 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8595 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte2.times128 [2] = \C.DP.ISB.sb02.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8627 [2:1] \C.DP.ISB.sb02.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8627 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8627 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times2 [3] \C.DP.ISB.sb02.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times2 [2] = \C.DP.ISB.sb02.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8631 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8631 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8631 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times4 [3] \C.DP.ISB.sb02.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times4 [2] = \C.DP.ISB.sb02.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8635 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8635 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8635 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times8 [3] \C.DP.ISB.sb02.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times8 [2] = \C.DP.ISB.sb02.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8639 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8639 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [7] \C.DP.ISB.sb02.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8639 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [7] \C.DP.ISB.sb02.B.mult_byte3.times16 [3] \C.DP.ISB.sb02.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times16 [2] = \C.DP.ISB.sb02.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8643 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8643 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [6] \C.DP.ISB.sb02.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8643 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [6] \C.DP.ISB.sb02.B.mult_byte3.times32 [3] \C.DP.ISB.sb02.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times32 [2] = \C.DP.ISB.sb02.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8647 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8647 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [5] \C.DP.ISB.sb02.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8647 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [5] \C.DP.ISB.sb02.B.mult_byte3.times64 [3] \C.DP.ISB.sb02.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times64 [2] = \C.DP.ISB.sb02.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8651 [2:1] \C.DP.ISB.sb02.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8651 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8651 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte3.times128 [2] = \C.DP.ISB.sb02.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8683 [2:1] \C.DP.ISB.sb02.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8683 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8683 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times2 [3] \C.DP.ISB.sb02.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times2 [2] = \C.DP.ISB.sb02.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8687 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8687 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8687 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times4 [3] \C.DP.ISB.sb02.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times4 [2] = \C.DP.ISB.sb02.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8691 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8691 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8691 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times8 [3] \C.DP.ISB.sb02.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times8 [2] = \C.DP.ISB.sb02.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8695 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8695 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [7] \C.DP.ISB.sb02.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8695 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [7] \C.DP.ISB.sb02.B.mult_byte4.times16 [3] \C.DP.ISB.sb02.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times16 [2] = \C.DP.ISB.sb02.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8699 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8699 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [6] \C.DP.ISB.sb02.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8699 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [6] \C.DP.ISB.sb02.B.mult_byte4.times32 [3] \C.DP.ISB.sb02.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times32 [2] = \C.DP.ISB.sb02.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8703 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8703 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [5] \C.DP.ISB.sb02.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8703 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [5] \C.DP.ISB.sb02.B.mult_byte4.times64 [3] \C.DP.ISB.sb02.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times64 [2] = \C.DP.ISB.sb02.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8707 [2:1] \C.DP.ISB.sb02.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8707 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8707 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte4.times128 [2] = \C.DP.ISB.sb02.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8739 [2:1] \C.DP.ISB.sb02.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8739 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb02.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8739 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times2 [3] \C.DP.ISB.sb02.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times2 [2] = \C.DP.ISB.sb02.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8743 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8743 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8743 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times4 [3] \C.DP.ISB.sb02.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times4 [2] = \C.DP.ISB.sb02.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8747 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8747 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8747 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times8 [3] \C.DP.ISB.sb02.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times8 [2] = \C.DP.ISB.sb02.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8751 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8751 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [7] \C.DP.ISB.sb02.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8751 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [7] \C.DP.ISB.sb02.B.mult_byte5.times16 [3] \C.DP.ISB.sb02.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times16 [2] = \C.DP.ISB.sb02.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8755 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8755 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [6] \C.DP.ISB.sb02.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8755 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [6] \C.DP.ISB.sb02.B.mult_byte5.times32 [3] \C.DP.ISB.sb02.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times32 [2] = \C.DP.ISB.sb02.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8759 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8759 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [5] \C.DP.ISB.sb02.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8759 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [5] \C.DP.ISB.sb02.B.mult_byte5.times64 [3] \C.DP.ISB.sb02.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times64 [2] = \C.DP.ISB.sb02.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8763 [2:1] \C.DP.ISB.sb02.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8763 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8763 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte5.times128 [2] = \C.DP.ISB.sb02.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8795 [2:1] \C.DP.ISB.sb02.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8795 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb02.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8795 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times2 [3] \C.DP.ISB.sb02.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times2 [2] = \C.DP.ISB.sb02.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8799 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8799 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8799 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times4 [3] \C.DP.ISB.sb02.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times4 [2] = \C.DP.ISB.sb02.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8803 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8803 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8803 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times8 [3] \C.DP.ISB.sb02.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times8 [2] = \C.DP.ISB.sb02.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8807 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8807 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [7] \C.DP.ISB.sb02.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8807 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [7] \C.DP.ISB.sb02.B.mult_byte6.times16 [3] \C.DP.ISB.sb02.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times16 [2] = \C.DP.ISB.sb02.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8811 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8811 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [6] \C.DP.ISB.sb02.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8811 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [6] \C.DP.ISB.sb02.B.mult_byte6.times32 [3] \C.DP.ISB.sb02.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times32 [2] = \C.DP.ISB.sb02.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8815 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8815 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [5] \C.DP.ISB.sb02.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8815 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [5] \C.DP.ISB.sb02.B.mult_byte6.times64 [3] \C.DP.ISB.sb02.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times64 [2] = \C.DP.ISB.sb02.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8819 [2:1] \C.DP.ISB.sb02.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8819 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8819 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte6.times128 [2] = \C.DP.ISB.sb02.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8543 [2:1] \C.DP.ISB.sb02.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8543 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8543 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times2 [3] \C.DP.ISB.sb02.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times2 [2] = \C.DP.ISB.sb02.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8547 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8547 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8547 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times4 [3] \C.DP.ISB.sb02.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times4 [2] = \C.DP.ISB.sb02.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8551 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8551 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8551 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte8.times8 [3] \C.DP.ISB.sb02.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times8 [2] = \C.DP.ISB.sb02.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8555 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8555 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [7] \C.DP.ISB.sb02.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8555 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [7] \C.DP.ISB.sb02.B.mult_byte8.times16 [3] \C.DP.ISB.sb02.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times16 [2] = \C.DP.ISB.sb02.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8559 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8559 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [6] \C.DP.ISB.sb02.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8559 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [6] \C.DP.ISB.sb02.B.mult_byte8.times32 [3] \C.DP.ISB.sb02.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times32 [2] = \C.DP.ISB.sb02.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8563 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8563 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [5] \C.DP.ISB.sb02.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8563 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [5] \C.DP.ISB.sb02.B.mult_byte8.times64 [3] \C.DP.ISB.sb02.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times64 [2] = \C.DP.ISB.sb02.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8567 [2:1] \C.DP.ISB.sb02.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8567 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8567 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte8.times128 [2] = \C.DP.ISB.sb02.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8599 [2:1] \C.DP.ISB.sb02.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8599 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb02.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8599 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times2 [3] \C.DP.ISB.sb02.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times2 [2] = \C.DP.ISB.sb02.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8603 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8603 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8603 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times4 [3] \C.DP.ISB.sb02.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times4 [2] = \C.DP.ISB.sb02.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8607 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8607 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8607 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb02.B.mult_byte9.times8 [3] \C.DP.ISB.sb02.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times8 [2] = \C.DP.ISB.sb02.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8611 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8611 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [7] \C.DP.ISB.sb02.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8611 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [7] \C.DP.ISB.sb02.B.mult_byte9.times16 [3] \C.DP.ISB.sb02.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times16 [2] = \C.DP.ISB.sb02.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8615 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8615 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [6] \C.DP.ISB.sb02.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8615 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [6] \C.DP.ISB.sb02.B.mult_byte9.times32 [3] \C.DP.ISB.sb02.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times32 [2] = \C.DP.ISB.sb02.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8619 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8619 [0] 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [5] \C.DP.ISB.sb02.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8619 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [5] \C.DP.ISB.sb02.B.mult_byte9.times64 [3] \C.DP.ISB.sb02.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times64 [2] = \C.DP.ISB.sb02.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8623 [2:1] \C.DP.ISB.sb02.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8623 [0] 1'1 }, Y=\C.DP.ISB.sb02.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb02.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb02.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8623 1'1 }, Y={ \C.DP.ISB.sb02.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb02.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb02.B.mult_byte9.times128 [2] = \C.DP.ISB.sb02.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8151 [2:1] \C.DP.ISB.sb03.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8151 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8151 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times2 [3] \C.DP.ISB.sb03.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times2 [2] = \C.DP.ISB.sb03.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8155 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8155 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8155 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times4 [3] \C.DP.ISB.sb03.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times4 [2] = \C.DP.ISB.sb03.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8159 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8159 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8159 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times8 [3] \C.DP.ISB.sb03.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times8 [2] = \C.DP.ISB.sb03.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8163 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8163 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [7] \C.DP.ISB.sb03.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8163 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [7] \C.DP.ISB.sb03.B.mult_byte0.times16 [3] \C.DP.ISB.sb03.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times16 [2] = \C.DP.ISB.sb03.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8167 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8167 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [6] \C.DP.ISB.sb03.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8167 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [6] \C.DP.ISB.sb03.B.mult_byte0.times32 [3] \C.DP.ISB.sb03.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times32 [2] = \C.DP.ISB.sb03.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8171 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8171 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [5] \C.DP.ISB.sb03.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8171 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [5] \C.DP.ISB.sb03.B.mult_byte0.times64 [3] \C.DP.ISB.sb03.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times64 [2] = \C.DP.ISB.sb03.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8175 [2:1] \C.DP.ISB.sb03.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8175 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8175 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte0.times128 [2] = \C.DP.ISB.sb03.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8179 [2:1] \C.DP.ISB.sb03.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8179 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8179 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times2 [3] \C.DP.ISB.sb03.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times2 [2] = \C.DP.ISB.sb03.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8183 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8183 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8183 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times4 [3] \C.DP.ISB.sb03.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times4 [2] = \C.DP.ISB.sb03.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8187 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8187 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8187 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times8 [3] \C.DP.ISB.sb03.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times8 [2] = \C.DP.ISB.sb03.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8191 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8191 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [7] \C.DP.ISB.sb03.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8191 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [7] \C.DP.ISB.sb03.B.mult_byte1.times16 [3] \C.DP.ISB.sb03.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times16 [2] = \C.DP.ISB.sb03.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8195 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8195 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [6] \C.DP.ISB.sb03.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8195 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [6] \C.DP.ISB.sb03.B.mult_byte1.times32 [3] \C.DP.ISB.sb03.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times32 [2] = \C.DP.ISB.sb03.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8199 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8199 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [5] \C.DP.ISB.sb03.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8199 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [5] \C.DP.ISB.sb03.B.mult_byte1.times64 [3] \C.DP.ISB.sb03.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times64 [2] = \C.DP.ISB.sb03.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8203 [2:1] \C.DP.ISB.sb03.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8203 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8203 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte1.times128 [2] = \C.DP.ISB.sb03.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8319 [2:1] \C.DP.ISB.sb03.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8319 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8319 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times2 [3] \C.DP.ISB.sb03.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times2 [2] = \C.DP.ISB.sb03.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8323 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8323 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8323 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times4 [3] \C.DP.ISB.sb03.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times4 [2] = \C.DP.ISB.sb03.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8327 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8327 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8327 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte10.times8 [3] \C.DP.ISB.sb03.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times8 [2] = \C.DP.ISB.sb03.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8331 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8331 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [7] \C.DP.ISB.sb03.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8331 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [7] \C.DP.ISB.sb03.B.mult_byte10.times16 [3] \C.DP.ISB.sb03.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times16 [2] = \C.DP.ISB.sb03.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8335 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8335 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [6] \C.DP.ISB.sb03.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8335 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [6] \C.DP.ISB.sb03.B.mult_byte10.times32 [3] \C.DP.ISB.sb03.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times32 [2] = \C.DP.ISB.sb03.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8339 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8339 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [5] \C.DP.ISB.sb03.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8339 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [5] \C.DP.ISB.sb03.B.mult_byte10.times64 [3] \C.DP.ISB.sb03.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times64 [2] = \C.DP.ISB.sb03.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8343 [2:1] \C.DP.ISB.sb03.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8343 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8343 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte10.times128 [2] = \C.DP.ISB.sb03.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8375 [2:1] \C.DP.ISB.sb03.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8375 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8375 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times2 [3] \C.DP.ISB.sb03.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times2 [2] = \C.DP.ISB.sb03.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8379 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8379 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8379 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times4 [3] \C.DP.ISB.sb03.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times4 [2] = \C.DP.ISB.sb03.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8383 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8383 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8383 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte11.times8 [3] \C.DP.ISB.sb03.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times8 [2] = \C.DP.ISB.sb03.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8387 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8387 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [7] \C.DP.ISB.sb03.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8387 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [7] \C.DP.ISB.sb03.B.mult_byte11.times16 [3] \C.DP.ISB.sb03.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times16 [2] = \C.DP.ISB.sb03.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8391 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8391 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [6] \C.DP.ISB.sb03.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8391 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [6] \C.DP.ISB.sb03.B.mult_byte11.times32 [3] \C.DP.ISB.sb03.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times32 [2] = \C.DP.ISB.sb03.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8395 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8395 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [5] \C.DP.ISB.sb03.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8395 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [5] \C.DP.ISB.sb03.B.mult_byte11.times64 [3] \C.DP.ISB.sb03.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times64 [2] = \C.DP.ISB.sb03.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8399 [2:1] \C.DP.ISB.sb03.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8399 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8399 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte11.times128 [2] = \C.DP.ISB.sb03.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8431 [2:1] \C.DP.ISB.sb03.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8431 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8431 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times2 [3] \C.DP.ISB.sb03.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times2 [2] = \C.DP.ISB.sb03.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8435 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8435 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8435 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times4 [3] \C.DP.ISB.sb03.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times4 [2] = \C.DP.ISB.sb03.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8439 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8439 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8439 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte12.times8 [3] \C.DP.ISB.sb03.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times8 [2] = \C.DP.ISB.sb03.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8443 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8443 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [7] \C.DP.ISB.sb03.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8443 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [7] \C.DP.ISB.sb03.B.mult_byte12.times16 [3] \C.DP.ISB.sb03.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times16 [2] = \C.DP.ISB.sb03.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8447 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8447 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [6] \C.DP.ISB.sb03.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8447 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [6] \C.DP.ISB.sb03.B.mult_byte12.times32 [3] \C.DP.ISB.sb03.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times32 [2] = \C.DP.ISB.sb03.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8451 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8451 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [5] \C.DP.ISB.sb03.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8451 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [5] \C.DP.ISB.sb03.B.mult_byte12.times64 [3] \C.DP.ISB.sb03.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times64 [2] = \C.DP.ISB.sb03.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8455 [2:1] \C.DP.ISB.sb03.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8455 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8455 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte12.times128 [2] = \C.DP.ISB.sb03.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8235 [2:1] \C.DP.ISB.sb03.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8235 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8235 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times2 [3] \C.DP.ISB.sb03.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times2 [2] = \C.DP.ISB.sb03.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8239 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8239 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8239 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times4 [3] \C.DP.ISB.sb03.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times4 [2] = \C.DP.ISB.sb03.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8243 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8243 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8243 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times8 [3] \C.DP.ISB.sb03.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times8 [2] = \C.DP.ISB.sb03.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8247 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8247 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [7] \C.DP.ISB.sb03.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8247 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [7] \C.DP.ISB.sb03.B.mult_byte2.times16 [3] \C.DP.ISB.sb03.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times16 [2] = \C.DP.ISB.sb03.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8251 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8251 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [6] \C.DP.ISB.sb03.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8251 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [6] \C.DP.ISB.sb03.B.mult_byte2.times32 [3] \C.DP.ISB.sb03.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times32 [2] = \C.DP.ISB.sb03.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8255 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8255 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [5] \C.DP.ISB.sb03.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8255 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [5] \C.DP.ISB.sb03.B.mult_byte2.times64 [3] \C.DP.ISB.sb03.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times64 [2] = \C.DP.ISB.sb03.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8259 [2:1] \C.DP.ISB.sb03.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8259 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8259 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte2.times128 [2] = \C.DP.ISB.sb03.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8291 [2:1] \C.DP.ISB.sb03.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8291 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8291 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times2 [3] \C.DP.ISB.sb03.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times2 [2] = \C.DP.ISB.sb03.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8295 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8295 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8295 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times4 [3] \C.DP.ISB.sb03.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times4 [2] = \C.DP.ISB.sb03.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8299 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8299 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8299 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times8 [3] \C.DP.ISB.sb03.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times8 [2] = \C.DP.ISB.sb03.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8303 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8303 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [7] \C.DP.ISB.sb03.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8303 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [7] \C.DP.ISB.sb03.B.mult_byte3.times16 [3] \C.DP.ISB.sb03.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times16 [2] = \C.DP.ISB.sb03.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8307 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8307 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [6] \C.DP.ISB.sb03.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8307 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [6] \C.DP.ISB.sb03.B.mult_byte3.times32 [3] \C.DP.ISB.sb03.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times32 [2] = \C.DP.ISB.sb03.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8311 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8311 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [5] \C.DP.ISB.sb03.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8311 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [5] \C.DP.ISB.sb03.B.mult_byte3.times64 [3] \C.DP.ISB.sb03.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times64 [2] = \C.DP.ISB.sb03.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8315 [2:1] \C.DP.ISB.sb03.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8315 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8315 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte3.times128 [2] = \C.DP.ISB.sb03.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8347 [2:1] \C.DP.ISB.sb03.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8347 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8347 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times2 [3] \C.DP.ISB.sb03.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times2 [2] = \C.DP.ISB.sb03.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8351 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8351 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8351 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times4 [3] \C.DP.ISB.sb03.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times4 [2] = \C.DP.ISB.sb03.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8355 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8355 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8355 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times8 [3] \C.DP.ISB.sb03.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times8 [2] = \C.DP.ISB.sb03.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8359 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8359 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [7] \C.DP.ISB.sb03.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8359 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [7] \C.DP.ISB.sb03.B.mult_byte4.times16 [3] \C.DP.ISB.sb03.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times16 [2] = \C.DP.ISB.sb03.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8363 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8363 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [6] \C.DP.ISB.sb03.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8363 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [6] \C.DP.ISB.sb03.B.mult_byte4.times32 [3] \C.DP.ISB.sb03.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times32 [2] = \C.DP.ISB.sb03.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8367 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8367 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [5] \C.DP.ISB.sb03.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8367 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [5] \C.DP.ISB.sb03.B.mult_byte4.times64 [3] \C.DP.ISB.sb03.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times64 [2] = \C.DP.ISB.sb03.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8371 [2:1] \C.DP.ISB.sb03.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8371 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8371 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte4.times128 [2] = \C.DP.ISB.sb03.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8403 [2:1] \C.DP.ISB.sb03.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8403 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb03.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8403 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times2 [3] \C.DP.ISB.sb03.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times2 [2] = \C.DP.ISB.sb03.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8407 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8407 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8407 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times4 [3] \C.DP.ISB.sb03.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times4 [2] = \C.DP.ISB.sb03.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8411 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8411 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8411 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times8 [3] \C.DP.ISB.sb03.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times8 [2] = \C.DP.ISB.sb03.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8415 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8415 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [7] \C.DP.ISB.sb03.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8415 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [7] \C.DP.ISB.sb03.B.mult_byte5.times16 [3] \C.DP.ISB.sb03.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times16 [2] = \C.DP.ISB.sb03.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8419 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8419 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [6] \C.DP.ISB.sb03.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8419 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [6] \C.DP.ISB.sb03.B.mult_byte5.times32 [3] \C.DP.ISB.sb03.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times32 [2] = \C.DP.ISB.sb03.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8423 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8423 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [5] \C.DP.ISB.sb03.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8423 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [5] \C.DP.ISB.sb03.B.mult_byte5.times64 [3] \C.DP.ISB.sb03.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times64 [2] = \C.DP.ISB.sb03.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8427 [2:1] \C.DP.ISB.sb03.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8427 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8427 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte5.times128 [2] = \C.DP.ISB.sb03.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8459 [2:1] \C.DP.ISB.sb03.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8459 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb03.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8459 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times2 [3] \C.DP.ISB.sb03.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times2 [2] = \C.DP.ISB.sb03.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8463 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8463 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8463 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times4 [3] \C.DP.ISB.sb03.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times4 [2] = \C.DP.ISB.sb03.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8467 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8467 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8467 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times8 [3] \C.DP.ISB.sb03.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times8 [2] = \C.DP.ISB.sb03.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8471 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8471 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [7] \C.DP.ISB.sb03.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8471 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [7] \C.DP.ISB.sb03.B.mult_byte6.times16 [3] \C.DP.ISB.sb03.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times16 [2] = \C.DP.ISB.sb03.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8475 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8475 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [6] \C.DP.ISB.sb03.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8475 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [6] \C.DP.ISB.sb03.B.mult_byte6.times32 [3] \C.DP.ISB.sb03.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times32 [2] = \C.DP.ISB.sb03.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8479 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8479 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [5] \C.DP.ISB.sb03.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8479 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [5] \C.DP.ISB.sb03.B.mult_byte6.times64 [3] \C.DP.ISB.sb03.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times64 [2] = \C.DP.ISB.sb03.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8483 [2:1] \C.DP.ISB.sb03.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8483 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8483 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte6.times128 [2] = \C.DP.ISB.sb03.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8207 [2:1] \C.DP.ISB.sb03.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8207 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8207 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times2 [3] \C.DP.ISB.sb03.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times2 [2] = \C.DP.ISB.sb03.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8211 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8211 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8211 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times4 [3] \C.DP.ISB.sb03.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times4 [2] = \C.DP.ISB.sb03.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8215 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8215 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8215 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte8.times8 [3] \C.DP.ISB.sb03.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times8 [2] = \C.DP.ISB.sb03.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8219 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8219 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [7] \C.DP.ISB.sb03.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8219 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [7] \C.DP.ISB.sb03.B.mult_byte8.times16 [3] \C.DP.ISB.sb03.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times16 [2] = \C.DP.ISB.sb03.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8223 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8223 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [6] \C.DP.ISB.sb03.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8223 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [6] \C.DP.ISB.sb03.B.mult_byte8.times32 [3] \C.DP.ISB.sb03.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times32 [2] = \C.DP.ISB.sb03.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8227 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8227 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [5] \C.DP.ISB.sb03.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8227 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [5] \C.DP.ISB.sb03.B.mult_byte8.times64 [3] \C.DP.ISB.sb03.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times64 [2] = \C.DP.ISB.sb03.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8231 [2:1] \C.DP.ISB.sb03.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8231 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8231 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte8.times128 [2] = \C.DP.ISB.sb03.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8263 [2:1] \C.DP.ISB.sb03.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8263 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb03.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8263 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times2 [3] \C.DP.ISB.sb03.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times2 [2] = \C.DP.ISB.sb03.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8267 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8267 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8267 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times4 [3] \C.DP.ISB.sb03.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times4 [2] = \C.DP.ISB.sb03.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8271 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8271 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8271 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb03.B.mult_byte9.times8 [3] \C.DP.ISB.sb03.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times8 [2] = \C.DP.ISB.sb03.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8275 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8275 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [7] \C.DP.ISB.sb03.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8275 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [7] \C.DP.ISB.sb03.B.mult_byte9.times16 [3] \C.DP.ISB.sb03.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times16 [2] = \C.DP.ISB.sb03.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8279 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8279 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [6] \C.DP.ISB.sb03.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8279 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [6] \C.DP.ISB.sb03.B.mult_byte9.times32 [3] \C.DP.ISB.sb03.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times32 [2] = \C.DP.ISB.sb03.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8283 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8283 [0] 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [5] \C.DP.ISB.sb03.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8283 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [5] \C.DP.ISB.sb03.B.mult_byte9.times64 [3] \C.DP.ISB.sb03.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times64 [2] = \C.DP.ISB.sb03.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8287 [2:1] \C.DP.ISB.sb03.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8287 [0] 1'1 }, Y=\C.DP.ISB.sb03.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb03.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb03.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8287 1'1 }, Y={ \C.DP.ISB.sb03.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb03.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb03.B.mult_byte9.times128 [2] = \C.DP.ISB.sb03.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7815 [2:1] \C.DP.ISB.sb10.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7815 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7815 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times2 [3] \C.DP.ISB.sb10.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times2 [2] = \C.DP.ISB.sb10.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7819 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7819 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7819 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times4 [3] \C.DP.ISB.sb10.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times4 [2] = \C.DP.ISB.sb10.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7823 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7823 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7823 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times8 [3] \C.DP.ISB.sb10.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times8 [2] = \C.DP.ISB.sb10.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7827 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7827 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [7] \C.DP.ISB.sb10.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7827 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [7] \C.DP.ISB.sb10.B.mult_byte0.times16 [3] \C.DP.ISB.sb10.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times16 [2] = \C.DP.ISB.sb10.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7831 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7831 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [6] \C.DP.ISB.sb10.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7831 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [6] \C.DP.ISB.sb10.B.mult_byte0.times32 [3] \C.DP.ISB.sb10.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times32 [2] = \C.DP.ISB.sb10.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7835 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7835 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [5] \C.DP.ISB.sb10.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7835 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [5] \C.DP.ISB.sb10.B.mult_byte0.times64 [3] \C.DP.ISB.sb10.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times64 [2] = \C.DP.ISB.sb10.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7839 [2:1] \C.DP.ISB.sb10.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7839 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7839 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte0.times128 [2] = \C.DP.ISB.sb10.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7843 [2:1] \C.DP.ISB.sb10.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7843 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7843 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times2 [3] \C.DP.ISB.sb10.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times2 [2] = \C.DP.ISB.sb10.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7847 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7847 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7847 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times4 [3] \C.DP.ISB.sb10.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times4 [2] = \C.DP.ISB.sb10.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7851 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7851 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7851 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times8 [3] \C.DP.ISB.sb10.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times8 [2] = \C.DP.ISB.sb10.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7855 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7855 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [7] \C.DP.ISB.sb10.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7855 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [7] \C.DP.ISB.sb10.B.mult_byte1.times16 [3] \C.DP.ISB.sb10.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times16 [2] = \C.DP.ISB.sb10.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7859 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7859 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [6] \C.DP.ISB.sb10.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7859 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [6] \C.DP.ISB.sb10.B.mult_byte1.times32 [3] \C.DP.ISB.sb10.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times32 [2] = \C.DP.ISB.sb10.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7863 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7863 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [5] \C.DP.ISB.sb10.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7863 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [5] \C.DP.ISB.sb10.B.mult_byte1.times64 [3] \C.DP.ISB.sb10.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times64 [2] = \C.DP.ISB.sb10.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7867 [2:1] \C.DP.ISB.sb10.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7867 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7867 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte1.times128 [2] = \C.DP.ISB.sb10.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7983 [2:1] \C.DP.ISB.sb10.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7983 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7983 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times2 [3] \C.DP.ISB.sb10.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times2 [2] = \C.DP.ISB.sb10.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7987 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7987 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7987 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times4 [3] \C.DP.ISB.sb10.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times4 [2] = \C.DP.ISB.sb10.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7991 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7991 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7991 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte10.times8 [3] \C.DP.ISB.sb10.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times8 [2] = \C.DP.ISB.sb10.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7995 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7995 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [7] \C.DP.ISB.sb10.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7995 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [7] \C.DP.ISB.sb10.B.mult_byte10.times16 [3] \C.DP.ISB.sb10.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times16 [2] = \C.DP.ISB.sb10.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7999 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7999 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [6] \C.DP.ISB.sb10.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7999 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [6] \C.DP.ISB.sb10.B.mult_byte10.times32 [3] \C.DP.ISB.sb10.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times32 [2] = \C.DP.ISB.sb10.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8003 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8003 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [5] \C.DP.ISB.sb10.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8003 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [5] \C.DP.ISB.sb10.B.mult_byte10.times64 [3] \C.DP.ISB.sb10.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times64 [2] = \C.DP.ISB.sb10.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8007 [2:1] \C.DP.ISB.sb10.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8007 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8007 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte10.times128 [2] = \C.DP.ISB.sb10.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8039 [2:1] \C.DP.ISB.sb10.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8039 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8039 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times2 [3] \C.DP.ISB.sb10.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times2 [2] = \C.DP.ISB.sb10.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8043 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8043 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8043 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times4 [3] \C.DP.ISB.sb10.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times4 [2] = \C.DP.ISB.sb10.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8047 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8047 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8047 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte11.times8 [3] \C.DP.ISB.sb10.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times8 [2] = \C.DP.ISB.sb10.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8051 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8051 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [7] \C.DP.ISB.sb10.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8051 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [7] \C.DP.ISB.sb10.B.mult_byte11.times16 [3] \C.DP.ISB.sb10.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times16 [2] = \C.DP.ISB.sb10.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8055 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8055 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [6] \C.DP.ISB.sb10.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8055 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [6] \C.DP.ISB.sb10.B.mult_byte11.times32 [3] \C.DP.ISB.sb10.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times32 [2] = \C.DP.ISB.sb10.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8059 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8059 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [5] \C.DP.ISB.sb10.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8059 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [5] \C.DP.ISB.sb10.B.mult_byte11.times64 [3] \C.DP.ISB.sb10.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times64 [2] = \C.DP.ISB.sb10.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8063 [2:1] \C.DP.ISB.sb10.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8063 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8063 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte11.times128 [2] = \C.DP.ISB.sb10.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8095 [2:1] \C.DP.ISB.sb10.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8095 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8095 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times2 [3] \C.DP.ISB.sb10.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times2 [2] = \C.DP.ISB.sb10.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8099 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8099 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8099 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times4 [3] \C.DP.ISB.sb10.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times4 [2] = \C.DP.ISB.sb10.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8103 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8103 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8103 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte12.times8 [3] \C.DP.ISB.sb10.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times8 [2] = \C.DP.ISB.sb10.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8107 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8107 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [7] \C.DP.ISB.sb10.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8107 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [7] \C.DP.ISB.sb10.B.mult_byte12.times16 [3] \C.DP.ISB.sb10.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times16 [2] = \C.DP.ISB.sb10.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8111 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8111 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [6] \C.DP.ISB.sb10.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8111 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [6] \C.DP.ISB.sb10.B.mult_byte12.times32 [3] \C.DP.ISB.sb10.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times32 [2] = \C.DP.ISB.sb10.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8115 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8115 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [5] \C.DP.ISB.sb10.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8115 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [5] \C.DP.ISB.sb10.B.mult_byte12.times64 [3] \C.DP.ISB.sb10.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times64 [2] = \C.DP.ISB.sb10.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8119 [2:1] \C.DP.ISB.sb10.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8119 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8119 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte12.times128 [2] = \C.DP.ISB.sb10.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7899 [2:1] \C.DP.ISB.sb10.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7899 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7899 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times2 [3] \C.DP.ISB.sb10.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times2 [2] = \C.DP.ISB.sb10.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7903 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7903 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7903 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times4 [3] \C.DP.ISB.sb10.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times4 [2] = \C.DP.ISB.sb10.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7907 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7907 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7907 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times8 [3] \C.DP.ISB.sb10.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times8 [2] = \C.DP.ISB.sb10.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7911 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7911 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [7] \C.DP.ISB.sb10.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7911 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [7] \C.DP.ISB.sb10.B.mult_byte2.times16 [3] \C.DP.ISB.sb10.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times16 [2] = \C.DP.ISB.sb10.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7915 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7915 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [6] \C.DP.ISB.sb10.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7915 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [6] \C.DP.ISB.sb10.B.mult_byte2.times32 [3] \C.DP.ISB.sb10.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times32 [2] = \C.DP.ISB.sb10.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7919 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7919 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [5] \C.DP.ISB.sb10.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7919 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [5] \C.DP.ISB.sb10.B.mult_byte2.times64 [3] \C.DP.ISB.sb10.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times64 [2] = \C.DP.ISB.sb10.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7923 [2:1] \C.DP.ISB.sb10.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7923 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7923 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte2.times128 [2] = \C.DP.ISB.sb10.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7955 [2:1] \C.DP.ISB.sb10.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7955 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7955 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times2 [3] \C.DP.ISB.sb10.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times2 [2] = \C.DP.ISB.sb10.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7959 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7959 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7959 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times4 [3] \C.DP.ISB.sb10.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times4 [2] = \C.DP.ISB.sb10.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7963 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7963 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7963 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times8 [3] \C.DP.ISB.sb10.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times8 [2] = \C.DP.ISB.sb10.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7967 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7967 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [7] \C.DP.ISB.sb10.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7967 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [7] \C.DP.ISB.sb10.B.mult_byte3.times16 [3] \C.DP.ISB.sb10.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times16 [2] = \C.DP.ISB.sb10.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7971 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7971 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [6] \C.DP.ISB.sb10.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7971 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [6] \C.DP.ISB.sb10.B.mult_byte3.times32 [3] \C.DP.ISB.sb10.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times32 [2] = \C.DP.ISB.sb10.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7975 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7975 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [5] \C.DP.ISB.sb10.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7975 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [5] \C.DP.ISB.sb10.B.mult_byte3.times64 [3] \C.DP.ISB.sb10.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times64 [2] = \C.DP.ISB.sb10.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7979 [2:1] \C.DP.ISB.sb10.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7979 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7979 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte3.times128 [2] = \C.DP.ISB.sb10.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8011 [2:1] \C.DP.ISB.sb10.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$8011 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8011 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times2 [3] \C.DP.ISB.sb10.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times2 [2] = \C.DP.ISB.sb10.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8015 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8015 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8015 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times4 [3] \C.DP.ISB.sb10.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times4 [2] = \C.DP.ISB.sb10.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8019 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8019 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8019 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times8 [3] \C.DP.ISB.sb10.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times8 [2] = \C.DP.ISB.sb10.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8023 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8023 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [7] \C.DP.ISB.sb10.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8023 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [7] \C.DP.ISB.sb10.B.mult_byte4.times16 [3] \C.DP.ISB.sb10.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times16 [2] = \C.DP.ISB.sb10.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8027 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8027 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [6] \C.DP.ISB.sb10.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8027 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [6] \C.DP.ISB.sb10.B.mult_byte4.times32 [3] \C.DP.ISB.sb10.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times32 [2] = \C.DP.ISB.sb10.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8031 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8031 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [5] \C.DP.ISB.sb10.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8031 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [5] \C.DP.ISB.sb10.B.mult_byte4.times64 [3] \C.DP.ISB.sb10.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times64 [2] = \C.DP.ISB.sb10.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8035 [2:1] \C.DP.ISB.sb10.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8035 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8035 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte4.times128 [2] = \C.DP.ISB.sb10.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8067 [2:1] \C.DP.ISB.sb10.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8067 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb10.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8067 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times2 [3] \C.DP.ISB.sb10.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times2 [2] = \C.DP.ISB.sb10.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8071 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8071 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8071 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times4 [3] \C.DP.ISB.sb10.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times4 [2] = \C.DP.ISB.sb10.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8075 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8075 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8075 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times8 [3] \C.DP.ISB.sb10.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times8 [2] = \C.DP.ISB.sb10.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8079 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8079 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [7] \C.DP.ISB.sb10.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8079 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [7] \C.DP.ISB.sb10.B.mult_byte5.times16 [3] \C.DP.ISB.sb10.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times16 [2] = \C.DP.ISB.sb10.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8083 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8083 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [6] \C.DP.ISB.sb10.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8083 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [6] \C.DP.ISB.sb10.B.mult_byte5.times32 [3] \C.DP.ISB.sb10.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times32 [2] = \C.DP.ISB.sb10.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8087 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8087 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [5] \C.DP.ISB.sb10.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8087 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [5] \C.DP.ISB.sb10.B.mult_byte5.times64 [3] \C.DP.ISB.sb10.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times64 [2] = \C.DP.ISB.sb10.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8091 [2:1] \C.DP.ISB.sb10.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8091 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8091 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte5.times128 [2] = \C.DP.ISB.sb10.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8123 [2:1] \C.DP.ISB.sb10.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8123 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb10.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8123 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times2 [3] \C.DP.ISB.sb10.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times2 [2] = \C.DP.ISB.sb10.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8127 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$8127 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8127 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times4 [3] \C.DP.ISB.sb10.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times4 [2] = \C.DP.ISB.sb10.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8131 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$8131 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8131 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times8 [3] \C.DP.ISB.sb10.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times8 [2] = \C.DP.ISB.sb10.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8135 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$8135 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [7] \C.DP.ISB.sb10.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8135 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [7] \C.DP.ISB.sb10.B.mult_byte6.times16 [3] \C.DP.ISB.sb10.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times16 [2] = \C.DP.ISB.sb10.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8139 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$8139 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [6] \C.DP.ISB.sb10.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8139 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [6] \C.DP.ISB.sb10.B.mult_byte6.times32 [3] \C.DP.ISB.sb10.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times32 [2] = \C.DP.ISB.sb10.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8143 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$8143 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [5] \C.DP.ISB.sb10.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8143 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [5] \C.DP.ISB.sb10.B.mult_byte6.times64 [3] \C.DP.ISB.sb10.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times64 [2] = \C.DP.ISB.sb10.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8147 [2:1] \C.DP.ISB.sb10.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$8147 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$8147 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte6.times128 [2] = \C.DP.ISB.sb10.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7871 [2:1] \C.DP.ISB.sb10.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7871 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7871 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times2 [3] \C.DP.ISB.sb10.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times2 [2] = \C.DP.ISB.sb10.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7875 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7875 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7875 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times4 [3] \C.DP.ISB.sb10.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times4 [2] = \C.DP.ISB.sb10.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7879 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7879 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7879 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte8.times8 [3] \C.DP.ISB.sb10.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times8 [2] = \C.DP.ISB.sb10.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7883 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7883 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [7] \C.DP.ISB.sb10.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7883 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [7] \C.DP.ISB.sb10.B.mult_byte8.times16 [3] \C.DP.ISB.sb10.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times16 [2] = \C.DP.ISB.sb10.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7887 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7887 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [6] \C.DP.ISB.sb10.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7887 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [6] \C.DP.ISB.sb10.B.mult_byte8.times32 [3] \C.DP.ISB.sb10.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times32 [2] = \C.DP.ISB.sb10.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7891 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7891 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [5] \C.DP.ISB.sb10.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7891 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [5] \C.DP.ISB.sb10.B.mult_byte8.times64 [3] \C.DP.ISB.sb10.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times64 [2] = \C.DP.ISB.sb10.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7895 [2:1] \C.DP.ISB.sb10.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7895 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7895 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte8.times128 [2] = \C.DP.ISB.sb10.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7927 [2:1] \C.DP.ISB.sb10.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7927 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb10.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7927 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times2 [3] \C.DP.ISB.sb10.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times2 [2] = \C.DP.ISB.sb10.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7931 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7931 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7931 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times4 [3] \C.DP.ISB.sb10.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times4 [2] = \C.DP.ISB.sb10.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7935 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7935 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7935 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb10.B.mult_byte9.times8 [3] \C.DP.ISB.sb10.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times8 [2] = \C.DP.ISB.sb10.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7939 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7939 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [7] \C.DP.ISB.sb10.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7939 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [7] \C.DP.ISB.sb10.B.mult_byte9.times16 [3] \C.DP.ISB.sb10.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times16 [2] = \C.DP.ISB.sb10.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7943 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7943 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [6] \C.DP.ISB.sb10.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7943 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [6] \C.DP.ISB.sb10.B.mult_byte9.times32 [3] \C.DP.ISB.sb10.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times32 [2] = \C.DP.ISB.sb10.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7947 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7947 [0] 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [5] \C.DP.ISB.sb10.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7947 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [5] \C.DP.ISB.sb10.B.mult_byte9.times64 [3] \C.DP.ISB.sb10.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times64 [2] = \C.DP.ISB.sb10.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7951 [2:1] \C.DP.ISB.sb10.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7951 [0] 1'1 }, Y=\C.DP.ISB.sb10.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb10.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb10.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7951 1'1 }, Y={ \C.DP.ISB.sb10.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb10.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb10.B.mult_byte9.times128 [2] = \C.DP.ISB.sb10.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7479 [2:1] \C.DP.ISB.sb11.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7479 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7479 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times2 [3] \C.DP.ISB.sb11.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times2 [2] = \C.DP.ISB.sb11.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7483 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7483 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7483 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times4 [3] \C.DP.ISB.sb11.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times4 [2] = \C.DP.ISB.sb11.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7487 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7487 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7487 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times8 [3] \C.DP.ISB.sb11.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times8 [2] = \C.DP.ISB.sb11.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7491 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7491 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [7] \C.DP.ISB.sb11.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7491 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [7] \C.DP.ISB.sb11.B.mult_byte0.times16 [3] \C.DP.ISB.sb11.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times16 [2] = \C.DP.ISB.sb11.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7495 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7495 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [6] \C.DP.ISB.sb11.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7495 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [6] \C.DP.ISB.sb11.B.mult_byte0.times32 [3] \C.DP.ISB.sb11.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times32 [2] = \C.DP.ISB.sb11.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7499 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7499 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [5] \C.DP.ISB.sb11.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7499 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [5] \C.DP.ISB.sb11.B.mult_byte0.times64 [3] \C.DP.ISB.sb11.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times64 [2] = \C.DP.ISB.sb11.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7503 [2:1] \C.DP.ISB.sb11.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7503 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7503 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte0.times128 [2] = \C.DP.ISB.sb11.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7507 [2:1] \C.DP.ISB.sb11.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7507 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7507 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times2 [3] \C.DP.ISB.sb11.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times2 [2] = \C.DP.ISB.sb11.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7511 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7511 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7511 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times4 [3] \C.DP.ISB.sb11.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times4 [2] = \C.DP.ISB.sb11.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7515 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7515 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7515 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times8 [3] \C.DP.ISB.sb11.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times8 [2] = \C.DP.ISB.sb11.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7519 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7519 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [7] \C.DP.ISB.sb11.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7519 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [7] \C.DP.ISB.sb11.B.mult_byte1.times16 [3] \C.DP.ISB.sb11.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times16 [2] = \C.DP.ISB.sb11.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7523 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7523 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [6] \C.DP.ISB.sb11.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7523 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [6] \C.DP.ISB.sb11.B.mult_byte1.times32 [3] \C.DP.ISB.sb11.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times32 [2] = \C.DP.ISB.sb11.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7527 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7527 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [5] \C.DP.ISB.sb11.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7527 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [5] \C.DP.ISB.sb11.B.mult_byte1.times64 [3] \C.DP.ISB.sb11.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times64 [2] = \C.DP.ISB.sb11.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7531 [2:1] \C.DP.ISB.sb11.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7531 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7531 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte1.times128 [2] = \C.DP.ISB.sb11.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7647 [2:1] \C.DP.ISB.sb11.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7647 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7647 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times2 [3] \C.DP.ISB.sb11.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times2 [2] = \C.DP.ISB.sb11.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7651 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7651 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7651 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times4 [3] \C.DP.ISB.sb11.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times4 [2] = \C.DP.ISB.sb11.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7655 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7655 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7655 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte10.times8 [3] \C.DP.ISB.sb11.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times8 [2] = \C.DP.ISB.sb11.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7659 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7659 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [7] \C.DP.ISB.sb11.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7659 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [7] \C.DP.ISB.sb11.B.mult_byte10.times16 [3] \C.DP.ISB.sb11.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times16 [2] = \C.DP.ISB.sb11.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7663 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7663 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [6] \C.DP.ISB.sb11.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7663 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [6] \C.DP.ISB.sb11.B.mult_byte10.times32 [3] \C.DP.ISB.sb11.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times32 [2] = \C.DP.ISB.sb11.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7667 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7667 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [5] \C.DP.ISB.sb11.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7667 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [5] \C.DP.ISB.sb11.B.mult_byte10.times64 [3] \C.DP.ISB.sb11.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times64 [2] = \C.DP.ISB.sb11.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7671 [2:1] \C.DP.ISB.sb11.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7671 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7671 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte10.times128 [2] = \C.DP.ISB.sb11.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7703 [2:1] \C.DP.ISB.sb11.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7703 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7703 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times2 [3] \C.DP.ISB.sb11.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times2 [2] = \C.DP.ISB.sb11.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7707 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7707 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7707 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times4 [3] \C.DP.ISB.sb11.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times4 [2] = \C.DP.ISB.sb11.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7711 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7711 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7711 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte11.times8 [3] \C.DP.ISB.sb11.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times8 [2] = \C.DP.ISB.sb11.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7715 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7715 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [7] \C.DP.ISB.sb11.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7715 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [7] \C.DP.ISB.sb11.B.mult_byte11.times16 [3] \C.DP.ISB.sb11.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times16 [2] = \C.DP.ISB.sb11.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7719 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7719 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [6] \C.DP.ISB.sb11.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7719 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [6] \C.DP.ISB.sb11.B.mult_byte11.times32 [3] \C.DP.ISB.sb11.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times32 [2] = \C.DP.ISB.sb11.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7723 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7723 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [5] \C.DP.ISB.sb11.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7723 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [5] \C.DP.ISB.sb11.B.mult_byte11.times64 [3] \C.DP.ISB.sb11.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times64 [2] = \C.DP.ISB.sb11.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7727 [2:1] \C.DP.ISB.sb11.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7727 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7727 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte11.times128 [2] = \C.DP.ISB.sb11.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7759 [2:1] \C.DP.ISB.sb11.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7759 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7759 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times2 [3] \C.DP.ISB.sb11.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times2 [2] = \C.DP.ISB.sb11.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7763 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7763 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7763 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times4 [3] \C.DP.ISB.sb11.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times4 [2] = \C.DP.ISB.sb11.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7767 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7767 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7767 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte12.times8 [3] \C.DP.ISB.sb11.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times8 [2] = \C.DP.ISB.sb11.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7771 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7771 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [7] \C.DP.ISB.sb11.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7771 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [7] \C.DP.ISB.sb11.B.mult_byte12.times16 [3] \C.DP.ISB.sb11.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times16 [2] = \C.DP.ISB.sb11.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7775 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7775 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [6] \C.DP.ISB.sb11.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7775 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [6] \C.DP.ISB.sb11.B.mult_byte12.times32 [3] \C.DP.ISB.sb11.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times32 [2] = \C.DP.ISB.sb11.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7779 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7779 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [5] \C.DP.ISB.sb11.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7779 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [5] \C.DP.ISB.sb11.B.mult_byte12.times64 [3] \C.DP.ISB.sb11.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times64 [2] = \C.DP.ISB.sb11.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7783 [2:1] \C.DP.ISB.sb11.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7783 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7783 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte12.times128 [2] = \C.DP.ISB.sb11.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7563 [2:1] \C.DP.ISB.sb11.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7563 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7563 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times2 [3] \C.DP.ISB.sb11.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times2 [2] = \C.DP.ISB.sb11.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7567 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7567 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7567 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times4 [3] \C.DP.ISB.sb11.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times4 [2] = \C.DP.ISB.sb11.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7571 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7571 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7571 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times8 [3] \C.DP.ISB.sb11.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times8 [2] = \C.DP.ISB.sb11.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7575 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7575 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [7] \C.DP.ISB.sb11.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7575 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [7] \C.DP.ISB.sb11.B.mult_byte2.times16 [3] \C.DP.ISB.sb11.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times16 [2] = \C.DP.ISB.sb11.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7579 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7579 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [6] \C.DP.ISB.sb11.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7579 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [6] \C.DP.ISB.sb11.B.mult_byte2.times32 [3] \C.DP.ISB.sb11.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times32 [2] = \C.DP.ISB.sb11.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7583 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7583 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [5] \C.DP.ISB.sb11.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7583 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [5] \C.DP.ISB.sb11.B.mult_byte2.times64 [3] \C.DP.ISB.sb11.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times64 [2] = \C.DP.ISB.sb11.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7587 [2:1] \C.DP.ISB.sb11.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7587 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7587 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte2.times128 [2] = \C.DP.ISB.sb11.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7619 [2:1] \C.DP.ISB.sb11.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7619 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7619 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times2 [3] \C.DP.ISB.sb11.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times2 [2] = \C.DP.ISB.sb11.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7623 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7623 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7623 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times4 [3] \C.DP.ISB.sb11.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times4 [2] = \C.DP.ISB.sb11.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7627 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7627 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7627 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times8 [3] \C.DP.ISB.sb11.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times8 [2] = \C.DP.ISB.sb11.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7631 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7631 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [7] \C.DP.ISB.sb11.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7631 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [7] \C.DP.ISB.sb11.B.mult_byte3.times16 [3] \C.DP.ISB.sb11.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times16 [2] = \C.DP.ISB.sb11.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7635 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7635 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [6] \C.DP.ISB.sb11.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7635 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [6] \C.DP.ISB.sb11.B.mult_byte3.times32 [3] \C.DP.ISB.sb11.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times32 [2] = \C.DP.ISB.sb11.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7639 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7639 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [5] \C.DP.ISB.sb11.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7639 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [5] \C.DP.ISB.sb11.B.mult_byte3.times64 [3] \C.DP.ISB.sb11.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times64 [2] = \C.DP.ISB.sb11.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7643 [2:1] \C.DP.ISB.sb11.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7643 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7643 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte3.times128 [2] = \C.DP.ISB.sb11.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7675 [2:1] \C.DP.ISB.sb11.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7675 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7675 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times2 [3] \C.DP.ISB.sb11.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times2 [2] = \C.DP.ISB.sb11.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7679 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7679 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7679 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times4 [3] \C.DP.ISB.sb11.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times4 [2] = \C.DP.ISB.sb11.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7683 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7683 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7683 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times8 [3] \C.DP.ISB.sb11.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times8 [2] = \C.DP.ISB.sb11.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7687 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7687 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [7] \C.DP.ISB.sb11.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7687 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [7] \C.DP.ISB.sb11.B.mult_byte4.times16 [3] \C.DP.ISB.sb11.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times16 [2] = \C.DP.ISB.sb11.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7691 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7691 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [6] \C.DP.ISB.sb11.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7691 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [6] \C.DP.ISB.sb11.B.mult_byte4.times32 [3] \C.DP.ISB.sb11.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times32 [2] = \C.DP.ISB.sb11.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7695 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7695 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [5] \C.DP.ISB.sb11.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7695 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [5] \C.DP.ISB.sb11.B.mult_byte4.times64 [3] \C.DP.ISB.sb11.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times64 [2] = \C.DP.ISB.sb11.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7699 [2:1] \C.DP.ISB.sb11.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7699 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7699 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte4.times128 [2] = \C.DP.ISB.sb11.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7731 [2:1] \C.DP.ISB.sb11.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7731 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb11.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7731 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times2 [3] \C.DP.ISB.sb11.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times2 [2] = \C.DP.ISB.sb11.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7735 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7735 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7735 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times4 [3] \C.DP.ISB.sb11.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times4 [2] = \C.DP.ISB.sb11.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7739 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7739 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7739 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times8 [3] \C.DP.ISB.sb11.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times8 [2] = \C.DP.ISB.sb11.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7743 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7743 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [7] \C.DP.ISB.sb11.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7743 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [7] \C.DP.ISB.sb11.B.mult_byte5.times16 [3] \C.DP.ISB.sb11.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times16 [2] = \C.DP.ISB.sb11.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7747 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7747 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [6] \C.DP.ISB.sb11.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7747 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [6] \C.DP.ISB.sb11.B.mult_byte5.times32 [3] \C.DP.ISB.sb11.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times32 [2] = \C.DP.ISB.sb11.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7751 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7751 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [5] \C.DP.ISB.sb11.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7751 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [5] \C.DP.ISB.sb11.B.mult_byte5.times64 [3] \C.DP.ISB.sb11.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times64 [2] = \C.DP.ISB.sb11.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7755 [2:1] \C.DP.ISB.sb11.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7755 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7755 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte5.times128 [2] = \C.DP.ISB.sb11.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7787 [2:1] \C.DP.ISB.sb11.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7787 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb11.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7787 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times2 [3] \C.DP.ISB.sb11.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times2 [2] = \C.DP.ISB.sb11.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7791 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7791 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7791 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times4 [3] \C.DP.ISB.sb11.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times4 [2] = \C.DP.ISB.sb11.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7795 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7795 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7795 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times8 [3] \C.DP.ISB.sb11.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times8 [2] = \C.DP.ISB.sb11.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7799 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7799 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [7] \C.DP.ISB.sb11.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7799 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [7] \C.DP.ISB.sb11.B.mult_byte6.times16 [3] \C.DP.ISB.sb11.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times16 [2] = \C.DP.ISB.sb11.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7803 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7803 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [6] \C.DP.ISB.sb11.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7803 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [6] \C.DP.ISB.sb11.B.mult_byte6.times32 [3] \C.DP.ISB.sb11.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times32 [2] = \C.DP.ISB.sb11.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7807 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7807 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [5] \C.DP.ISB.sb11.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7807 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [5] \C.DP.ISB.sb11.B.mult_byte6.times64 [3] \C.DP.ISB.sb11.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times64 [2] = \C.DP.ISB.sb11.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7811 [2:1] \C.DP.ISB.sb11.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7811 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7811 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte6.times128 [2] = \C.DP.ISB.sb11.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7535 [2:1] \C.DP.ISB.sb11.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7535 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7535 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times2 [3] \C.DP.ISB.sb11.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times2 [2] = \C.DP.ISB.sb11.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7539 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7539 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7539 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times4 [3] \C.DP.ISB.sb11.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times4 [2] = \C.DP.ISB.sb11.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7543 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7543 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7543 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte8.times8 [3] \C.DP.ISB.sb11.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times8 [2] = \C.DP.ISB.sb11.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7547 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7547 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [7] \C.DP.ISB.sb11.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7547 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [7] \C.DP.ISB.sb11.B.mult_byte8.times16 [3] \C.DP.ISB.sb11.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times16 [2] = \C.DP.ISB.sb11.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7551 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7551 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [6] \C.DP.ISB.sb11.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7551 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [6] \C.DP.ISB.sb11.B.mult_byte8.times32 [3] \C.DP.ISB.sb11.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times32 [2] = \C.DP.ISB.sb11.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7555 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7555 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [5] \C.DP.ISB.sb11.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7555 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [5] \C.DP.ISB.sb11.B.mult_byte8.times64 [3] \C.DP.ISB.sb11.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times64 [2] = \C.DP.ISB.sb11.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7559 [2:1] \C.DP.ISB.sb11.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7559 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7559 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte8.times128 [2] = \C.DP.ISB.sb11.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7591 [2:1] \C.DP.ISB.sb11.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7591 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb11.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7591 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times2 [3] \C.DP.ISB.sb11.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times2 [2] = \C.DP.ISB.sb11.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7595 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7595 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7595 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times4 [3] \C.DP.ISB.sb11.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times4 [2] = \C.DP.ISB.sb11.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7599 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7599 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7599 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb11.B.mult_byte9.times8 [3] \C.DP.ISB.sb11.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times8 [2] = \C.DP.ISB.sb11.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7603 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7603 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [7] \C.DP.ISB.sb11.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7603 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [7] \C.DP.ISB.sb11.B.mult_byte9.times16 [3] \C.DP.ISB.sb11.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times16 [2] = \C.DP.ISB.sb11.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7607 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7607 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [6] \C.DP.ISB.sb11.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7607 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [6] \C.DP.ISB.sb11.B.mult_byte9.times32 [3] \C.DP.ISB.sb11.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times32 [2] = \C.DP.ISB.sb11.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7611 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7611 [0] 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [5] \C.DP.ISB.sb11.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7611 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [5] \C.DP.ISB.sb11.B.mult_byte9.times64 [3] \C.DP.ISB.sb11.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times64 [2] = \C.DP.ISB.sb11.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7615 [2:1] \C.DP.ISB.sb11.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7615 [0] 1'1 }, Y=\C.DP.ISB.sb11.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb11.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb11.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7615 1'1 }, Y={ \C.DP.ISB.sb11.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb11.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb11.B.mult_byte9.times128 [2] = \C.DP.ISB.sb11.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7143 [2:1] \C.DP.ISB.sb12.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7143 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7143 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times2 [3] \C.DP.ISB.sb12.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times2 [2] = \C.DP.ISB.sb12.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7147 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7147 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7147 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times4 [3] \C.DP.ISB.sb12.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times4 [2] = \C.DP.ISB.sb12.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7151 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7151 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7151 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times8 [3] \C.DP.ISB.sb12.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times8 [2] = \C.DP.ISB.sb12.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7155 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7155 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [7] \C.DP.ISB.sb12.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7155 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [7] \C.DP.ISB.sb12.B.mult_byte0.times16 [3] \C.DP.ISB.sb12.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times16 [2] = \C.DP.ISB.sb12.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7159 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7159 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [6] \C.DP.ISB.sb12.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7159 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [6] \C.DP.ISB.sb12.B.mult_byte0.times32 [3] \C.DP.ISB.sb12.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times32 [2] = \C.DP.ISB.sb12.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7163 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7163 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [5] \C.DP.ISB.sb12.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7163 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [5] \C.DP.ISB.sb12.B.mult_byte0.times64 [3] \C.DP.ISB.sb12.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times64 [2] = \C.DP.ISB.sb12.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7167 [2:1] \C.DP.ISB.sb12.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7167 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7167 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte0.times128 [2] = \C.DP.ISB.sb12.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7171 [2:1] \C.DP.ISB.sb12.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7171 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7171 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times2 [3] \C.DP.ISB.sb12.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times2 [2] = \C.DP.ISB.sb12.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7175 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7175 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7175 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times4 [3] \C.DP.ISB.sb12.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times4 [2] = \C.DP.ISB.sb12.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7179 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7179 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7179 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times8 [3] \C.DP.ISB.sb12.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times8 [2] = \C.DP.ISB.sb12.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7183 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7183 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [7] \C.DP.ISB.sb12.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7183 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [7] \C.DP.ISB.sb12.B.mult_byte1.times16 [3] \C.DP.ISB.sb12.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times16 [2] = \C.DP.ISB.sb12.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7187 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7187 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [6] \C.DP.ISB.sb12.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7187 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [6] \C.DP.ISB.sb12.B.mult_byte1.times32 [3] \C.DP.ISB.sb12.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times32 [2] = \C.DP.ISB.sb12.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7191 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7191 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [5] \C.DP.ISB.sb12.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7191 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [5] \C.DP.ISB.sb12.B.mult_byte1.times64 [3] \C.DP.ISB.sb12.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times64 [2] = \C.DP.ISB.sb12.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7195 [2:1] \C.DP.ISB.sb12.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7195 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7195 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte1.times128 [2] = \C.DP.ISB.sb12.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7311 [2:1] \C.DP.ISB.sb12.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7311 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7311 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times2 [3] \C.DP.ISB.sb12.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times2 [2] = \C.DP.ISB.sb12.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7315 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7315 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7315 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times4 [3] \C.DP.ISB.sb12.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times4 [2] = \C.DP.ISB.sb12.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7319 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7319 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7319 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte10.times8 [3] \C.DP.ISB.sb12.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times8 [2] = \C.DP.ISB.sb12.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7323 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7323 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [7] \C.DP.ISB.sb12.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7323 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [7] \C.DP.ISB.sb12.B.mult_byte10.times16 [3] \C.DP.ISB.sb12.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times16 [2] = \C.DP.ISB.sb12.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7327 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7327 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [6] \C.DP.ISB.sb12.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7327 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [6] \C.DP.ISB.sb12.B.mult_byte10.times32 [3] \C.DP.ISB.sb12.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times32 [2] = \C.DP.ISB.sb12.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7331 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7331 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [5] \C.DP.ISB.sb12.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7331 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [5] \C.DP.ISB.sb12.B.mult_byte10.times64 [3] \C.DP.ISB.sb12.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times64 [2] = \C.DP.ISB.sb12.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7335 [2:1] \C.DP.ISB.sb12.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7335 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7335 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte10.times128 [2] = \C.DP.ISB.sb12.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7367 [2:1] \C.DP.ISB.sb12.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7367 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7367 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times2 [3] \C.DP.ISB.sb12.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times2 [2] = \C.DP.ISB.sb12.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7371 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7371 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7371 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times4 [3] \C.DP.ISB.sb12.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times4 [2] = \C.DP.ISB.sb12.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7375 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7375 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7375 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte11.times8 [3] \C.DP.ISB.sb12.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times8 [2] = \C.DP.ISB.sb12.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7379 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7379 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [7] \C.DP.ISB.sb12.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7379 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [7] \C.DP.ISB.sb12.B.mult_byte11.times16 [3] \C.DP.ISB.sb12.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times16 [2] = \C.DP.ISB.sb12.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7383 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7383 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [6] \C.DP.ISB.sb12.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7383 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [6] \C.DP.ISB.sb12.B.mult_byte11.times32 [3] \C.DP.ISB.sb12.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times32 [2] = \C.DP.ISB.sb12.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7387 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7387 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [5] \C.DP.ISB.sb12.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7387 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [5] \C.DP.ISB.sb12.B.mult_byte11.times64 [3] \C.DP.ISB.sb12.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times64 [2] = \C.DP.ISB.sb12.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7391 [2:1] \C.DP.ISB.sb12.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7391 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7391 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte11.times128 [2] = \C.DP.ISB.sb12.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7423 [2:1] \C.DP.ISB.sb12.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7423 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7423 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times2 [3] \C.DP.ISB.sb12.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times2 [2] = \C.DP.ISB.sb12.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7427 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7427 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7427 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times4 [3] \C.DP.ISB.sb12.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times4 [2] = \C.DP.ISB.sb12.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7431 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7431 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7431 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte12.times8 [3] \C.DP.ISB.sb12.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times8 [2] = \C.DP.ISB.sb12.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7435 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7435 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [7] \C.DP.ISB.sb12.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7435 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [7] \C.DP.ISB.sb12.B.mult_byte12.times16 [3] \C.DP.ISB.sb12.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times16 [2] = \C.DP.ISB.sb12.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7439 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7439 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [6] \C.DP.ISB.sb12.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7439 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [6] \C.DP.ISB.sb12.B.mult_byte12.times32 [3] \C.DP.ISB.sb12.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times32 [2] = \C.DP.ISB.sb12.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7443 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7443 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [5] \C.DP.ISB.sb12.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7443 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [5] \C.DP.ISB.sb12.B.mult_byte12.times64 [3] \C.DP.ISB.sb12.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times64 [2] = \C.DP.ISB.sb12.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7447 [2:1] \C.DP.ISB.sb12.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7447 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7447 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte12.times128 [2] = \C.DP.ISB.sb12.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7227 [2:1] \C.DP.ISB.sb12.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7227 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7227 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times2 [3] \C.DP.ISB.sb12.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times2 [2] = \C.DP.ISB.sb12.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7231 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7231 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7231 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times4 [3] \C.DP.ISB.sb12.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times4 [2] = \C.DP.ISB.sb12.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7235 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7235 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7235 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times8 [3] \C.DP.ISB.sb12.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times8 [2] = \C.DP.ISB.sb12.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7239 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7239 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [7] \C.DP.ISB.sb12.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7239 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [7] \C.DP.ISB.sb12.B.mult_byte2.times16 [3] \C.DP.ISB.sb12.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times16 [2] = \C.DP.ISB.sb12.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7243 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7243 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [6] \C.DP.ISB.sb12.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7243 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [6] \C.DP.ISB.sb12.B.mult_byte2.times32 [3] \C.DP.ISB.sb12.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times32 [2] = \C.DP.ISB.sb12.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7247 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7247 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [5] \C.DP.ISB.sb12.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7247 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [5] \C.DP.ISB.sb12.B.mult_byte2.times64 [3] \C.DP.ISB.sb12.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times64 [2] = \C.DP.ISB.sb12.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7251 [2:1] \C.DP.ISB.sb12.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7251 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7251 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte2.times128 [2] = \C.DP.ISB.sb12.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7283 [2:1] \C.DP.ISB.sb12.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7283 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7283 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times2 [3] \C.DP.ISB.sb12.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times2 [2] = \C.DP.ISB.sb12.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7287 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7287 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7287 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times4 [3] \C.DP.ISB.sb12.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times4 [2] = \C.DP.ISB.sb12.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7291 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7291 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7291 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times8 [3] \C.DP.ISB.sb12.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times8 [2] = \C.DP.ISB.sb12.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7295 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7295 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [7] \C.DP.ISB.sb12.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7295 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [7] \C.DP.ISB.sb12.B.mult_byte3.times16 [3] \C.DP.ISB.sb12.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times16 [2] = \C.DP.ISB.sb12.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7299 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7299 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [6] \C.DP.ISB.sb12.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7299 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [6] \C.DP.ISB.sb12.B.mult_byte3.times32 [3] \C.DP.ISB.sb12.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times32 [2] = \C.DP.ISB.sb12.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7303 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7303 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [5] \C.DP.ISB.sb12.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7303 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [5] \C.DP.ISB.sb12.B.mult_byte3.times64 [3] \C.DP.ISB.sb12.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times64 [2] = \C.DP.ISB.sb12.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7307 [2:1] \C.DP.ISB.sb12.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7307 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7307 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte3.times128 [2] = \C.DP.ISB.sb12.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7339 [2:1] \C.DP.ISB.sb12.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7339 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7339 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times2 [3] \C.DP.ISB.sb12.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times2 [2] = \C.DP.ISB.sb12.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7343 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7343 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7343 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times4 [3] \C.DP.ISB.sb12.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times4 [2] = \C.DP.ISB.sb12.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7347 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7347 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7347 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times8 [3] \C.DP.ISB.sb12.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times8 [2] = \C.DP.ISB.sb12.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7351 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7351 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [7] \C.DP.ISB.sb12.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7351 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [7] \C.DP.ISB.sb12.B.mult_byte4.times16 [3] \C.DP.ISB.sb12.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times16 [2] = \C.DP.ISB.sb12.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7355 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7355 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [6] \C.DP.ISB.sb12.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7355 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [6] \C.DP.ISB.sb12.B.mult_byte4.times32 [3] \C.DP.ISB.sb12.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times32 [2] = \C.DP.ISB.sb12.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7359 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7359 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [5] \C.DP.ISB.sb12.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7359 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [5] \C.DP.ISB.sb12.B.mult_byte4.times64 [3] \C.DP.ISB.sb12.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times64 [2] = \C.DP.ISB.sb12.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7363 [2:1] \C.DP.ISB.sb12.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7363 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7363 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte4.times128 [2] = \C.DP.ISB.sb12.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7395 [2:1] \C.DP.ISB.sb12.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7395 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb12.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7395 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times2 [3] \C.DP.ISB.sb12.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times2 [2] = \C.DP.ISB.sb12.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7399 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7399 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7399 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times4 [3] \C.DP.ISB.sb12.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times4 [2] = \C.DP.ISB.sb12.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7403 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7403 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7403 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times8 [3] \C.DP.ISB.sb12.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times8 [2] = \C.DP.ISB.sb12.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7407 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7407 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [7] \C.DP.ISB.sb12.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7407 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [7] \C.DP.ISB.sb12.B.mult_byte5.times16 [3] \C.DP.ISB.sb12.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times16 [2] = \C.DP.ISB.sb12.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7411 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7411 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [6] \C.DP.ISB.sb12.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7411 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [6] \C.DP.ISB.sb12.B.mult_byte5.times32 [3] \C.DP.ISB.sb12.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times32 [2] = \C.DP.ISB.sb12.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7415 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7415 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [5] \C.DP.ISB.sb12.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7415 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [5] \C.DP.ISB.sb12.B.mult_byte5.times64 [3] \C.DP.ISB.sb12.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times64 [2] = \C.DP.ISB.sb12.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7419 [2:1] \C.DP.ISB.sb12.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7419 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7419 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte5.times128 [2] = \C.DP.ISB.sb12.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7451 [2:1] \C.DP.ISB.sb12.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7451 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb12.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7451 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times2 [3] \C.DP.ISB.sb12.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times2 [2] = \C.DP.ISB.sb12.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7455 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7455 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7455 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times4 [3] \C.DP.ISB.sb12.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times4 [2] = \C.DP.ISB.sb12.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7459 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7459 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7459 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times8 [3] \C.DP.ISB.sb12.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times8 [2] = \C.DP.ISB.sb12.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7463 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7463 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [7] \C.DP.ISB.sb12.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7463 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [7] \C.DP.ISB.sb12.B.mult_byte6.times16 [3] \C.DP.ISB.sb12.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times16 [2] = \C.DP.ISB.sb12.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7467 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7467 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [6] \C.DP.ISB.sb12.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7467 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [6] \C.DP.ISB.sb12.B.mult_byte6.times32 [3] \C.DP.ISB.sb12.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times32 [2] = \C.DP.ISB.sb12.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7471 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7471 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [5] \C.DP.ISB.sb12.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7471 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [5] \C.DP.ISB.sb12.B.mult_byte6.times64 [3] \C.DP.ISB.sb12.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times64 [2] = \C.DP.ISB.sb12.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7475 [2:1] \C.DP.ISB.sb12.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7475 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7475 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte6.times128 [2] = \C.DP.ISB.sb12.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7199 [2:1] \C.DP.ISB.sb12.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7199 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7199 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times2 [3] \C.DP.ISB.sb12.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times2 [2] = \C.DP.ISB.sb12.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7203 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7203 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7203 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times4 [3] \C.DP.ISB.sb12.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times4 [2] = \C.DP.ISB.sb12.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7207 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7207 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7207 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte8.times8 [3] \C.DP.ISB.sb12.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times8 [2] = \C.DP.ISB.sb12.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7211 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7211 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [7] \C.DP.ISB.sb12.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7211 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [7] \C.DP.ISB.sb12.B.mult_byte8.times16 [3] \C.DP.ISB.sb12.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times16 [2] = \C.DP.ISB.sb12.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7215 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7215 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [6] \C.DP.ISB.sb12.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7215 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [6] \C.DP.ISB.sb12.B.mult_byte8.times32 [3] \C.DP.ISB.sb12.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times32 [2] = \C.DP.ISB.sb12.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7219 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7219 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [5] \C.DP.ISB.sb12.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7219 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [5] \C.DP.ISB.sb12.B.mult_byte8.times64 [3] \C.DP.ISB.sb12.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times64 [2] = \C.DP.ISB.sb12.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7223 [2:1] \C.DP.ISB.sb12.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7223 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7223 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte8.times128 [2] = \C.DP.ISB.sb12.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7255 [2:1] \C.DP.ISB.sb12.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7255 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb12.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7255 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times2 [3] \C.DP.ISB.sb12.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times2 [2] = \C.DP.ISB.sb12.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7259 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7259 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7259 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times4 [3] \C.DP.ISB.sb12.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times4 [2] = \C.DP.ISB.sb12.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7263 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7263 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7263 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb12.B.mult_byte9.times8 [3] \C.DP.ISB.sb12.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times8 [2] = \C.DP.ISB.sb12.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7267 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7267 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [7] \C.DP.ISB.sb12.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7267 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [7] \C.DP.ISB.sb12.B.mult_byte9.times16 [3] \C.DP.ISB.sb12.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times16 [2] = \C.DP.ISB.sb12.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7271 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7271 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [6] \C.DP.ISB.sb12.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7271 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [6] \C.DP.ISB.sb12.B.mult_byte9.times32 [3] \C.DP.ISB.sb12.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times32 [2] = \C.DP.ISB.sb12.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7275 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7275 [0] 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [5] \C.DP.ISB.sb12.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7275 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [5] \C.DP.ISB.sb12.B.mult_byte9.times64 [3] \C.DP.ISB.sb12.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times64 [2] = \C.DP.ISB.sb12.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7279 [2:1] \C.DP.ISB.sb12.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7279 [0] 1'1 }, Y=\C.DP.ISB.sb12.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb12.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb12.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7279 1'1 }, Y={ \C.DP.ISB.sb12.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb12.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb12.B.mult_byte9.times128 [2] = \C.DP.ISB.sb12.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6807 [2:1] \C.DP.ISB.sb13.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6807 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6807 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times2 [3] \C.DP.ISB.sb13.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times2 [2] = \C.DP.ISB.sb13.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6811 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6811 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6811 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times4 [3] \C.DP.ISB.sb13.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times4 [2] = \C.DP.ISB.sb13.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6815 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6815 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6815 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times8 [3] \C.DP.ISB.sb13.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times8 [2] = \C.DP.ISB.sb13.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6819 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6819 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [7] \C.DP.ISB.sb13.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6819 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [7] \C.DP.ISB.sb13.B.mult_byte0.times16 [3] \C.DP.ISB.sb13.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times16 [2] = \C.DP.ISB.sb13.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6823 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6823 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [6] \C.DP.ISB.sb13.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6823 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [6] \C.DP.ISB.sb13.B.mult_byte0.times32 [3] \C.DP.ISB.sb13.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times32 [2] = \C.DP.ISB.sb13.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6827 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6827 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [5] \C.DP.ISB.sb13.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6827 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [5] \C.DP.ISB.sb13.B.mult_byte0.times64 [3] \C.DP.ISB.sb13.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times64 [2] = \C.DP.ISB.sb13.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6831 [2:1] \C.DP.ISB.sb13.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6831 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6831 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte0.times128 [2] = \C.DP.ISB.sb13.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6835 [2:1] \C.DP.ISB.sb13.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6835 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6835 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times2 [3] \C.DP.ISB.sb13.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times2 [2] = \C.DP.ISB.sb13.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6839 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6839 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6839 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times4 [3] \C.DP.ISB.sb13.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times4 [2] = \C.DP.ISB.sb13.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6843 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6843 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6843 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times8 [3] \C.DP.ISB.sb13.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times8 [2] = \C.DP.ISB.sb13.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6847 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6847 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [7] \C.DP.ISB.sb13.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6847 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [7] \C.DP.ISB.sb13.B.mult_byte1.times16 [3] \C.DP.ISB.sb13.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times16 [2] = \C.DP.ISB.sb13.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6851 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6851 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [6] \C.DP.ISB.sb13.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6851 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [6] \C.DP.ISB.sb13.B.mult_byte1.times32 [3] \C.DP.ISB.sb13.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times32 [2] = \C.DP.ISB.sb13.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6855 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6855 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [5] \C.DP.ISB.sb13.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6855 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [5] \C.DP.ISB.sb13.B.mult_byte1.times64 [3] \C.DP.ISB.sb13.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times64 [2] = \C.DP.ISB.sb13.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6859 [2:1] \C.DP.ISB.sb13.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6859 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6859 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte1.times128 [2] = \C.DP.ISB.sb13.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6975 [2:1] \C.DP.ISB.sb13.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6975 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6975 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times2 [3] \C.DP.ISB.sb13.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times2 [2] = \C.DP.ISB.sb13.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6979 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6979 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6979 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times4 [3] \C.DP.ISB.sb13.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times4 [2] = \C.DP.ISB.sb13.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6983 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6983 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6983 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte10.times8 [3] \C.DP.ISB.sb13.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times8 [2] = \C.DP.ISB.sb13.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6987 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6987 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [7] \C.DP.ISB.sb13.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6987 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [7] \C.DP.ISB.sb13.B.mult_byte10.times16 [3] \C.DP.ISB.sb13.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times16 [2] = \C.DP.ISB.sb13.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6991 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6991 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [6] \C.DP.ISB.sb13.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6991 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [6] \C.DP.ISB.sb13.B.mult_byte10.times32 [3] \C.DP.ISB.sb13.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times32 [2] = \C.DP.ISB.sb13.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6995 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6995 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [5] \C.DP.ISB.sb13.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6995 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [5] \C.DP.ISB.sb13.B.mult_byte10.times64 [3] \C.DP.ISB.sb13.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times64 [2] = \C.DP.ISB.sb13.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6999 [2:1] \C.DP.ISB.sb13.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6999 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6999 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte10.times128 [2] = \C.DP.ISB.sb13.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7031 [2:1] \C.DP.ISB.sb13.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7031 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7031 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times2 [3] \C.DP.ISB.sb13.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times2 [2] = \C.DP.ISB.sb13.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7035 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7035 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7035 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times4 [3] \C.DP.ISB.sb13.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times4 [2] = \C.DP.ISB.sb13.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7039 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7039 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7039 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte11.times8 [3] \C.DP.ISB.sb13.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times8 [2] = \C.DP.ISB.sb13.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7043 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7043 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [7] \C.DP.ISB.sb13.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7043 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [7] \C.DP.ISB.sb13.B.mult_byte11.times16 [3] \C.DP.ISB.sb13.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times16 [2] = \C.DP.ISB.sb13.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7047 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7047 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [6] \C.DP.ISB.sb13.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7047 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [6] \C.DP.ISB.sb13.B.mult_byte11.times32 [3] \C.DP.ISB.sb13.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times32 [2] = \C.DP.ISB.sb13.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7051 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7051 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [5] \C.DP.ISB.sb13.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7051 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [5] \C.DP.ISB.sb13.B.mult_byte11.times64 [3] \C.DP.ISB.sb13.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times64 [2] = \C.DP.ISB.sb13.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7055 [2:1] \C.DP.ISB.sb13.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7055 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7055 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte11.times128 [2] = \C.DP.ISB.sb13.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7087 [2:1] \C.DP.ISB.sb13.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7087 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7087 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times2 [3] \C.DP.ISB.sb13.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times2 [2] = \C.DP.ISB.sb13.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7091 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7091 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7091 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times4 [3] \C.DP.ISB.sb13.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times4 [2] = \C.DP.ISB.sb13.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7095 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7095 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7095 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte12.times8 [3] \C.DP.ISB.sb13.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times8 [2] = \C.DP.ISB.sb13.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7099 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7099 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [7] \C.DP.ISB.sb13.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7099 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [7] \C.DP.ISB.sb13.B.mult_byte12.times16 [3] \C.DP.ISB.sb13.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times16 [2] = \C.DP.ISB.sb13.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7103 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7103 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [6] \C.DP.ISB.sb13.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7103 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [6] \C.DP.ISB.sb13.B.mult_byte12.times32 [3] \C.DP.ISB.sb13.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times32 [2] = \C.DP.ISB.sb13.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7107 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7107 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [5] \C.DP.ISB.sb13.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7107 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [5] \C.DP.ISB.sb13.B.mult_byte12.times64 [3] \C.DP.ISB.sb13.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times64 [2] = \C.DP.ISB.sb13.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7111 [2:1] \C.DP.ISB.sb13.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7111 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7111 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte12.times128 [2] = \C.DP.ISB.sb13.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6891 [2:1] \C.DP.ISB.sb13.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6891 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6891 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times2 [3] \C.DP.ISB.sb13.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times2 [2] = \C.DP.ISB.sb13.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6895 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6895 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6895 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times4 [3] \C.DP.ISB.sb13.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times4 [2] = \C.DP.ISB.sb13.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6899 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6899 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6899 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times8 [3] \C.DP.ISB.sb13.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times8 [2] = \C.DP.ISB.sb13.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6903 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6903 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [7] \C.DP.ISB.sb13.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6903 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [7] \C.DP.ISB.sb13.B.mult_byte2.times16 [3] \C.DP.ISB.sb13.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times16 [2] = \C.DP.ISB.sb13.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6907 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6907 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [6] \C.DP.ISB.sb13.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6907 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [6] \C.DP.ISB.sb13.B.mult_byte2.times32 [3] \C.DP.ISB.sb13.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times32 [2] = \C.DP.ISB.sb13.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6911 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6911 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [5] \C.DP.ISB.sb13.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6911 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [5] \C.DP.ISB.sb13.B.mult_byte2.times64 [3] \C.DP.ISB.sb13.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times64 [2] = \C.DP.ISB.sb13.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6915 [2:1] \C.DP.ISB.sb13.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6915 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6915 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte2.times128 [2] = \C.DP.ISB.sb13.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6947 [2:1] \C.DP.ISB.sb13.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6947 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6947 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times2 [3] \C.DP.ISB.sb13.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times2 [2] = \C.DP.ISB.sb13.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6951 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6951 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6951 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times4 [3] \C.DP.ISB.sb13.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times4 [2] = \C.DP.ISB.sb13.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6955 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6955 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6955 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times8 [3] \C.DP.ISB.sb13.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times8 [2] = \C.DP.ISB.sb13.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6959 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6959 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [7] \C.DP.ISB.sb13.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6959 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [7] \C.DP.ISB.sb13.B.mult_byte3.times16 [3] \C.DP.ISB.sb13.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times16 [2] = \C.DP.ISB.sb13.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6963 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6963 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [6] \C.DP.ISB.sb13.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6963 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [6] \C.DP.ISB.sb13.B.mult_byte3.times32 [3] \C.DP.ISB.sb13.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times32 [2] = \C.DP.ISB.sb13.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6967 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6967 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [5] \C.DP.ISB.sb13.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6967 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [5] \C.DP.ISB.sb13.B.mult_byte3.times64 [3] \C.DP.ISB.sb13.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times64 [2] = \C.DP.ISB.sb13.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6971 [2:1] \C.DP.ISB.sb13.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6971 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6971 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte3.times128 [2] = \C.DP.ISB.sb13.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7003 [2:1] \C.DP.ISB.sb13.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$7003 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7003 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times2 [3] \C.DP.ISB.sb13.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times2 [2] = \C.DP.ISB.sb13.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7007 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7007 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7007 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times4 [3] \C.DP.ISB.sb13.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times4 [2] = \C.DP.ISB.sb13.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7011 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7011 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7011 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times8 [3] \C.DP.ISB.sb13.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times8 [2] = \C.DP.ISB.sb13.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7015 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7015 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [7] \C.DP.ISB.sb13.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7015 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [7] \C.DP.ISB.sb13.B.mult_byte4.times16 [3] \C.DP.ISB.sb13.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times16 [2] = \C.DP.ISB.sb13.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7019 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7019 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [6] \C.DP.ISB.sb13.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7019 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [6] \C.DP.ISB.sb13.B.mult_byte4.times32 [3] \C.DP.ISB.sb13.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times32 [2] = \C.DP.ISB.sb13.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7023 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7023 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [5] \C.DP.ISB.sb13.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7023 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [5] \C.DP.ISB.sb13.B.mult_byte4.times64 [3] \C.DP.ISB.sb13.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times64 [2] = \C.DP.ISB.sb13.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7027 [2:1] \C.DP.ISB.sb13.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7027 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7027 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte4.times128 [2] = \C.DP.ISB.sb13.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7059 [2:1] \C.DP.ISB.sb13.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7059 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb13.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7059 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times2 [3] \C.DP.ISB.sb13.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times2 [2] = \C.DP.ISB.sb13.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7063 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7063 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7063 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times4 [3] \C.DP.ISB.sb13.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times4 [2] = \C.DP.ISB.sb13.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7067 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7067 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7067 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times8 [3] \C.DP.ISB.sb13.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times8 [2] = \C.DP.ISB.sb13.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7071 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7071 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [7] \C.DP.ISB.sb13.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7071 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [7] \C.DP.ISB.sb13.B.mult_byte5.times16 [3] \C.DP.ISB.sb13.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times16 [2] = \C.DP.ISB.sb13.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7075 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7075 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [6] \C.DP.ISB.sb13.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7075 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [6] \C.DP.ISB.sb13.B.mult_byte5.times32 [3] \C.DP.ISB.sb13.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times32 [2] = \C.DP.ISB.sb13.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7079 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7079 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [5] \C.DP.ISB.sb13.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7079 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [5] \C.DP.ISB.sb13.B.mult_byte5.times64 [3] \C.DP.ISB.sb13.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times64 [2] = \C.DP.ISB.sb13.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7083 [2:1] \C.DP.ISB.sb13.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7083 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7083 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte5.times128 [2] = \C.DP.ISB.sb13.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7115 [2:1] \C.DP.ISB.sb13.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7115 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb13.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7115 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times2 [3] \C.DP.ISB.sb13.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times2 [2] = \C.DP.ISB.sb13.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7119 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$7119 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7119 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times4 [3] \C.DP.ISB.sb13.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times4 [2] = \C.DP.ISB.sb13.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7123 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$7123 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7123 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times8 [3] \C.DP.ISB.sb13.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times8 [2] = \C.DP.ISB.sb13.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7127 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$7127 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [7] \C.DP.ISB.sb13.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7127 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [7] \C.DP.ISB.sb13.B.mult_byte6.times16 [3] \C.DP.ISB.sb13.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times16 [2] = \C.DP.ISB.sb13.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7131 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$7131 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [6] \C.DP.ISB.sb13.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7131 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [6] \C.DP.ISB.sb13.B.mult_byte6.times32 [3] \C.DP.ISB.sb13.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times32 [2] = \C.DP.ISB.sb13.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7135 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$7135 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [5] \C.DP.ISB.sb13.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7135 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [5] \C.DP.ISB.sb13.B.mult_byte6.times64 [3] \C.DP.ISB.sb13.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times64 [2] = \C.DP.ISB.sb13.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7139 [2:1] \C.DP.ISB.sb13.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$7139 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$7139 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte6.times128 [2] = \C.DP.ISB.sb13.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6863 [2:1] \C.DP.ISB.sb13.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6863 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6863 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times2 [3] \C.DP.ISB.sb13.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times2 [2] = \C.DP.ISB.sb13.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6867 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6867 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6867 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times4 [3] \C.DP.ISB.sb13.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times4 [2] = \C.DP.ISB.sb13.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6871 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6871 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6871 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte8.times8 [3] \C.DP.ISB.sb13.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times8 [2] = \C.DP.ISB.sb13.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6875 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6875 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [7] \C.DP.ISB.sb13.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6875 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [7] \C.DP.ISB.sb13.B.mult_byte8.times16 [3] \C.DP.ISB.sb13.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times16 [2] = \C.DP.ISB.sb13.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6879 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6879 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [6] \C.DP.ISB.sb13.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6879 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [6] \C.DP.ISB.sb13.B.mult_byte8.times32 [3] \C.DP.ISB.sb13.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times32 [2] = \C.DP.ISB.sb13.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6883 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6883 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [5] \C.DP.ISB.sb13.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6883 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [5] \C.DP.ISB.sb13.B.mult_byte8.times64 [3] \C.DP.ISB.sb13.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times64 [2] = \C.DP.ISB.sb13.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6887 [2:1] \C.DP.ISB.sb13.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6887 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6887 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte8.times128 [2] = \C.DP.ISB.sb13.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6919 [2:1] \C.DP.ISB.sb13.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6919 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb13.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6919 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times2 [3] \C.DP.ISB.sb13.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times2 [2] = \C.DP.ISB.sb13.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6923 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6923 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6923 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times4 [3] \C.DP.ISB.sb13.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times4 [2] = \C.DP.ISB.sb13.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6927 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6927 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6927 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb13.B.mult_byte9.times8 [3] \C.DP.ISB.sb13.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times8 [2] = \C.DP.ISB.sb13.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6931 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6931 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [7] \C.DP.ISB.sb13.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6931 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [7] \C.DP.ISB.sb13.B.mult_byte9.times16 [3] \C.DP.ISB.sb13.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times16 [2] = \C.DP.ISB.sb13.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6935 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6935 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [6] \C.DP.ISB.sb13.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6935 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [6] \C.DP.ISB.sb13.B.mult_byte9.times32 [3] \C.DP.ISB.sb13.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times32 [2] = \C.DP.ISB.sb13.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6939 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6939 [0] 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [5] \C.DP.ISB.sb13.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6939 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [5] \C.DP.ISB.sb13.B.mult_byte9.times64 [3] \C.DP.ISB.sb13.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times64 [2] = \C.DP.ISB.sb13.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6943 [2:1] \C.DP.ISB.sb13.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6943 [0] 1'1 }, Y=\C.DP.ISB.sb13.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb13.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb13.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6943 1'1 }, Y={ \C.DP.ISB.sb13.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb13.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb13.B.mult_byte9.times128 [2] = \C.DP.ISB.sb13.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6471 [2:1] \C.DP.ISB.sb20.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6471 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6471 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times2 [3] \C.DP.ISB.sb20.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times2 [2] = \C.DP.ISB.sb20.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6475 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6475 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6475 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times4 [3] \C.DP.ISB.sb20.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times4 [2] = \C.DP.ISB.sb20.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6479 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6479 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6479 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times8 [3] \C.DP.ISB.sb20.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times8 [2] = \C.DP.ISB.sb20.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6483 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6483 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [7] \C.DP.ISB.sb20.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6483 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [7] \C.DP.ISB.sb20.B.mult_byte0.times16 [3] \C.DP.ISB.sb20.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times16 [2] = \C.DP.ISB.sb20.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6487 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6487 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [6] \C.DP.ISB.sb20.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6487 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [6] \C.DP.ISB.sb20.B.mult_byte0.times32 [3] \C.DP.ISB.sb20.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times32 [2] = \C.DP.ISB.sb20.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6491 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6491 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [5] \C.DP.ISB.sb20.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6491 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [5] \C.DP.ISB.sb20.B.mult_byte0.times64 [3] \C.DP.ISB.sb20.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times64 [2] = \C.DP.ISB.sb20.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6495 [2:1] \C.DP.ISB.sb20.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6495 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6495 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte0.times128 [2] = \C.DP.ISB.sb20.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6499 [2:1] \C.DP.ISB.sb20.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6499 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6499 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times2 [3] \C.DP.ISB.sb20.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times2 [2] = \C.DP.ISB.sb20.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6503 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6503 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6503 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times4 [3] \C.DP.ISB.sb20.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times4 [2] = \C.DP.ISB.sb20.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6507 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6507 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6507 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times8 [3] \C.DP.ISB.sb20.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times8 [2] = \C.DP.ISB.sb20.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6511 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6511 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [7] \C.DP.ISB.sb20.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6511 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [7] \C.DP.ISB.sb20.B.mult_byte1.times16 [3] \C.DP.ISB.sb20.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times16 [2] = \C.DP.ISB.sb20.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6515 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6515 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [6] \C.DP.ISB.sb20.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6515 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [6] \C.DP.ISB.sb20.B.mult_byte1.times32 [3] \C.DP.ISB.sb20.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times32 [2] = \C.DP.ISB.sb20.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6519 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6519 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [5] \C.DP.ISB.sb20.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6519 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [5] \C.DP.ISB.sb20.B.mult_byte1.times64 [3] \C.DP.ISB.sb20.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times64 [2] = \C.DP.ISB.sb20.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6523 [2:1] \C.DP.ISB.sb20.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6523 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6523 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte1.times128 [2] = \C.DP.ISB.sb20.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6639 [2:1] \C.DP.ISB.sb20.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6639 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6639 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times2 [3] \C.DP.ISB.sb20.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times2 [2] = \C.DP.ISB.sb20.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6643 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6643 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6643 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times4 [3] \C.DP.ISB.sb20.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times4 [2] = \C.DP.ISB.sb20.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6647 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6647 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6647 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte10.times8 [3] \C.DP.ISB.sb20.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times8 [2] = \C.DP.ISB.sb20.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6651 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6651 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [7] \C.DP.ISB.sb20.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6651 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [7] \C.DP.ISB.sb20.B.mult_byte10.times16 [3] \C.DP.ISB.sb20.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times16 [2] = \C.DP.ISB.sb20.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6655 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6655 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [6] \C.DP.ISB.sb20.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6655 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [6] \C.DP.ISB.sb20.B.mult_byte10.times32 [3] \C.DP.ISB.sb20.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times32 [2] = \C.DP.ISB.sb20.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6659 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6659 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [5] \C.DP.ISB.sb20.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6659 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [5] \C.DP.ISB.sb20.B.mult_byte10.times64 [3] \C.DP.ISB.sb20.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times64 [2] = \C.DP.ISB.sb20.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6663 [2:1] \C.DP.ISB.sb20.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6663 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6663 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte10.times128 [2] = \C.DP.ISB.sb20.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6695 [2:1] \C.DP.ISB.sb20.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6695 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6695 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times2 [3] \C.DP.ISB.sb20.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times2 [2] = \C.DP.ISB.sb20.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6699 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6699 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6699 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times4 [3] \C.DP.ISB.sb20.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times4 [2] = \C.DP.ISB.sb20.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6703 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6703 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6703 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte11.times8 [3] \C.DP.ISB.sb20.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times8 [2] = \C.DP.ISB.sb20.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6707 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6707 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [7] \C.DP.ISB.sb20.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6707 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [7] \C.DP.ISB.sb20.B.mult_byte11.times16 [3] \C.DP.ISB.sb20.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times16 [2] = \C.DP.ISB.sb20.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6711 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6711 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [6] \C.DP.ISB.sb20.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6711 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [6] \C.DP.ISB.sb20.B.mult_byte11.times32 [3] \C.DP.ISB.sb20.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times32 [2] = \C.DP.ISB.sb20.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6715 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6715 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [5] \C.DP.ISB.sb20.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6715 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [5] \C.DP.ISB.sb20.B.mult_byte11.times64 [3] \C.DP.ISB.sb20.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times64 [2] = \C.DP.ISB.sb20.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6719 [2:1] \C.DP.ISB.sb20.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6719 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6719 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte11.times128 [2] = \C.DP.ISB.sb20.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6751 [2:1] \C.DP.ISB.sb20.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6751 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6751 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times2 [3] \C.DP.ISB.sb20.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times2 [2] = \C.DP.ISB.sb20.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6755 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6755 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6755 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times4 [3] \C.DP.ISB.sb20.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times4 [2] = \C.DP.ISB.sb20.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6759 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6759 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6759 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte12.times8 [3] \C.DP.ISB.sb20.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times8 [2] = \C.DP.ISB.sb20.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6763 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6763 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [7] \C.DP.ISB.sb20.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6763 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [7] \C.DP.ISB.sb20.B.mult_byte12.times16 [3] \C.DP.ISB.sb20.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times16 [2] = \C.DP.ISB.sb20.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6767 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6767 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [6] \C.DP.ISB.sb20.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6767 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [6] \C.DP.ISB.sb20.B.mult_byte12.times32 [3] \C.DP.ISB.sb20.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times32 [2] = \C.DP.ISB.sb20.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6771 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6771 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [5] \C.DP.ISB.sb20.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6771 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [5] \C.DP.ISB.sb20.B.mult_byte12.times64 [3] \C.DP.ISB.sb20.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times64 [2] = \C.DP.ISB.sb20.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6775 [2:1] \C.DP.ISB.sb20.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6775 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6775 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte12.times128 [2] = \C.DP.ISB.sb20.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6555 [2:1] \C.DP.ISB.sb20.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6555 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6555 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times2 [3] \C.DP.ISB.sb20.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times2 [2] = \C.DP.ISB.sb20.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6559 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6559 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6559 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times4 [3] \C.DP.ISB.sb20.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times4 [2] = \C.DP.ISB.sb20.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6563 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6563 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6563 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times8 [3] \C.DP.ISB.sb20.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times8 [2] = \C.DP.ISB.sb20.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6567 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6567 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [7] \C.DP.ISB.sb20.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6567 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [7] \C.DP.ISB.sb20.B.mult_byte2.times16 [3] \C.DP.ISB.sb20.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times16 [2] = \C.DP.ISB.sb20.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6571 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6571 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [6] \C.DP.ISB.sb20.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6571 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [6] \C.DP.ISB.sb20.B.mult_byte2.times32 [3] \C.DP.ISB.sb20.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times32 [2] = \C.DP.ISB.sb20.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6575 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6575 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [5] \C.DP.ISB.sb20.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6575 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [5] \C.DP.ISB.sb20.B.mult_byte2.times64 [3] \C.DP.ISB.sb20.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times64 [2] = \C.DP.ISB.sb20.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6579 [2:1] \C.DP.ISB.sb20.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6579 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6579 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte2.times128 [2] = \C.DP.ISB.sb20.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6611 [2:1] \C.DP.ISB.sb20.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6611 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6611 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times2 [3] \C.DP.ISB.sb20.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times2 [2] = \C.DP.ISB.sb20.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6615 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6615 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6615 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times4 [3] \C.DP.ISB.sb20.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times4 [2] = \C.DP.ISB.sb20.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6619 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6619 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6619 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times8 [3] \C.DP.ISB.sb20.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times8 [2] = \C.DP.ISB.sb20.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6623 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6623 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [7] \C.DP.ISB.sb20.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6623 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [7] \C.DP.ISB.sb20.B.mult_byte3.times16 [3] \C.DP.ISB.sb20.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times16 [2] = \C.DP.ISB.sb20.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6627 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6627 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [6] \C.DP.ISB.sb20.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6627 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [6] \C.DP.ISB.sb20.B.mult_byte3.times32 [3] \C.DP.ISB.sb20.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times32 [2] = \C.DP.ISB.sb20.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6631 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6631 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [5] \C.DP.ISB.sb20.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6631 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [5] \C.DP.ISB.sb20.B.mult_byte3.times64 [3] \C.DP.ISB.sb20.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times64 [2] = \C.DP.ISB.sb20.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6635 [2:1] \C.DP.ISB.sb20.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6635 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6635 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte3.times128 [2] = \C.DP.ISB.sb20.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6667 [2:1] \C.DP.ISB.sb20.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6667 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6667 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times2 [3] \C.DP.ISB.sb20.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times2 [2] = \C.DP.ISB.sb20.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6671 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6671 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6671 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times4 [3] \C.DP.ISB.sb20.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times4 [2] = \C.DP.ISB.sb20.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6675 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6675 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6675 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times8 [3] \C.DP.ISB.sb20.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times8 [2] = \C.DP.ISB.sb20.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6679 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6679 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [7] \C.DP.ISB.sb20.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6679 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [7] \C.DP.ISB.sb20.B.mult_byte4.times16 [3] \C.DP.ISB.sb20.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times16 [2] = \C.DP.ISB.sb20.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6683 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6683 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [6] \C.DP.ISB.sb20.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6683 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [6] \C.DP.ISB.sb20.B.mult_byte4.times32 [3] \C.DP.ISB.sb20.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times32 [2] = \C.DP.ISB.sb20.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6687 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6687 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [5] \C.DP.ISB.sb20.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6687 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [5] \C.DP.ISB.sb20.B.mult_byte4.times64 [3] \C.DP.ISB.sb20.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times64 [2] = \C.DP.ISB.sb20.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6691 [2:1] \C.DP.ISB.sb20.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6691 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6691 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte4.times128 [2] = \C.DP.ISB.sb20.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6723 [2:1] \C.DP.ISB.sb20.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6723 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb20.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6723 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times2 [3] \C.DP.ISB.sb20.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times2 [2] = \C.DP.ISB.sb20.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6727 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6727 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6727 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times4 [3] \C.DP.ISB.sb20.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times4 [2] = \C.DP.ISB.sb20.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6731 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6731 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6731 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times8 [3] \C.DP.ISB.sb20.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times8 [2] = \C.DP.ISB.sb20.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6735 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6735 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [7] \C.DP.ISB.sb20.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6735 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [7] \C.DP.ISB.sb20.B.mult_byte5.times16 [3] \C.DP.ISB.sb20.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times16 [2] = \C.DP.ISB.sb20.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6739 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6739 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [6] \C.DP.ISB.sb20.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6739 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [6] \C.DP.ISB.sb20.B.mult_byte5.times32 [3] \C.DP.ISB.sb20.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times32 [2] = \C.DP.ISB.sb20.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6743 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6743 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [5] \C.DP.ISB.sb20.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6743 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [5] \C.DP.ISB.sb20.B.mult_byte5.times64 [3] \C.DP.ISB.sb20.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times64 [2] = \C.DP.ISB.sb20.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6747 [2:1] \C.DP.ISB.sb20.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6747 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6747 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte5.times128 [2] = \C.DP.ISB.sb20.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6779 [2:1] \C.DP.ISB.sb20.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6779 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb20.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6779 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times2 [3] \C.DP.ISB.sb20.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times2 [2] = \C.DP.ISB.sb20.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6783 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6783 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6783 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times4 [3] \C.DP.ISB.sb20.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times4 [2] = \C.DP.ISB.sb20.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6787 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6787 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6787 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times8 [3] \C.DP.ISB.sb20.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times8 [2] = \C.DP.ISB.sb20.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6791 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6791 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [7] \C.DP.ISB.sb20.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6791 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [7] \C.DP.ISB.sb20.B.mult_byte6.times16 [3] \C.DP.ISB.sb20.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times16 [2] = \C.DP.ISB.sb20.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6795 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6795 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [6] \C.DP.ISB.sb20.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6795 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [6] \C.DP.ISB.sb20.B.mult_byte6.times32 [3] \C.DP.ISB.sb20.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times32 [2] = \C.DP.ISB.sb20.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6799 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6799 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [5] \C.DP.ISB.sb20.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6799 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [5] \C.DP.ISB.sb20.B.mult_byte6.times64 [3] \C.DP.ISB.sb20.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times64 [2] = \C.DP.ISB.sb20.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6803 [2:1] \C.DP.ISB.sb20.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6803 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6803 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte6.times128 [2] = \C.DP.ISB.sb20.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6527 [2:1] \C.DP.ISB.sb20.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6527 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6527 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times2 [3] \C.DP.ISB.sb20.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times2 [2] = \C.DP.ISB.sb20.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6531 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6531 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6531 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times4 [3] \C.DP.ISB.sb20.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times4 [2] = \C.DP.ISB.sb20.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6535 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6535 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6535 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte8.times8 [3] \C.DP.ISB.sb20.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times8 [2] = \C.DP.ISB.sb20.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6539 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6539 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [7] \C.DP.ISB.sb20.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6539 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [7] \C.DP.ISB.sb20.B.mult_byte8.times16 [3] \C.DP.ISB.sb20.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times16 [2] = \C.DP.ISB.sb20.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6543 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6543 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [6] \C.DP.ISB.sb20.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6543 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [6] \C.DP.ISB.sb20.B.mult_byte8.times32 [3] \C.DP.ISB.sb20.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times32 [2] = \C.DP.ISB.sb20.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6547 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6547 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [5] \C.DP.ISB.sb20.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6547 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [5] \C.DP.ISB.sb20.B.mult_byte8.times64 [3] \C.DP.ISB.sb20.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times64 [2] = \C.DP.ISB.sb20.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6551 [2:1] \C.DP.ISB.sb20.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6551 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6551 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte8.times128 [2] = \C.DP.ISB.sb20.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6583 [2:1] \C.DP.ISB.sb20.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6583 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb20.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6583 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times2 [3] \C.DP.ISB.sb20.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times2 [2] = \C.DP.ISB.sb20.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6587 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6587 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6587 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times4 [3] \C.DP.ISB.sb20.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times4 [2] = \C.DP.ISB.sb20.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6591 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6591 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6591 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb20.B.mult_byte9.times8 [3] \C.DP.ISB.sb20.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times8 [2] = \C.DP.ISB.sb20.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6595 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6595 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [7] \C.DP.ISB.sb20.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6595 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [7] \C.DP.ISB.sb20.B.mult_byte9.times16 [3] \C.DP.ISB.sb20.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times16 [2] = \C.DP.ISB.sb20.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6599 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6599 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [6] \C.DP.ISB.sb20.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6599 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [6] \C.DP.ISB.sb20.B.mult_byte9.times32 [3] \C.DP.ISB.sb20.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times32 [2] = \C.DP.ISB.sb20.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6603 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6603 [0] 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [5] \C.DP.ISB.sb20.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6603 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [5] \C.DP.ISB.sb20.B.mult_byte9.times64 [3] \C.DP.ISB.sb20.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times64 [2] = \C.DP.ISB.sb20.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6607 [2:1] \C.DP.ISB.sb20.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6607 [0] 1'1 }, Y=\C.DP.ISB.sb20.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb20.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb20.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6607 1'1 }, Y={ \C.DP.ISB.sb20.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb20.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb20.B.mult_byte9.times128 [2] = \C.DP.ISB.sb20.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6135 [2:1] \C.DP.ISB.sb21.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6135 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6135 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times2 [3] \C.DP.ISB.sb21.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times2 [2] = \C.DP.ISB.sb21.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6139 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6139 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6139 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times4 [3] \C.DP.ISB.sb21.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times4 [2] = \C.DP.ISB.sb21.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6143 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6143 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6143 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times8 [3] \C.DP.ISB.sb21.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times8 [2] = \C.DP.ISB.sb21.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6147 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6147 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [7] \C.DP.ISB.sb21.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6147 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [7] \C.DP.ISB.sb21.B.mult_byte0.times16 [3] \C.DP.ISB.sb21.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times16 [2] = \C.DP.ISB.sb21.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6151 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6151 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [6] \C.DP.ISB.sb21.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6151 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [6] \C.DP.ISB.sb21.B.mult_byte0.times32 [3] \C.DP.ISB.sb21.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times32 [2] = \C.DP.ISB.sb21.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6155 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6155 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [5] \C.DP.ISB.sb21.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6155 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [5] \C.DP.ISB.sb21.B.mult_byte0.times64 [3] \C.DP.ISB.sb21.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times64 [2] = \C.DP.ISB.sb21.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6159 [2:1] \C.DP.ISB.sb21.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6159 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6159 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte0.times128 [2] = \C.DP.ISB.sb21.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6163 [2:1] \C.DP.ISB.sb21.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6163 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6163 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times2 [3] \C.DP.ISB.sb21.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times2 [2] = \C.DP.ISB.sb21.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6167 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6167 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6167 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times4 [3] \C.DP.ISB.sb21.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times4 [2] = \C.DP.ISB.sb21.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6171 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6171 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6171 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times8 [3] \C.DP.ISB.sb21.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times8 [2] = \C.DP.ISB.sb21.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6175 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6175 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [7] \C.DP.ISB.sb21.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6175 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [7] \C.DP.ISB.sb21.B.mult_byte1.times16 [3] \C.DP.ISB.sb21.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times16 [2] = \C.DP.ISB.sb21.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6179 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6179 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [6] \C.DP.ISB.sb21.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6179 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [6] \C.DP.ISB.sb21.B.mult_byte1.times32 [3] \C.DP.ISB.sb21.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times32 [2] = \C.DP.ISB.sb21.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6183 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6183 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [5] \C.DP.ISB.sb21.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6183 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [5] \C.DP.ISB.sb21.B.mult_byte1.times64 [3] \C.DP.ISB.sb21.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times64 [2] = \C.DP.ISB.sb21.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6187 [2:1] \C.DP.ISB.sb21.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6187 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6187 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte1.times128 [2] = \C.DP.ISB.sb21.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6303 [2:1] \C.DP.ISB.sb21.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6303 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6303 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times2 [3] \C.DP.ISB.sb21.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times2 [2] = \C.DP.ISB.sb21.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6307 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6307 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6307 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times4 [3] \C.DP.ISB.sb21.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times4 [2] = \C.DP.ISB.sb21.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6311 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6311 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6311 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte10.times8 [3] \C.DP.ISB.sb21.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times8 [2] = \C.DP.ISB.sb21.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6315 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6315 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [7] \C.DP.ISB.sb21.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6315 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [7] \C.DP.ISB.sb21.B.mult_byte10.times16 [3] \C.DP.ISB.sb21.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times16 [2] = \C.DP.ISB.sb21.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6319 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6319 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [6] \C.DP.ISB.sb21.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6319 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [6] \C.DP.ISB.sb21.B.mult_byte10.times32 [3] \C.DP.ISB.sb21.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times32 [2] = \C.DP.ISB.sb21.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6323 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6323 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [5] \C.DP.ISB.sb21.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6323 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [5] \C.DP.ISB.sb21.B.mult_byte10.times64 [3] \C.DP.ISB.sb21.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times64 [2] = \C.DP.ISB.sb21.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6327 [2:1] \C.DP.ISB.sb21.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6327 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6327 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte10.times128 [2] = \C.DP.ISB.sb21.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6359 [2:1] \C.DP.ISB.sb21.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6359 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6359 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times2 [3] \C.DP.ISB.sb21.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times2 [2] = \C.DP.ISB.sb21.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6363 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6363 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6363 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times4 [3] \C.DP.ISB.sb21.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times4 [2] = \C.DP.ISB.sb21.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6367 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6367 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6367 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte11.times8 [3] \C.DP.ISB.sb21.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times8 [2] = \C.DP.ISB.sb21.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6371 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6371 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [7] \C.DP.ISB.sb21.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6371 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [7] \C.DP.ISB.sb21.B.mult_byte11.times16 [3] \C.DP.ISB.sb21.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times16 [2] = \C.DP.ISB.sb21.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6375 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6375 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [6] \C.DP.ISB.sb21.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6375 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [6] \C.DP.ISB.sb21.B.mult_byte11.times32 [3] \C.DP.ISB.sb21.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times32 [2] = \C.DP.ISB.sb21.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6379 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6379 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [5] \C.DP.ISB.sb21.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6379 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [5] \C.DP.ISB.sb21.B.mult_byte11.times64 [3] \C.DP.ISB.sb21.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times64 [2] = \C.DP.ISB.sb21.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6383 [2:1] \C.DP.ISB.sb21.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6383 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6383 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte11.times128 [2] = \C.DP.ISB.sb21.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6415 [2:1] \C.DP.ISB.sb21.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6415 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6415 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times2 [3] \C.DP.ISB.sb21.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times2 [2] = \C.DP.ISB.sb21.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6419 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6419 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6419 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times4 [3] \C.DP.ISB.sb21.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times4 [2] = \C.DP.ISB.sb21.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6423 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6423 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6423 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte12.times8 [3] \C.DP.ISB.sb21.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times8 [2] = \C.DP.ISB.sb21.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6427 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6427 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [7] \C.DP.ISB.sb21.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6427 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [7] \C.DP.ISB.sb21.B.mult_byte12.times16 [3] \C.DP.ISB.sb21.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times16 [2] = \C.DP.ISB.sb21.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6431 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6431 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [6] \C.DP.ISB.sb21.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6431 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [6] \C.DP.ISB.sb21.B.mult_byte12.times32 [3] \C.DP.ISB.sb21.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times32 [2] = \C.DP.ISB.sb21.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6435 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6435 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [5] \C.DP.ISB.sb21.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6435 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [5] \C.DP.ISB.sb21.B.mult_byte12.times64 [3] \C.DP.ISB.sb21.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times64 [2] = \C.DP.ISB.sb21.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6439 [2:1] \C.DP.ISB.sb21.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6439 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6439 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte12.times128 [2] = \C.DP.ISB.sb21.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6219 [2:1] \C.DP.ISB.sb21.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6219 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6219 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times2 [3] \C.DP.ISB.sb21.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times2 [2] = \C.DP.ISB.sb21.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6223 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6223 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6223 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times4 [3] \C.DP.ISB.sb21.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times4 [2] = \C.DP.ISB.sb21.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6227 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6227 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6227 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times8 [3] \C.DP.ISB.sb21.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times8 [2] = \C.DP.ISB.sb21.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6231 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6231 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [7] \C.DP.ISB.sb21.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6231 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [7] \C.DP.ISB.sb21.B.mult_byte2.times16 [3] \C.DP.ISB.sb21.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times16 [2] = \C.DP.ISB.sb21.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6235 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6235 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [6] \C.DP.ISB.sb21.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6235 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [6] \C.DP.ISB.sb21.B.mult_byte2.times32 [3] \C.DP.ISB.sb21.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times32 [2] = \C.DP.ISB.sb21.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6239 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6239 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [5] \C.DP.ISB.sb21.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6239 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [5] \C.DP.ISB.sb21.B.mult_byte2.times64 [3] \C.DP.ISB.sb21.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times64 [2] = \C.DP.ISB.sb21.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6243 [2:1] \C.DP.ISB.sb21.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6243 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6243 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte2.times128 [2] = \C.DP.ISB.sb21.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6275 [2:1] \C.DP.ISB.sb21.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6275 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6275 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times2 [3] \C.DP.ISB.sb21.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times2 [2] = \C.DP.ISB.sb21.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6279 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6279 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6279 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times4 [3] \C.DP.ISB.sb21.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times4 [2] = \C.DP.ISB.sb21.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6283 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6283 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6283 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times8 [3] \C.DP.ISB.sb21.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times8 [2] = \C.DP.ISB.sb21.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6287 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6287 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [7] \C.DP.ISB.sb21.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6287 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [7] \C.DP.ISB.sb21.B.mult_byte3.times16 [3] \C.DP.ISB.sb21.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times16 [2] = \C.DP.ISB.sb21.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6291 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6291 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [6] \C.DP.ISB.sb21.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6291 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [6] \C.DP.ISB.sb21.B.mult_byte3.times32 [3] \C.DP.ISB.sb21.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times32 [2] = \C.DP.ISB.sb21.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6295 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6295 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [5] \C.DP.ISB.sb21.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6295 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [5] \C.DP.ISB.sb21.B.mult_byte3.times64 [3] \C.DP.ISB.sb21.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times64 [2] = \C.DP.ISB.sb21.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6299 [2:1] \C.DP.ISB.sb21.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6299 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6299 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte3.times128 [2] = \C.DP.ISB.sb21.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6331 [2:1] \C.DP.ISB.sb21.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6331 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6331 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times2 [3] \C.DP.ISB.sb21.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times2 [2] = \C.DP.ISB.sb21.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6335 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6335 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6335 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times4 [3] \C.DP.ISB.sb21.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times4 [2] = \C.DP.ISB.sb21.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6339 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6339 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6339 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times8 [3] \C.DP.ISB.sb21.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times8 [2] = \C.DP.ISB.sb21.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6343 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6343 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [7] \C.DP.ISB.sb21.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6343 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [7] \C.DP.ISB.sb21.B.mult_byte4.times16 [3] \C.DP.ISB.sb21.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times16 [2] = \C.DP.ISB.sb21.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6347 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6347 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [6] \C.DP.ISB.sb21.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6347 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [6] \C.DP.ISB.sb21.B.mult_byte4.times32 [3] \C.DP.ISB.sb21.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times32 [2] = \C.DP.ISB.sb21.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6351 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6351 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [5] \C.DP.ISB.sb21.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6351 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [5] \C.DP.ISB.sb21.B.mult_byte4.times64 [3] \C.DP.ISB.sb21.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times64 [2] = \C.DP.ISB.sb21.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6355 [2:1] \C.DP.ISB.sb21.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6355 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6355 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte4.times128 [2] = \C.DP.ISB.sb21.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6387 [2:1] \C.DP.ISB.sb21.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6387 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb21.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6387 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times2 [3] \C.DP.ISB.sb21.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times2 [2] = \C.DP.ISB.sb21.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6391 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6391 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6391 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times4 [3] \C.DP.ISB.sb21.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times4 [2] = \C.DP.ISB.sb21.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6395 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6395 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6395 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times8 [3] \C.DP.ISB.sb21.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times8 [2] = \C.DP.ISB.sb21.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6399 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6399 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [7] \C.DP.ISB.sb21.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6399 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [7] \C.DP.ISB.sb21.B.mult_byte5.times16 [3] \C.DP.ISB.sb21.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times16 [2] = \C.DP.ISB.sb21.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6403 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6403 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [6] \C.DP.ISB.sb21.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6403 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [6] \C.DP.ISB.sb21.B.mult_byte5.times32 [3] \C.DP.ISB.sb21.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times32 [2] = \C.DP.ISB.sb21.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6407 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6407 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [5] \C.DP.ISB.sb21.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6407 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [5] \C.DP.ISB.sb21.B.mult_byte5.times64 [3] \C.DP.ISB.sb21.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times64 [2] = \C.DP.ISB.sb21.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6411 [2:1] \C.DP.ISB.sb21.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6411 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6411 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte5.times128 [2] = \C.DP.ISB.sb21.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6443 [2:1] \C.DP.ISB.sb21.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6443 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb21.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6443 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times2 [3] \C.DP.ISB.sb21.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times2 [2] = \C.DP.ISB.sb21.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6447 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6447 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6447 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times4 [3] \C.DP.ISB.sb21.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times4 [2] = \C.DP.ISB.sb21.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6451 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6451 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6451 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times8 [3] \C.DP.ISB.sb21.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times8 [2] = \C.DP.ISB.sb21.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6455 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6455 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [7] \C.DP.ISB.sb21.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6455 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [7] \C.DP.ISB.sb21.B.mult_byte6.times16 [3] \C.DP.ISB.sb21.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times16 [2] = \C.DP.ISB.sb21.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6459 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6459 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [6] \C.DP.ISB.sb21.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6459 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [6] \C.DP.ISB.sb21.B.mult_byte6.times32 [3] \C.DP.ISB.sb21.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times32 [2] = \C.DP.ISB.sb21.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6463 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6463 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [5] \C.DP.ISB.sb21.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6463 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [5] \C.DP.ISB.sb21.B.mult_byte6.times64 [3] \C.DP.ISB.sb21.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times64 [2] = \C.DP.ISB.sb21.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6467 [2:1] \C.DP.ISB.sb21.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6467 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6467 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte6.times128 [2] = \C.DP.ISB.sb21.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6191 [2:1] \C.DP.ISB.sb21.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6191 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6191 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times2 [3] \C.DP.ISB.sb21.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times2 [2] = \C.DP.ISB.sb21.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6195 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6195 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6195 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times4 [3] \C.DP.ISB.sb21.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times4 [2] = \C.DP.ISB.sb21.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6199 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6199 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6199 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte8.times8 [3] \C.DP.ISB.sb21.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times8 [2] = \C.DP.ISB.sb21.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6203 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6203 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [7] \C.DP.ISB.sb21.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6203 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [7] \C.DP.ISB.sb21.B.mult_byte8.times16 [3] \C.DP.ISB.sb21.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times16 [2] = \C.DP.ISB.sb21.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6207 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6207 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [6] \C.DP.ISB.sb21.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6207 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [6] \C.DP.ISB.sb21.B.mult_byte8.times32 [3] \C.DP.ISB.sb21.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times32 [2] = \C.DP.ISB.sb21.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6211 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6211 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [5] \C.DP.ISB.sb21.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6211 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [5] \C.DP.ISB.sb21.B.mult_byte8.times64 [3] \C.DP.ISB.sb21.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times64 [2] = \C.DP.ISB.sb21.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6215 [2:1] \C.DP.ISB.sb21.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6215 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6215 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte8.times128 [2] = \C.DP.ISB.sb21.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6247 [2:1] \C.DP.ISB.sb21.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6247 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb21.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6247 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times2 [3] \C.DP.ISB.sb21.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times2 [2] = \C.DP.ISB.sb21.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6251 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6251 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6251 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times4 [3] \C.DP.ISB.sb21.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times4 [2] = \C.DP.ISB.sb21.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6255 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6255 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6255 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb21.B.mult_byte9.times8 [3] \C.DP.ISB.sb21.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times8 [2] = \C.DP.ISB.sb21.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6259 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6259 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [7] \C.DP.ISB.sb21.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6259 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [7] \C.DP.ISB.sb21.B.mult_byte9.times16 [3] \C.DP.ISB.sb21.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times16 [2] = \C.DP.ISB.sb21.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6263 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6263 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [6] \C.DP.ISB.sb21.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6263 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [6] \C.DP.ISB.sb21.B.mult_byte9.times32 [3] \C.DP.ISB.sb21.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times32 [2] = \C.DP.ISB.sb21.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6267 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6267 [0] 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [5] \C.DP.ISB.sb21.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6267 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [5] \C.DP.ISB.sb21.B.mult_byte9.times64 [3] \C.DP.ISB.sb21.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times64 [2] = \C.DP.ISB.sb21.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6271 [2:1] \C.DP.ISB.sb21.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6271 [0] 1'1 }, Y=\C.DP.ISB.sb21.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb21.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb21.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6271 1'1 }, Y={ \C.DP.ISB.sb21.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb21.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb21.B.mult_byte9.times128 [2] = \C.DP.ISB.sb21.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5799 [2:1] \C.DP.ISB.sb22.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5799 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5799 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times2 [3] \C.DP.ISB.sb22.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times2 [2] = \C.DP.ISB.sb22.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5803 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5803 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5803 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times4 [3] \C.DP.ISB.sb22.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times4 [2] = \C.DP.ISB.sb22.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5807 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5807 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5807 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times8 [3] \C.DP.ISB.sb22.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times8 [2] = \C.DP.ISB.sb22.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5811 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5811 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [7] \C.DP.ISB.sb22.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5811 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [7] \C.DP.ISB.sb22.B.mult_byte0.times16 [3] \C.DP.ISB.sb22.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times16 [2] = \C.DP.ISB.sb22.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5815 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5815 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [6] \C.DP.ISB.sb22.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5815 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [6] \C.DP.ISB.sb22.B.mult_byte0.times32 [3] \C.DP.ISB.sb22.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times32 [2] = \C.DP.ISB.sb22.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5819 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5819 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [5] \C.DP.ISB.sb22.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5819 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [5] \C.DP.ISB.sb22.B.mult_byte0.times64 [3] \C.DP.ISB.sb22.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times64 [2] = \C.DP.ISB.sb22.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5823 [2:1] \C.DP.ISB.sb22.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5823 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5823 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte0.times128 [2] = \C.DP.ISB.sb22.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5827 [2:1] \C.DP.ISB.sb22.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5827 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5827 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times2 [3] \C.DP.ISB.sb22.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times2 [2] = \C.DP.ISB.sb22.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5831 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5831 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5831 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times4 [3] \C.DP.ISB.sb22.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times4 [2] = \C.DP.ISB.sb22.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5835 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5835 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5835 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times8 [3] \C.DP.ISB.sb22.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times8 [2] = \C.DP.ISB.sb22.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5839 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5839 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [7] \C.DP.ISB.sb22.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5839 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [7] \C.DP.ISB.sb22.B.mult_byte1.times16 [3] \C.DP.ISB.sb22.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times16 [2] = \C.DP.ISB.sb22.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5843 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5843 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [6] \C.DP.ISB.sb22.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5843 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [6] \C.DP.ISB.sb22.B.mult_byte1.times32 [3] \C.DP.ISB.sb22.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times32 [2] = \C.DP.ISB.sb22.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5847 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5847 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [5] \C.DP.ISB.sb22.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5847 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [5] \C.DP.ISB.sb22.B.mult_byte1.times64 [3] \C.DP.ISB.sb22.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times64 [2] = \C.DP.ISB.sb22.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5851 [2:1] \C.DP.ISB.sb22.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5851 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5851 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte1.times128 [2] = \C.DP.ISB.sb22.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5967 [2:1] \C.DP.ISB.sb22.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5967 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5967 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times2 [3] \C.DP.ISB.sb22.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times2 [2] = \C.DP.ISB.sb22.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5971 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5971 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5971 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times4 [3] \C.DP.ISB.sb22.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times4 [2] = \C.DP.ISB.sb22.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5975 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5975 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5975 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte10.times8 [3] \C.DP.ISB.sb22.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times8 [2] = \C.DP.ISB.sb22.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5979 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5979 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [7] \C.DP.ISB.sb22.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5979 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [7] \C.DP.ISB.sb22.B.mult_byte10.times16 [3] \C.DP.ISB.sb22.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times16 [2] = \C.DP.ISB.sb22.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5983 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5983 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [6] \C.DP.ISB.sb22.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5983 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [6] \C.DP.ISB.sb22.B.mult_byte10.times32 [3] \C.DP.ISB.sb22.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times32 [2] = \C.DP.ISB.sb22.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5987 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5987 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [5] \C.DP.ISB.sb22.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5987 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [5] \C.DP.ISB.sb22.B.mult_byte10.times64 [3] \C.DP.ISB.sb22.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times64 [2] = \C.DP.ISB.sb22.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5991 [2:1] \C.DP.ISB.sb22.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5991 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5991 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte10.times128 [2] = \C.DP.ISB.sb22.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6023 [2:1] \C.DP.ISB.sb22.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6023 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6023 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times2 [3] \C.DP.ISB.sb22.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times2 [2] = \C.DP.ISB.sb22.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6027 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6027 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6027 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times4 [3] \C.DP.ISB.sb22.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times4 [2] = \C.DP.ISB.sb22.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6031 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6031 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6031 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte11.times8 [3] \C.DP.ISB.sb22.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times8 [2] = \C.DP.ISB.sb22.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6035 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6035 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [7] \C.DP.ISB.sb22.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6035 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [7] \C.DP.ISB.sb22.B.mult_byte11.times16 [3] \C.DP.ISB.sb22.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times16 [2] = \C.DP.ISB.sb22.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6039 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6039 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [6] \C.DP.ISB.sb22.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6039 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [6] \C.DP.ISB.sb22.B.mult_byte11.times32 [3] \C.DP.ISB.sb22.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times32 [2] = \C.DP.ISB.sb22.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6043 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6043 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [5] \C.DP.ISB.sb22.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6043 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [5] \C.DP.ISB.sb22.B.mult_byte11.times64 [3] \C.DP.ISB.sb22.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times64 [2] = \C.DP.ISB.sb22.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6047 [2:1] \C.DP.ISB.sb22.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6047 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6047 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte11.times128 [2] = \C.DP.ISB.sb22.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6079 [2:1] \C.DP.ISB.sb22.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$6079 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6079 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times2 [3] \C.DP.ISB.sb22.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times2 [2] = \C.DP.ISB.sb22.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6083 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6083 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6083 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times4 [3] \C.DP.ISB.sb22.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times4 [2] = \C.DP.ISB.sb22.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6087 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6087 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6087 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte12.times8 [3] \C.DP.ISB.sb22.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times8 [2] = \C.DP.ISB.sb22.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6091 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6091 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [7] \C.DP.ISB.sb22.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6091 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [7] \C.DP.ISB.sb22.B.mult_byte12.times16 [3] \C.DP.ISB.sb22.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times16 [2] = \C.DP.ISB.sb22.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6095 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6095 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [6] \C.DP.ISB.sb22.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6095 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [6] \C.DP.ISB.sb22.B.mult_byte12.times32 [3] \C.DP.ISB.sb22.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times32 [2] = \C.DP.ISB.sb22.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6099 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6099 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [5] \C.DP.ISB.sb22.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6099 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [5] \C.DP.ISB.sb22.B.mult_byte12.times64 [3] \C.DP.ISB.sb22.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times64 [2] = \C.DP.ISB.sb22.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6103 [2:1] \C.DP.ISB.sb22.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6103 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6103 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte12.times128 [2] = \C.DP.ISB.sb22.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5883 [2:1] \C.DP.ISB.sb22.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5883 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5883 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times2 [3] \C.DP.ISB.sb22.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times2 [2] = \C.DP.ISB.sb22.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5887 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5887 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5887 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times4 [3] \C.DP.ISB.sb22.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times4 [2] = \C.DP.ISB.sb22.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5891 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5891 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5891 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times8 [3] \C.DP.ISB.sb22.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times8 [2] = \C.DP.ISB.sb22.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5895 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5895 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [7] \C.DP.ISB.sb22.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5895 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [7] \C.DP.ISB.sb22.B.mult_byte2.times16 [3] \C.DP.ISB.sb22.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times16 [2] = \C.DP.ISB.sb22.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5899 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5899 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [6] \C.DP.ISB.sb22.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5899 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [6] \C.DP.ISB.sb22.B.mult_byte2.times32 [3] \C.DP.ISB.sb22.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times32 [2] = \C.DP.ISB.sb22.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5903 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5903 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [5] \C.DP.ISB.sb22.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5903 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [5] \C.DP.ISB.sb22.B.mult_byte2.times64 [3] \C.DP.ISB.sb22.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times64 [2] = \C.DP.ISB.sb22.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5907 [2:1] \C.DP.ISB.sb22.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5907 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5907 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte2.times128 [2] = \C.DP.ISB.sb22.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5939 [2:1] \C.DP.ISB.sb22.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5939 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5939 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times2 [3] \C.DP.ISB.sb22.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times2 [2] = \C.DP.ISB.sb22.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5943 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5943 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5943 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times4 [3] \C.DP.ISB.sb22.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times4 [2] = \C.DP.ISB.sb22.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5947 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5947 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5947 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times8 [3] \C.DP.ISB.sb22.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times8 [2] = \C.DP.ISB.sb22.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5951 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5951 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [7] \C.DP.ISB.sb22.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5951 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [7] \C.DP.ISB.sb22.B.mult_byte3.times16 [3] \C.DP.ISB.sb22.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times16 [2] = \C.DP.ISB.sb22.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5955 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5955 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [6] \C.DP.ISB.sb22.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5955 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [6] \C.DP.ISB.sb22.B.mult_byte3.times32 [3] \C.DP.ISB.sb22.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times32 [2] = \C.DP.ISB.sb22.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5959 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5959 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [5] \C.DP.ISB.sb22.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5959 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [5] \C.DP.ISB.sb22.B.mult_byte3.times64 [3] \C.DP.ISB.sb22.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times64 [2] = \C.DP.ISB.sb22.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5963 [2:1] \C.DP.ISB.sb22.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5963 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5963 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte3.times128 [2] = \C.DP.ISB.sb22.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5995 [2:1] \C.DP.ISB.sb22.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5995 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5995 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times2 [3] \C.DP.ISB.sb22.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times2 [2] = \C.DP.ISB.sb22.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5999 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5999 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5999 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times4 [3] \C.DP.ISB.sb22.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times4 [2] = \C.DP.ISB.sb22.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6003 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6003 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6003 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times8 [3] \C.DP.ISB.sb22.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times8 [2] = \C.DP.ISB.sb22.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6007 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6007 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [7] \C.DP.ISB.sb22.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6007 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [7] \C.DP.ISB.sb22.B.mult_byte4.times16 [3] \C.DP.ISB.sb22.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times16 [2] = \C.DP.ISB.sb22.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6011 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6011 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [6] \C.DP.ISB.sb22.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6011 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [6] \C.DP.ISB.sb22.B.mult_byte4.times32 [3] \C.DP.ISB.sb22.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times32 [2] = \C.DP.ISB.sb22.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6015 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6015 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [5] \C.DP.ISB.sb22.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6015 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [5] \C.DP.ISB.sb22.B.mult_byte4.times64 [3] \C.DP.ISB.sb22.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times64 [2] = \C.DP.ISB.sb22.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6019 [2:1] \C.DP.ISB.sb22.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6019 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6019 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte4.times128 [2] = \C.DP.ISB.sb22.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6051 [2:1] \C.DP.ISB.sb22.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6051 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb22.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6051 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times2 [3] \C.DP.ISB.sb22.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times2 [2] = \C.DP.ISB.sb22.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6055 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6055 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6055 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times4 [3] \C.DP.ISB.sb22.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times4 [2] = \C.DP.ISB.sb22.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6059 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6059 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6059 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times8 [3] \C.DP.ISB.sb22.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times8 [2] = \C.DP.ISB.sb22.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6063 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6063 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [7] \C.DP.ISB.sb22.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6063 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [7] \C.DP.ISB.sb22.B.mult_byte5.times16 [3] \C.DP.ISB.sb22.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times16 [2] = \C.DP.ISB.sb22.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6067 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6067 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [6] \C.DP.ISB.sb22.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6067 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [6] \C.DP.ISB.sb22.B.mult_byte5.times32 [3] \C.DP.ISB.sb22.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times32 [2] = \C.DP.ISB.sb22.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6071 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6071 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [5] \C.DP.ISB.sb22.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6071 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [5] \C.DP.ISB.sb22.B.mult_byte5.times64 [3] \C.DP.ISB.sb22.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times64 [2] = \C.DP.ISB.sb22.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6075 [2:1] \C.DP.ISB.sb22.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6075 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6075 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte5.times128 [2] = \C.DP.ISB.sb22.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6107 [2:1] \C.DP.ISB.sb22.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6107 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb22.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6107 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times2 [3] \C.DP.ISB.sb22.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times2 [2] = \C.DP.ISB.sb22.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6111 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$6111 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6111 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times4 [3] \C.DP.ISB.sb22.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times4 [2] = \C.DP.ISB.sb22.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6115 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$6115 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6115 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times8 [3] \C.DP.ISB.sb22.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times8 [2] = \C.DP.ISB.sb22.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6119 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$6119 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [7] \C.DP.ISB.sb22.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6119 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [7] \C.DP.ISB.sb22.B.mult_byte6.times16 [3] \C.DP.ISB.sb22.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times16 [2] = \C.DP.ISB.sb22.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6123 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$6123 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [6] \C.DP.ISB.sb22.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6123 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [6] \C.DP.ISB.sb22.B.mult_byte6.times32 [3] \C.DP.ISB.sb22.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times32 [2] = \C.DP.ISB.sb22.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6127 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$6127 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [5] \C.DP.ISB.sb22.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6127 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [5] \C.DP.ISB.sb22.B.mult_byte6.times64 [3] \C.DP.ISB.sb22.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times64 [2] = \C.DP.ISB.sb22.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6131 [2:1] \C.DP.ISB.sb22.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$6131 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$6131 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte6.times128 [2] = \C.DP.ISB.sb22.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5855 [2:1] \C.DP.ISB.sb22.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5855 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5855 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times2 [3] \C.DP.ISB.sb22.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times2 [2] = \C.DP.ISB.sb22.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5859 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5859 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5859 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times4 [3] \C.DP.ISB.sb22.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times4 [2] = \C.DP.ISB.sb22.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5863 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5863 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5863 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte8.times8 [3] \C.DP.ISB.sb22.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times8 [2] = \C.DP.ISB.sb22.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5867 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5867 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [7] \C.DP.ISB.sb22.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5867 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [7] \C.DP.ISB.sb22.B.mult_byte8.times16 [3] \C.DP.ISB.sb22.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times16 [2] = \C.DP.ISB.sb22.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5871 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5871 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [6] \C.DP.ISB.sb22.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5871 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [6] \C.DP.ISB.sb22.B.mult_byte8.times32 [3] \C.DP.ISB.sb22.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times32 [2] = \C.DP.ISB.sb22.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5875 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5875 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [5] \C.DP.ISB.sb22.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5875 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [5] \C.DP.ISB.sb22.B.mult_byte8.times64 [3] \C.DP.ISB.sb22.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times64 [2] = \C.DP.ISB.sb22.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5879 [2:1] \C.DP.ISB.sb22.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5879 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5879 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte8.times128 [2] = \C.DP.ISB.sb22.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5911 [2:1] \C.DP.ISB.sb22.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5911 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb22.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5911 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times2 [3] \C.DP.ISB.sb22.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times2 [2] = \C.DP.ISB.sb22.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5915 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5915 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5915 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times4 [3] \C.DP.ISB.sb22.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times4 [2] = \C.DP.ISB.sb22.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5919 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5919 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5919 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb22.B.mult_byte9.times8 [3] \C.DP.ISB.sb22.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times8 [2] = \C.DP.ISB.sb22.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5923 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5923 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [7] \C.DP.ISB.sb22.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5923 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [7] \C.DP.ISB.sb22.B.mult_byte9.times16 [3] \C.DP.ISB.sb22.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times16 [2] = \C.DP.ISB.sb22.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5927 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5927 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [6] \C.DP.ISB.sb22.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5927 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [6] \C.DP.ISB.sb22.B.mult_byte9.times32 [3] \C.DP.ISB.sb22.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times32 [2] = \C.DP.ISB.sb22.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5931 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5931 [0] 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [5] \C.DP.ISB.sb22.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5931 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [5] \C.DP.ISB.sb22.B.mult_byte9.times64 [3] \C.DP.ISB.sb22.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times64 [2] = \C.DP.ISB.sb22.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5935 [2:1] \C.DP.ISB.sb22.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5935 [0] 1'1 }, Y=\C.DP.ISB.sb22.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb22.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb22.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5935 1'1 }, Y={ \C.DP.ISB.sb22.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb22.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb22.B.mult_byte9.times128 [2] = \C.DP.ISB.sb22.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5463 [2:1] \C.DP.ISB.sb23.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5463 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5463 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times2 [3] \C.DP.ISB.sb23.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times2 [2] = \C.DP.ISB.sb23.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5467 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5467 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5467 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times4 [3] \C.DP.ISB.sb23.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times4 [2] = \C.DP.ISB.sb23.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5471 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5471 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5471 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times8 [3] \C.DP.ISB.sb23.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times8 [2] = \C.DP.ISB.sb23.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5475 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5475 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [7] \C.DP.ISB.sb23.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5475 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [7] \C.DP.ISB.sb23.B.mult_byte0.times16 [3] \C.DP.ISB.sb23.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times16 [2] = \C.DP.ISB.sb23.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5479 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5479 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [6] \C.DP.ISB.sb23.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5479 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [6] \C.DP.ISB.sb23.B.mult_byte0.times32 [3] \C.DP.ISB.sb23.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times32 [2] = \C.DP.ISB.sb23.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5483 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5483 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [5] \C.DP.ISB.sb23.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5483 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [5] \C.DP.ISB.sb23.B.mult_byte0.times64 [3] \C.DP.ISB.sb23.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times64 [2] = \C.DP.ISB.sb23.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5487 [2:1] \C.DP.ISB.sb23.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5487 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5487 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte0.times128 [2] = \C.DP.ISB.sb23.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5491 [2:1] \C.DP.ISB.sb23.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5491 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5491 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times2 [3] \C.DP.ISB.sb23.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times2 [2] = \C.DP.ISB.sb23.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5495 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5495 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5495 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times4 [3] \C.DP.ISB.sb23.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times4 [2] = \C.DP.ISB.sb23.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5499 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5499 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5499 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times8 [3] \C.DP.ISB.sb23.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times8 [2] = \C.DP.ISB.sb23.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5503 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5503 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [7] \C.DP.ISB.sb23.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5503 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [7] \C.DP.ISB.sb23.B.mult_byte1.times16 [3] \C.DP.ISB.sb23.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times16 [2] = \C.DP.ISB.sb23.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5507 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5507 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [6] \C.DP.ISB.sb23.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5507 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [6] \C.DP.ISB.sb23.B.mult_byte1.times32 [3] \C.DP.ISB.sb23.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times32 [2] = \C.DP.ISB.sb23.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5511 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5511 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [5] \C.DP.ISB.sb23.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5511 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [5] \C.DP.ISB.sb23.B.mult_byte1.times64 [3] \C.DP.ISB.sb23.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times64 [2] = \C.DP.ISB.sb23.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5515 [2:1] \C.DP.ISB.sb23.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5515 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5515 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte1.times128 [2] = \C.DP.ISB.sb23.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5631 [2:1] \C.DP.ISB.sb23.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5631 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5631 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times2 [3] \C.DP.ISB.sb23.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times2 [2] = \C.DP.ISB.sb23.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5635 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5635 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5635 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times4 [3] \C.DP.ISB.sb23.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times4 [2] = \C.DP.ISB.sb23.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5639 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5639 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5639 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte10.times8 [3] \C.DP.ISB.sb23.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times8 [2] = \C.DP.ISB.sb23.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5643 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5643 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [7] \C.DP.ISB.sb23.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5643 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [7] \C.DP.ISB.sb23.B.mult_byte10.times16 [3] \C.DP.ISB.sb23.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times16 [2] = \C.DP.ISB.sb23.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5647 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5647 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [6] \C.DP.ISB.sb23.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5647 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [6] \C.DP.ISB.sb23.B.mult_byte10.times32 [3] \C.DP.ISB.sb23.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times32 [2] = \C.DP.ISB.sb23.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5651 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5651 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [5] \C.DP.ISB.sb23.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5651 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [5] \C.DP.ISB.sb23.B.mult_byte10.times64 [3] \C.DP.ISB.sb23.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times64 [2] = \C.DP.ISB.sb23.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5655 [2:1] \C.DP.ISB.sb23.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5655 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5655 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte10.times128 [2] = \C.DP.ISB.sb23.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5687 [2:1] \C.DP.ISB.sb23.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5687 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5687 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times2 [3] \C.DP.ISB.sb23.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times2 [2] = \C.DP.ISB.sb23.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5691 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5691 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5691 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times4 [3] \C.DP.ISB.sb23.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times4 [2] = \C.DP.ISB.sb23.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5695 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5695 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5695 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte11.times8 [3] \C.DP.ISB.sb23.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times8 [2] = \C.DP.ISB.sb23.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5699 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5699 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [7] \C.DP.ISB.sb23.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5699 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [7] \C.DP.ISB.sb23.B.mult_byte11.times16 [3] \C.DP.ISB.sb23.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times16 [2] = \C.DP.ISB.sb23.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5703 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5703 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [6] \C.DP.ISB.sb23.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5703 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [6] \C.DP.ISB.sb23.B.mult_byte11.times32 [3] \C.DP.ISB.sb23.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times32 [2] = \C.DP.ISB.sb23.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5707 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5707 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [5] \C.DP.ISB.sb23.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5707 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [5] \C.DP.ISB.sb23.B.mult_byte11.times64 [3] \C.DP.ISB.sb23.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times64 [2] = \C.DP.ISB.sb23.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5711 [2:1] \C.DP.ISB.sb23.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5711 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5711 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte11.times128 [2] = \C.DP.ISB.sb23.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5743 [2:1] \C.DP.ISB.sb23.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5743 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5743 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times2 [3] \C.DP.ISB.sb23.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times2 [2] = \C.DP.ISB.sb23.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5747 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5747 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5747 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times4 [3] \C.DP.ISB.sb23.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times4 [2] = \C.DP.ISB.sb23.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5751 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5751 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5751 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte12.times8 [3] \C.DP.ISB.sb23.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times8 [2] = \C.DP.ISB.sb23.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5755 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5755 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [7] \C.DP.ISB.sb23.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5755 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [7] \C.DP.ISB.sb23.B.mult_byte12.times16 [3] \C.DP.ISB.sb23.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times16 [2] = \C.DP.ISB.sb23.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5759 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5759 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [6] \C.DP.ISB.sb23.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5759 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [6] \C.DP.ISB.sb23.B.mult_byte12.times32 [3] \C.DP.ISB.sb23.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times32 [2] = \C.DP.ISB.sb23.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5763 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5763 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [5] \C.DP.ISB.sb23.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5763 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [5] \C.DP.ISB.sb23.B.mult_byte12.times64 [3] \C.DP.ISB.sb23.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times64 [2] = \C.DP.ISB.sb23.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5767 [2:1] \C.DP.ISB.sb23.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5767 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5767 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte12.times128 [2] = \C.DP.ISB.sb23.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5547 [2:1] \C.DP.ISB.sb23.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5547 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5547 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times2 [3] \C.DP.ISB.sb23.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times2 [2] = \C.DP.ISB.sb23.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5551 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5551 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5551 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times4 [3] \C.DP.ISB.sb23.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times4 [2] = \C.DP.ISB.sb23.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5555 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5555 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5555 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times8 [3] \C.DP.ISB.sb23.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times8 [2] = \C.DP.ISB.sb23.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5559 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5559 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [7] \C.DP.ISB.sb23.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5559 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [7] \C.DP.ISB.sb23.B.mult_byte2.times16 [3] \C.DP.ISB.sb23.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times16 [2] = \C.DP.ISB.sb23.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5563 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5563 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [6] \C.DP.ISB.sb23.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5563 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [6] \C.DP.ISB.sb23.B.mult_byte2.times32 [3] \C.DP.ISB.sb23.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times32 [2] = \C.DP.ISB.sb23.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5567 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5567 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [5] \C.DP.ISB.sb23.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5567 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [5] \C.DP.ISB.sb23.B.mult_byte2.times64 [3] \C.DP.ISB.sb23.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times64 [2] = \C.DP.ISB.sb23.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5571 [2:1] \C.DP.ISB.sb23.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5571 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5571 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte2.times128 [2] = \C.DP.ISB.sb23.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5603 [2:1] \C.DP.ISB.sb23.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5603 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5603 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times2 [3] \C.DP.ISB.sb23.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times2 [2] = \C.DP.ISB.sb23.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5607 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5607 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5607 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times4 [3] \C.DP.ISB.sb23.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times4 [2] = \C.DP.ISB.sb23.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5611 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5611 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5611 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times8 [3] \C.DP.ISB.sb23.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times8 [2] = \C.DP.ISB.sb23.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5615 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5615 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [7] \C.DP.ISB.sb23.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5615 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [7] \C.DP.ISB.sb23.B.mult_byte3.times16 [3] \C.DP.ISB.sb23.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times16 [2] = \C.DP.ISB.sb23.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5619 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5619 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [6] \C.DP.ISB.sb23.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5619 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [6] \C.DP.ISB.sb23.B.mult_byte3.times32 [3] \C.DP.ISB.sb23.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times32 [2] = \C.DP.ISB.sb23.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5623 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5623 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [5] \C.DP.ISB.sb23.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5623 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [5] \C.DP.ISB.sb23.B.mult_byte3.times64 [3] \C.DP.ISB.sb23.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times64 [2] = \C.DP.ISB.sb23.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5627 [2:1] \C.DP.ISB.sb23.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5627 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5627 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte3.times128 [2] = \C.DP.ISB.sb23.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5659 [2:1] \C.DP.ISB.sb23.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5659 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5659 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times2 [3] \C.DP.ISB.sb23.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times2 [2] = \C.DP.ISB.sb23.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5663 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5663 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5663 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times4 [3] \C.DP.ISB.sb23.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times4 [2] = \C.DP.ISB.sb23.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5667 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5667 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5667 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times8 [3] \C.DP.ISB.sb23.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times8 [2] = \C.DP.ISB.sb23.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5671 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5671 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [7] \C.DP.ISB.sb23.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5671 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [7] \C.DP.ISB.sb23.B.mult_byte4.times16 [3] \C.DP.ISB.sb23.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times16 [2] = \C.DP.ISB.sb23.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5675 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5675 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [6] \C.DP.ISB.sb23.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5675 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [6] \C.DP.ISB.sb23.B.mult_byte4.times32 [3] \C.DP.ISB.sb23.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times32 [2] = \C.DP.ISB.sb23.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5679 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5679 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [5] \C.DP.ISB.sb23.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5679 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [5] \C.DP.ISB.sb23.B.mult_byte4.times64 [3] \C.DP.ISB.sb23.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times64 [2] = \C.DP.ISB.sb23.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5683 [2:1] \C.DP.ISB.sb23.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5683 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5683 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte4.times128 [2] = \C.DP.ISB.sb23.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5715 [2:1] \C.DP.ISB.sb23.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5715 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb23.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5715 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times2 [3] \C.DP.ISB.sb23.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times2 [2] = \C.DP.ISB.sb23.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5719 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5719 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5719 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times4 [3] \C.DP.ISB.sb23.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times4 [2] = \C.DP.ISB.sb23.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5723 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5723 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5723 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times8 [3] \C.DP.ISB.sb23.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times8 [2] = \C.DP.ISB.sb23.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5727 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5727 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [7] \C.DP.ISB.sb23.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5727 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [7] \C.DP.ISB.sb23.B.mult_byte5.times16 [3] \C.DP.ISB.sb23.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times16 [2] = \C.DP.ISB.sb23.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5731 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5731 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [6] \C.DP.ISB.sb23.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5731 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [6] \C.DP.ISB.sb23.B.mult_byte5.times32 [3] \C.DP.ISB.sb23.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times32 [2] = \C.DP.ISB.sb23.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5735 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5735 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [5] \C.DP.ISB.sb23.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5735 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [5] \C.DP.ISB.sb23.B.mult_byte5.times64 [3] \C.DP.ISB.sb23.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times64 [2] = \C.DP.ISB.sb23.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5739 [2:1] \C.DP.ISB.sb23.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5739 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5739 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte5.times128 [2] = \C.DP.ISB.sb23.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5771 [2:1] \C.DP.ISB.sb23.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5771 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb23.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5771 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times2 [3] \C.DP.ISB.sb23.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times2 [2] = \C.DP.ISB.sb23.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5775 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5775 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5775 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times4 [3] \C.DP.ISB.sb23.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times4 [2] = \C.DP.ISB.sb23.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5779 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5779 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5779 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times8 [3] \C.DP.ISB.sb23.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times8 [2] = \C.DP.ISB.sb23.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5783 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5783 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [7] \C.DP.ISB.sb23.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5783 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [7] \C.DP.ISB.sb23.B.mult_byte6.times16 [3] \C.DP.ISB.sb23.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times16 [2] = \C.DP.ISB.sb23.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5787 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5787 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [6] \C.DP.ISB.sb23.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5787 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [6] \C.DP.ISB.sb23.B.mult_byte6.times32 [3] \C.DP.ISB.sb23.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times32 [2] = \C.DP.ISB.sb23.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5791 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5791 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [5] \C.DP.ISB.sb23.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5791 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [5] \C.DP.ISB.sb23.B.mult_byte6.times64 [3] \C.DP.ISB.sb23.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times64 [2] = \C.DP.ISB.sb23.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5795 [2:1] \C.DP.ISB.sb23.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5795 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5795 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte6.times128 [2] = \C.DP.ISB.sb23.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5519 [2:1] \C.DP.ISB.sb23.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5519 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5519 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times2 [3] \C.DP.ISB.sb23.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times2 [2] = \C.DP.ISB.sb23.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5523 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5523 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5523 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times4 [3] \C.DP.ISB.sb23.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times4 [2] = \C.DP.ISB.sb23.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5527 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5527 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5527 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte8.times8 [3] \C.DP.ISB.sb23.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times8 [2] = \C.DP.ISB.sb23.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5531 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5531 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [7] \C.DP.ISB.sb23.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5531 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [7] \C.DP.ISB.sb23.B.mult_byte8.times16 [3] \C.DP.ISB.sb23.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times16 [2] = \C.DP.ISB.sb23.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5535 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5535 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [6] \C.DP.ISB.sb23.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5535 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [6] \C.DP.ISB.sb23.B.mult_byte8.times32 [3] \C.DP.ISB.sb23.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times32 [2] = \C.DP.ISB.sb23.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5539 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5539 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [5] \C.DP.ISB.sb23.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5539 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [5] \C.DP.ISB.sb23.B.mult_byte8.times64 [3] \C.DP.ISB.sb23.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times64 [2] = \C.DP.ISB.sb23.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5543 [2:1] \C.DP.ISB.sb23.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5543 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5543 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte8.times128 [2] = \C.DP.ISB.sb23.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5575 [2:1] \C.DP.ISB.sb23.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5575 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb23.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5575 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times2 [3] \C.DP.ISB.sb23.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times2 [2] = \C.DP.ISB.sb23.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5579 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5579 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5579 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times4 [3] \C.DP.ISB.sb23.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times4 [2] = \C.DP.ISB.sb23.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5583 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5583 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5583 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb23.B.mult_byte9.times8 [3] \C.DP.ISB.sb23.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times8 [2] = \C.DP.ISB.sb23.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5587 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5587 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [7] \C.DP.ISB.sb23.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5587 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [7] \C.DP.ISB.sb23.B.mult_byte9.times16 [3] \C.DP.ISB.sb23.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times16 [2] = \C.DP.ISB.sb23.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5591 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5591 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [6] \C.DP.ISB.sb23.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5591 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [6] \C.DP.ISB.sb23.B.mult_byte9.times32 [3] \C.DP.ISB.sb23.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times32 [2] = \C.DP.ISB.sb23.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5595 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5595 [0] 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [5] \C.DP.ISB.sb23.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5595 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [5] \C.DP.ISB.sb23.B.mult_byte9.times64 [3] \C.DP.ISB.sb23.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times64 [2] = \C.DP.ISB.sb23.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5599 [2:1] \C.DP.ISB.sb23.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5599 [0] 1'1 }, Y=\C.DP.ISB.sb23.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb23.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb23.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5599 1'1 }, Y={ \C.DP.ISB.sb23.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb23.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb23.B.mult_byte9.times128 [2] = \C.DP.ISB.sb23.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5127 [2:1] \C.DP.ISB.sb30.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5127 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5127 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times2 [3] \C.DP.ISB.sb30.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times2 [2] = \C.DP.ISB.sb30.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5131 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5131 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5131 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times4 [3] \C.DP.ISB.sb30.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times4 [2] = \C.DP.ISB.sb30.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5135 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5135 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5135 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times8 [3] \C.DP.ISB.sb30.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times8 [2] = \C.DP.ISB.sb30.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5139 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5139 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [7] \C.DP.ISB.sb30.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5139 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [7] \C.DP.ISB.sb30.B.mult_byte0.times16 [3] \C.DP.ISB.sb30.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times16 [2] = \C.DP.ISB.sb30.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5143 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5143 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [6] \C.DP.ISB.sb30.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5143 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [6] \C.DP.ISB.sb30.B.mult_byte0.times32 [3] \C.DP.ISB.sb30.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times32 [2] = \C.DP.ISB.sb30.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5147 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5147 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [5] \C.DP.ISB.sb30.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5147 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [5] \C.DP.ISB.sb30.B.mult_byte0.times64 [3] \C.DP.ISB.sb30.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times64 [2] = \C.DP.ISB.sb30.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5151 [2:1] \C.DP.ISB.sb30.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5151 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5151 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte0.times128 [2] = \C.DP.ISB.sb30.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5155 [2:1] \C.DP.ISB.sb30.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5155 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5155 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times2 [3] \C.DP.ISB.sb30.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times2 [2] = \C.DP.ISB.sb30.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5159 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5159 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5159 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times4 [3] \C.DP.ISB.sb30.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times4 [2] = \C.DP.ISB.sb30.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5163 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5163 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5163 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times8 [3] \C.DP.ISB.sb30.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times8 [2] = \C.DP.ISB.sb30.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5167 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5167 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [7] \C.DP.ISB.sb30.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5167 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [7] \C.DP.ISB.sb30.B.mult_byte1.times16 [3] \C.DP.ISB.sb30.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times16 [2] = \C.DP.ISB.sb30.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5171 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5171 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [6] \C.DP.ISB.sb30.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5171 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [6] \C.DP.ISB.sb30.B.mult_byte1.times32 [3] \C.DP.ISB.sb30.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times32 [2] = \C.DP.ISB.sb30.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5175 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5175 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [5] \C.DP.ISB.sb30.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5175 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [5] \C.DP.ISB.sb30.B.mult_byte1.times64 [3] \C.DP.ISB.sb30.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times64 [2] = \C.DP.ISB.sb30.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5179 [2:1] \C.DP.ISB.sb30.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5179 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5179 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte1.times128 [2] = \C.DP.ISB.sb30.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5295 [2:1] \C.DP.ISB.sb30.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5295 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5295 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times2 [3] \C.DP.ISB.sb30.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times2 [2] = \C.DP.ISB.sb30.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5299 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5299 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5299 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times4 [3] \C.DP.ISB.sb30.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times4 [2] = \C.DP.ISB.sb30.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5303 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5303 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5303 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte10.times8 [3] \C.DP.ISB.sb30.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times8 [2] = \C.DP.ISB.sb30.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5307 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5307 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [7] \C.DP.ISB.sb30.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5307 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [7] \C.DP.ISB.sb30.B.mult_byte10.times16 [3] \C.DP.ISB.sb30.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times16 [2] = \C.DP.ISB.sb30.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5311 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5311 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [6] \C.DP.ISB.sb30.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5311 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [6] \C.DP.ISB.sb30.B.mult_byte10.times32 [3] \C.DP.ISB.sb30.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times32 [2] = \C.DP.ISB.sb30.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5315 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5315 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [5] \C.DP.ISB.sb30.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5315 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [5] \C.DP.ISB.sb30.B.mult_byte10.times64 [3] \C.DP.ISB.sb30.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times64 [2] = \C.DP.ISB.sb30.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5319 [2:1] \C.DP.ISB.sb30.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5319 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5319 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte10.times128 [2] = \C.DP.ISB.sb30.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5351 [2:1] \C.DP.ISB.sb30.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5351 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5351 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times2 [3] \C.DP.ISB.sb30.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times2 [2] = \C.DP.ISB.sb30.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5355 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5355 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5355 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times4 [3] \C.DP.ISB.sb30.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times4 [2] = \C.DP.ISB.sb30.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5359 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5359 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5359 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte11.times8 [3] \C.DP.ISB.sb30.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times8 [2] = \C.DP.ISB.sb30.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5363 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5363 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [7] \C.DP.ISB.sb30.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5363 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [7] \C.DP.ISB.sb30.B.mult_byte11.times16 [3] \C.DP.ISB.sb30.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times16 [2] = \C.DP.ISB.sb30.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5367 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5367 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [6] \C.DP.ISB.sb30.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5367 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [6] \C.DP.ISB.sb30.B.mult_byte11.times32 [3] \C.DP.ISB.sb30.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times32 [2] = \C.DP.ISB.sb30.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5371 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5371 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [5] \C.DP.ISB.sb30.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5371 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [5] \C.DP.ISB.sb30.B.mult_byte11.times64 [3] \C.DP.ISB.sb30.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times64 [2] = \C.DP.ISB.sb30.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5375 [2:1] \C.DP.ISB.sb30.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5375 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5375 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte11.times128 [2] = \C.DP.ISB.sb30.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5407 [2:1] \C.DP.ISB.sb30.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5407 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5407 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times2 [3] \C.DP.ISB.sb30.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times2 [2] = \C.DP.ISB.sb30.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5411 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5411 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5411 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times4 [3] \C.DP.ISB.sb30.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times4 [2] = \C.DP.ISB.sb30.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5415 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5415 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5415 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte12.times8 [3] \C.DP.ISB.sb30.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times8 [2] = \C.DP.ISB.sb30.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5419 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5419 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [7] \C.DP.ISB.sb30.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5419 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [7] \C.DP.ISB.sb30.B.mult_byte12.times16 [3] \C.DP.ISB.sb30.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times16 [2] = \C.DP.ISB.sb30.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5423 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5423 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [6] \C.DP.ISB.sb30.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5423 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [6] \C.DP.ISB.sb30.B.mult_byte12.times32 [3] \C.DP.ISB.sb30.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times32 [2] = \C.DP.ISB.sb30.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5427 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5427 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [5] \C.DP.ISB.sb30.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5427 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [5] \C.DP.ISB.sb30.B.mult_byte12.times64 [3] \C.DP.ISB.sb30.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times64 [2] = \C.DP.ISB.sb30.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5431 [2:1] \C.DP.ISB.sb30.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5431 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5431 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte12.times128 [2] = \C.DP.ISB.sb30.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5211 [2:1] \C.DP.ISB.sb30.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5211 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5211 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times2 [3] \C.DP.ISB.sb30.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times2 [2] = \C.DP.ISB.sb30.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5215 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5215 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5215 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times4 [3] \C.DP.ISB.sb30.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times4 [2] = \C.DP.ISB.sb30.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5219 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5219 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5219 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times8 [3] \C.DP.ISB.sb30.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times8 [2] = \C.DP.ISB.sb30.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5223 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5223 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [7] \C.DP.ISB.sb30.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5223 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [7] \C.DP.ISB.sb30.B.mult_byte2.times16 [3] \C.DP.ISB.sb30.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times16 [2] = \C.DP.ISB.sb30.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5227 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5227 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [6] \C.DP.ISB.sb30.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5227 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [6] \C.DP.ISB.sb30.B.mult_byte2.times32 [3] \C.DP.ISB.sb30.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times32 [2] = \C.DP.ISB.sb30.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5231 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5231 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [5] \C.DP.ISB.sb30.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5231 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [5] \C.DP.ISB.sb30.B.mult_byte2.times64 [3] \C.DP.ISB.sb30.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times64 [2] = \C.DP.ISB.sb30.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5235 [2:1] \C.DP.ISB.sb30.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5235 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5235 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte2.times128 [2] = \C.DP.ISB.sb30.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5267 [2:1] \C.DP.ISB.sb30.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5267 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5267 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times2 [3] \C.DP.ISB.sb30.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times2 [2] = \C.DP.ISB.sb30.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5271 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5271 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5271 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times4 [3] \C.DP.ISB.sb30.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times4 [2] = \C.DP.ISB.sb30.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5275 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5275 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5275 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times8 [3] \C.DP.ISB.sb30.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times8 [2] = \C.DP.ISB.sb30.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5279 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5279 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [7] \C.DP.ISB.sb30.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5279 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [7] \C.DP.ISB.sb30.B.mult_byte3.times16 [3] \C.DP.ISB.sb30.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times16 [2] = \C.DP.ISB.sb30.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5283 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5283 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [6] \C.DP.ISB.sb30.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5283 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [6] \C.DP.ISB.sb30.B.mult_byte3.times32 [3] \C.DP.ISB.sb30.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times32 [2] = \C.DP.ISB.sb30.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5287 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5287 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [5] \C.DP.ISB.sb30.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5287 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [5] \C.DP.ISB.sb30.B.mult_byte3.times64 [3] \C.DP.ISB.sb30.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times64 [2] = \C.DP.ISB.sb30.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5291 [2:1] \C.DP.ISB.sb30.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5291 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5291 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte3.times128 [2] = \C.DP.ISB.sb30.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5323 [2:1] \C.DP.ISB.sb30.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5323 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5323 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times2 [3] \C.DP.ISB.sb30.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times2 [2] = \C.DP.ISB.sb30.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5327 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5327 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5327 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times4 [3] \C.DP.ISB.sb30.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times4 [2] = \C.DP.ISB.sb30.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5331 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5331 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5331 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times8 [3] \C.DP.ISB.sb30.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times8 [2] = \C.DP.ISB.sb30.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5335 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5335 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [7] \C.DP.ISB.sb30.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5335 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [7] \C.DP.ISB.sb30.B.mult_byte4.times16 [3] \C.DP.ISB.sb30.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times16 [2] = \C.DP.ISB.sb30.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5339 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5339 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [6] \C.DP.ISB.sb30.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5339 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [6] \C.DP.ISB.sb30.B.mult_byte4.times32 [3] \C.DP.ISB.sb30.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times32 [2] = \C.DP.ISB.sb30.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5343 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5343 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [5] \C.DP.ISB.sb30.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5343 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [5] \C.DP.ISB.sb30.B.mult_byte4.times64 [3] \C.DP.ISB.sb30.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times64 [2] = \C.DP.ISB.sb30.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5347 [2:1] \C.DP.ISB.sb30.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5347 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5347 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte4.times128 [2] = \C.DP.ISB.sb30.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5379 [2:1] \C.DP.ISB.sb30.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5379 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb30.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5379 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times2 [3] \C.DP.ISB.sb30.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times2 [2] = \C.DP.ISB.sb30.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5383 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5383 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5383 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times4 [3] \C.DP.ISB.sb30.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times4 [2] = \C.DP.ISB.sb30.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5387 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5387 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5387 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times8 [3] \C.DP.ISB.sb30.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times8 [2] = \C.DP.ISB.sb30.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5391 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5391 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [7] \C.DP.ISB.sb30.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5391 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [7] \C.DP.ISB.sb30.B.mult_byte5.times16 [3] \C.DP.ISB.sb30.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times16 [2] = \C.DP.ISB.sb30.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5395 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5395 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [6] \C.DP.ISB.sb30.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5395 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [6] \C.DP.ISB.sb30.B.mult_byte5.times32 [3] \C.DP.ISB.sb30.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times32 [2] = \C.DP.ISB.sb30.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5399 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5399 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [5] \C.DP.ISB.sb30.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5399 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [5] \C.DP.ISB.sb30.B.mult_byte5.times64 [3] \C.DP.ISB.sb30.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times64 [2] = \C.DP.ISB.sb30.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5403 [2:1] \C.DP.ISB.sb30.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5403 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5403 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte5.times128 [2] = \C.DP.ISB.sb30.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5435 [2:1] \C.DP.ISB.sb30.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5435 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb30.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5435 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times2 [3] \C.DP.ISB.sb30.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times2 [2] = \C.DP.ISB.sb30.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5439 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5439 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5439 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times4 [3] \C.DP.ISB.sb30.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times4 [2] = \C.DP.ISB.sb30.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5443 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5443 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5443 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times8 [3] \C.DP.ISB.sb30.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times8 [2] = \C.DP.ISB.sb30.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5447 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5447 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [7] \C.DP.ISB.sb30.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5447 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [7] \C.DP.ISB.sb30.B.mult_byte6.times16 [3] \C.DP.ISB.sb30.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times16 [2] = \C.DP.ISB.sb30.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5451 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5451 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [6] \C.DP.ISB.sb30.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5451 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [6] \C.DP.ISB.sb30.B.mult_byte6.times32 [3] \C.DP.ISB.sb30.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times32 [2] = \C.DP.ISB.sb30.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5455 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5455 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [5] \C.DP.ISB.sb30.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5455 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [5] \C.DP.ISB.sb30.B.mult_byte6.times64 [3] \C.DP.ISB.sb30.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times64 [2] = \C.DP.ISB.sb30.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5459 [2:1] \C.DP.ISB.sb30.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5459 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5459 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte6.times128 [2] = \C.DP.ISB.sb30.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5183 [2:1] \C.DP.ISB.sb30.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5183 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5183 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times2 [3] \C.DP.ISB.sb30.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times2 [2] = \C.DP.ISB.sb30.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5187 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5187 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5187 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times4 [3] \C.DP.ISB.sb30.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times4 [2] = \C.DP.ISB.sb30.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5191 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5191 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5191 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte8.times8 [3] \C.DP.ISB.sb30.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times8 [2] = \C.DP.ISB.sb30.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5195 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5195 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [7] \C.DP.ISB.sb30.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5195 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [7] \C.DP.ISB.sb30.B.mult_byte8.times16 [3] \C.DP.ISB.sb30.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times16 [2] = \C.DP.ISB.sb30.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5199 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5199 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [6] \C.DP.ISB.sb30.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5199 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [6] \C.DP.ISB.sb30.B.mult_byte8.times32 [3] \C.DP.ISB.sb30.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times32 [2] = \C.DP.ISB.sb30.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5203 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5203 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [5] \C.DP.ISB.sb30.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5203 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [5] \C.DP.ISB.sb30.B.mult_byte8.times64 [3] \C.DP.ISB.sb30.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times64 [2] = \C.DP.ISB.sb30.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5207 [2:1] \C.DP.ISB.sb30.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5207 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5207 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte8.times128 [2] = \C.DP.ISB.sb30.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5239 [2:1] \C.DP.ISB.sb30.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5239 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb30.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5239 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times2 [3] \C.DP.ISB.sb30.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times2 [2] = \C.DP.ISB.sb30.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5243 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5243 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5243 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times4 [3] \C.DP.ISB.sb30.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times4 [2] = \C.DP.ISB.sb30.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5247 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5247 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5247 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb30.B.mult_byte9.times8 [3] \C.DP.ISB.sb30.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times8 [2] = \C.DP.ISB.sb30.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5251 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5251 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [7] \C.DP.ISB.sb30.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5251 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [7] \C.DP.ISB.sb30.B.mult_byte9.times16 [3] \C.DP.ISB.sb30.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times16 [2] = \C.DP.ISB.sb30.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5255 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5255 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [6] \C.DP.ISB.sb30.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5255 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [6] \C.DP.ISB.sb30.B.mult_byte9.times32 [3] \C.DP.ISB.sb30.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times32 [2] = \C.DP.ISB.sb30.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5259 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5259 [0] 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [5] \C.DP.ISB.sb30.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5259 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [5] \C.DP.ISB.sb30.B.mult_byte9.times64 [3] \C.DP.ISB.sb30.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times64 [2] = \C.DP.ISB.sb30.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5263 [2:1] \C.DP.ISB.sb30.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5263 [0] 1'1 }, Y=\C.DP.ISB.sb30.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb30.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb30.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5263 1'1 }, Y={ \C.DP.ISB.sb30.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb30.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb30.B.mult_byte9.times128 [2] = \C.DP.ISB.sb30.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4791 [2:1] \C.DP.ISB.sb31.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4791 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4791 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times2 [3] \C.DP.ISB.sb31.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times2 [2] = \C.DP.ISB.sb31.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4795 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4795 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4795 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times4 [3] \C.DP.ISB.sb31.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times4 [2] = \C.DP.ISB.sb31.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4799 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4799 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4799 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times8 [3] \C.DP.ISB.sb31.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times8 [2] = \C.DP.ISB.sb31.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4803 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4803 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [7] \C.DP.ISB.sb31.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4803 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [7] \C.DP.ISB.sb31.B.mult_byte0.times16 [3] \C.DP.ISB.sb31.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times16 [2] = \C.DP.ISB.sb31.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4807 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4807 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [6] \C.DP.ISB.sb31.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4807 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [6] \C.DP.ISB.sb31.B.mult_byte0.times32 [3] \C.DP.ISB.sb31.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times32 [2] = \C.DP.ISB.sb31.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4811 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4811 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [5] \C.DP.ISB.sb31.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4811 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [5] \C.DP.ISB.sb31.B.mult_byte0.times64 [3] \C.DP.ISB.sb31.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times64 [2] = \C.DP.ISB.sb31.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4815 [2:1] \C.DP.ISB.sb31.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4815 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4815 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte0.times128 [2] = \C.DP.ISB.sb31.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4819 [2:1] \C.DP.ISB.sb31.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4819 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4819 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times2 [3] \C.DP.ISB.sb31.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times2 [2] = \C.DP.ISB.sb31.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4823 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4823 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4823 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times4 [3] \C.DP.ISB.sb31.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times4 [2] = \C.DP.ISB.sb31.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4827 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4827 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4827 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times8 [3] \C.DP.ISB.sb31.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times8 [2] = \C.DP.ISB.sb31.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4831 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4831 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [7] \C.DP.ISB.sb31.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4831 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [7] \C.DP.ISB.sb31.B.mult_byte1.times16 [3] \C.DP.ISB.sb31.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times16 [2] = \C.DP.ISB.sb31.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4835 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4835 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [6] \C.DP.ISB.sb31.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4835 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [6] \C.DP.ISB.sb31.B.mult_byte1.times32 [3] \C.DP.ISB.sb31.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times32 [2] = \C.DP.ISB.sb31.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4839 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4839 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [5] \C.DP.ISB.sb31.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4839 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [5] \C.DP.ISB.sb31.B.mult_byte1.times64 [3] \C.DP.ISB.sb31.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times64 [2] = \C.DP.ISB.sb31.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4843 [2:1] \C.DP.ISB.sb31.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4843 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4843 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte1.times128 [2] = \C.DP.ISB.sb31.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4959 [2:1] \C.DP.ISB.sb31.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4959 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4959 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times2 [3] \C.DP.ISB.sb31.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times2 [2] = \C.DP.ISB.sb31.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4963 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4963 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4963 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times4 [3] \C.DP.ISB.sb31.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times4 [2] = \C.DP.ISB.sb31.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4967 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4967 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4967 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte10.times8 [3] \C.DP.ISB.sb31.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times8 [2] = \C.DP.ISB.sb31.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4971 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4971 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [7] \C.DP.ISB.sb31.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4971 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [7] \C.DP.ISB.sb31.B.mult_byte10.times16 [3] \C.DP.ISB.sb31.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times16 [2] = \C.DP.ISB.sb31.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4975 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4975 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [6] \C.DP.ISB.sb31.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4975 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [6] \C.DP.ISB.sb31.B.mult_byte10.times32 [3] \C.DP.ISB.sb31.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times32 [2] = \C.DP.ISB.sb31.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4979 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4979 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [5] \C.DP.ISB.sb31.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4979 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [5] \C.DP.ISB.sb31.B.mult_byte10.times64 [3] \C.DP.ISB.sb31.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times64 [2] = \C.DP.ISB.sb31.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4983 [2:1] \C.DP.ISB.sb31.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4983 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4983 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte10.times128 [2] = \C.DP.ISB.sb31.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5015 [2:1] \C.DP.ISB.sb31.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5015 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5015 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times2 [3] \C.DP.ISB.sb31.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times2 [2] = \C.DP.ISB.sb31.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5019 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5019 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5019 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times4 [3] \C.DP.ISB.sb31.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times4 [2] = \C.DP.ISB.sb31.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5023 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5023 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5023 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte11.times8 [3] \C.DP.ISB.sb31.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times8 [2] = \C.DP.ISB.sb31.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5027 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5027 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [7] \C.DP.ISB.sb31.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5027 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [7] \C.DP.ISB.sb31.B.mult_byte11.times16 [3] \C.DP.ISB.sb31.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times16 [2] = \C.DP.ISB.sb31.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5031 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5031 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [6] \C.DP.ISB.sb31.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5031 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [6] \C.DP.ISB.sb31.B.mult_byte11.times32 [3] \C.DP.ISB.sb31.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times32 [2] = \C.DP.ISB.sb31.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5035 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5035 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [5] \C.DP.ISB.sb31.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5035 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [5] \C.DP.ISB.sb31.B.mult_byte11.times64 [3] \C.DP.ISB.sb31.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times64 [2] = \C.DP.ISB.sb31.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5039 [2:1] \C.DP.ISB.sb31.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5039 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5039 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte11.times128 [2] = \C.DP.ISB.sb31.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5071 [2:1] \C.DP.ISB.sb31.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$5071 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5071 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times2 [3] \C.DP.ISB.sb31.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times2 [2] = \C.DP.ISB.sb31.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5075 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5075 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5075 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times4 [3] \C.DP.ISB.sb31.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times4 [2] = \C.DP.ISB.sb31.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5079 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5079 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5079 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte12.times8 [3] \C.DP.ISB.sb31.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times8 [2] = \C.DP.ISB.sb31.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5083 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5083 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [7] \C.DP.ISB.sb31.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5083 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [7] \C.DP.ISB.sb31.B.mult_byte12.times16 [3] \C.DP.ISB.sb31.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times16 [2] = \C.DP.ISB.sb31.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5087 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5087 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [6] \C.DP.ISB.sb31.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5087 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [6] \C.DP.ISB.sb31.B.mult_byte12.times32 [3] \C.DP.ISB.sb31.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times32 [2] = \C.DP.ISB.sb31.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5091 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5091 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [5] \C.DP.ISB.sb31.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5091 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [5] \C.DP.ISB.sb31.B.mult_byte12.times64 [3] \C.DP.ISB.sb31.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times64 [2] = \C.DP.ISB.sb31.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5095 [2:1] \C.DP.ISB.sb31.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5095 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5095 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte12.times128 [2] = \C.DP.ISB.sb31.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4875 [2:1] \C.DP.ISB.sb31.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4875 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4875 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times2 [3] \C.DP.ISB.sb31.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times2 [2] = \C.DP.ISB.sb31.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4879 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4879 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4879 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times4 [3] \C.DP.ISB.sb31.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times4 [2] = \C.DP.ISB.sb31.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4883 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4883 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4883 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times8 [3] \C.DP.ISB.sb31.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times8 [2] = \C.DP.ISB.sb31.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4887 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4887 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [7] \C.DP.ISB.sb31.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4887 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [7] \C.DP.ISB.sb31.B.mult_byte2.times16 [3] \C.DP.ISB.sb31.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times16 [2] = \C.DP.ISB.sb31.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4891 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4891 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [6] \C.DP.ISB.sb31.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4891 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [6] \C.DP.ISB.sb31.B.mult_byte2.times32 [3] \C.DP.ISB.sb31.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times32 [2] = \C.DP.ISB.sb31.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4895 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4895 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [5] \C.DP.ISB.sb31.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4895 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [5] \C.DP.ISB.sb31.B.mult_byte2.times64 [3] \C.DP.ISB.sb31.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times64 [2] = \C.DP.ISB.sb31.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4899 [2:1] \C.DP.ISB.sb31.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4899 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4899 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte2.times128 [2] = \C.DP.ISB.sb31.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4931 [2:1] \C.DP.ISB.sb31.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4931 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4931 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times2 [3] \C.DP.ISB.sb31.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times2 [2] = \C.DP.ISB.sb31.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4935 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4935 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4935 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times4 [3] \C.DP.ISB.sb31.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times4 [2] = \C.DP.ISB.sb31.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4939 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4939 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4939 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times8 [3] \C.DP.ISB.sb31.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times8 [2] = \C.DP.ISB.sb31.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4943 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4943 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [7] \C.DP.ISB.sb31.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4943 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [7] \C.DP.ISB.sb31.B.mult_byte3.times16 [3] \C.DP.ISB.sb31.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times16 [2] = \C.DP.ISB.sb31.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4947 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4947 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [6] \C.DP.ISB.sb31.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4947 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [6] \C.DP.ISB.sb31.B.mult_byte3.times32 [3] \C.DP.ISB.sb31.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times32 [2] = \C.DP.ISB.sb31.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4951 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4951 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [5] \C.DP.ISB.sb31.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4951 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [5] \C.DP.ISB.sb31.B.mult_byte3.times64 [3] \C.DP.ISB.sb31.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times64 [2] = \C.DP.ISB.sb31.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4955 [2:1] \C.DP.ISB.sb31.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4955 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4955 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte3.times128 [2] = \C.DP.ISB.sb31.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4987 [2:1] \C.DP.ISB.sb31.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4987 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4987 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times2 [3] \C.DP.ISB.sb31.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times2 [2] = \C.DP.ISB.sb31.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4991 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4991 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4991 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times4 [3] \C.DP.ISB.sb31.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times4 [2] = \C.DP.ISB.sb31.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4995 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4995 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4995 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times8 [3] \C.DP.ISB.sb31.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times8 [2] = \C.DP.ISB.sb31.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4999 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4999 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [7] \C.DP.ISB.sb31.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4999 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [7] \C.DP.ISB.sb31.B.mult_byte4.times16 [3] \C.DP.ISB.sb31.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times16 [2] = \C.DP.ISB.sb31.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5003 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5003 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [6] \C.DP.ISB.sb31.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5003 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [6] \C.DP.ISB.sb31.B.mult_byte4.times32 [3] \C.DP.ISB.sb31.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times32 [2] = \C.DP.ISB.sb31.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5007 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5007 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [5] \C.DP.ISB.sb31.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5007 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [5] \C.DP.ISB.sb31.B.mult_byte4.times64 [3] \C.DP.ISB.sb31.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times64 [2] = \C.DP.ISB.sb31.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5011 [2:1] \C.DP.ISB.sb31.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5011 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5011 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte4.times128 [2] = \C.DP.ISB.sb31.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5043 [2:1] \C.DP.ISB.sb31.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5043 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb31.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5043 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times2 [3] \C.DP.ISB.sb31.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times2 [2] = \C.DP.ISB.sb31.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5047 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5047 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5047 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times4 [3] \C.DP.ISB.sb31.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times4 [2] = \C.DP.ISB.sb31.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5051 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5051 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5051 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times8 [3] \C.DP.ISB.sb31.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times8 [2] = \C.DP.ISB.sb31.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5055 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5055 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [7] \C.DP.ISB.sb31.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5055 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [7] \C.DP.ISB.sb31.B.mult_byte5.times16 [3] \C.DP.ISB.sb31.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times16 [2] = \C.DP.ISB.sb31.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5059 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5059 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [6] \C.DP.ISB.sb31.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5059 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [6] \C.DP.ISB.sb31.B.mult_byte5.times32 [3] \C.DP.ISB.sb31.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times32 [2] = \C.DP.ISB.sb31.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5063 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5063 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [5] \C.DP.ISB.sb31.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5063 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [5] \C.DP.ISB.sb31.B.mult_byte5.times64 [3] \C.DP.ISB.sb31.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times64 [2] = \C.DP.ISB.sb31.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5067 [2:1] \C.DP.ISB.sb31.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5067 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5067 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte5.times128 [2] = \C.DP.ISB.sb31.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5099 [2:1] \C.DP.ISB.sb31.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5099 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb31.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5099 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times2 [3] \C.DP.ISB.sb31.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times2 [2] = \C.DP.ISB.sb31.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5103 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$5103 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5103 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times4 [3] \C.DP.ISB.sb31.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times4 [2] = \C.DP.ISB.sb31.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5107 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$5107 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5107 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times8 [3] \C.DP.ISB.sb31.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times8 [2] = \C.DP.ISB.sb31.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5111 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$5111 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [7] \C.DP.ISB.sb31.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5111 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [7] \C.DP.ISB.sb31.B.mult_byte6.times16 [3] \C.DP.ISB.sb31.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times16 [2] = \C.DP.ISB.sb31.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5115 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$5115 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [6] \C.DP.ISB.sb31.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5115 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [6] \C.DP.ISB.sb31.B.mult_byte6.times32 [3] \C.DP.ISB.sb31.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times32 [2] = \C.DP.ISB.sb31.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5119 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$5119 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [5] \C.DP.ISB.sb31.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5119 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [5] \C.DP.ISB.sb31.B.mult_byte6.times64 [3] \C.DP.ISB.sb31.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times64 [2] = \C.DP.ISB.sb31.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5123 [2:1] \C.DP.ISB.sb31.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$5123 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$5123 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte6.times128 [2] = \C.DP.ISB.sb31.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4847 [2:1] \C.DP.ISB.sb31.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4847 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4847 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times2 [3] \C.DP.ISB.sb31.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times2 [2] = \C.DP.ISB.sb31.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4851 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4851 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4851 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times4 [3] \C.DP.ISB.sb31.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times4 [2] = \C.DP.ISB.sb31.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4855 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4855 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4855 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte8.times8 [3] \C.DP.ISB.sb31.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times8 [2] = \C.DP.ISB.sb31.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4859 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4859 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [7] \C.DP.ISB.sb31.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4859 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [7] \C.DP.ISB.sb31.B.mult_byte8.times16 [3] \C.DP.ISB.sb31.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times16 [2] = \C.DP.ISB.sb31.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4863 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4863 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [6] \C.DP.ISB.sb31.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4863 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [6] \C.DP.ISB.sb31.B.mult_byte8.times32 [3] \C.DP.ISB.sb31.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times32 [2] = \C.DP.ISB.sb31.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4867 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4867 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [5] \C.DP.ISB.sb31.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4867 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [5] \C.DP.ISB.sb31.B.mult_byte8.times64 [3] \C.DP.ISB.sb31.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times64 [2] = \C.DP.ISB.sb31.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4871 [2:1] \C.DP.ISB.sb31.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4871 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4871 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte8.times128 [2] = \C.DP.ISB.sb31.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4903 [2:1] \C.DP.ISB.sb31.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4903 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb31.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4903 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times2 [3] \C.DP.ISB.sb31.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times2 [2] = \C.DP.ISB.sb31.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4907 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4907 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4907 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times4 [3] \C.DP.ISB.sb31.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times4 [2] = \C.DP.ISB.sb31.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4911 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4911 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4911 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb31.B.mult_byte9.times8 [3] \C.DP.ISB.sb31.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times8 [2] = \C.DP.ISB.sb31.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4915 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4915 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [7] \C.DP.ISB.sb31.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4915 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [7] \C.DP.ISB.sb31.B.mult_byte9.times16 [3] \C.DP.ISB.sb31.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times16 [2] = \C.DP.ISB.sb31.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4919 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4919 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [6] \C.DP.ISB.sb31.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4919 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [6] \C.DP.ISB.sb31.B.mult_byte9.times32 [3] \C.DP.ISB.sb31.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times32 [2] = \C.DP.ISB.sb31.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4923 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4923 [0] 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [5] \C.DP.ISB.sb31.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4923 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [5] \C.DP.ISB.sb31.B.mult_byte9.times64 [3] \C.DP.ISB.sb31.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times64 [2] = \C.DP.ISB.sb31.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4927 [2:1] \C.DP.ISB.sb31.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4927 [0] 1'1 }, Y=\C.DP.ISB.sb31.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb31.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb31.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4927 1'1 }, Y={ \C.DP.ISB.sb31.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb31.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb31.B.mult_byte9.times128 [2] = \C.DP.ISB.sb31.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4455 [2:1] \C.DP.ISB.sb32.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4455 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4455 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times2 [3] \C.DP.ISB.sb32.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times2 [2] = \C.DP.ISB.sb32.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4459 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4459 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4459 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times4 [3] \C.DP.ISB.sb32.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times4 [2] = \C.DP.ISB.sb32.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4463 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4463 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4463 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times8 [3] \C.DP.ISB.sb32.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times8 [2] = \C.DP.ISB.sb32.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4467 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4467 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [7] \C.DP.ISB.sb32.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4467 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [7] \C.DP.ISB.sb32.B.mult_byte0.times16 [3] \C.DP.ISB.sb32.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times16 [2] = \C.DP.ISB.sb32.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4471 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4471 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [6] \C.DP.ISB.sb32.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4471 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [6] \C.DP.ISB.sb32.B.mult_byte0.times32 [3] \C.DP.ISB.sb32.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times32 [2] = \C.DP.ISB.sb32.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4475 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4475 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [5] \C.DP.ISB.sb32.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4475 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [5] \C.DP.ISB.sb32.B.mult_byte0.times64 [3] \C.DP.ISB.sb32.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times64 [2] = \C.DP.ISB.sb32.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4479 [2:1] \C.DP.ISB.sb32.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4479 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4479 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte0.times128 [2] = \C.DP.ISB.sb32.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4483 [2:1] \C.DP.ISB.sb32.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4483 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4483 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times2 [3] \C.DP.ISB.sb32.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times2 [2] = \C.DP.ISB.sb32.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4487 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4487 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4487 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times4 [3] \C.DP.ISB.sb32.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times4 [2] = \C.DP.ISB.sb32.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4491 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4491 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4491 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times8 [3] \C.DP.ISB.sb32.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times8 [2] = \C.DP.ISB.sb32.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4495 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4495 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [7] \C.DP.ISB.sb32.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4495 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [7] \C.DP.ISB.sb32.B.mult_byte1.times16 [3] \C.DP.ISB.sb32.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times16 [2] = \C.DP.ISB.sb32.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4499 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4499 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [6] \C.DP.ISB.sb32.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4499 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [6] \C.DP.ISB.sb32.B.mult_byte1.times32 [3] \C.DP.ISB.sb32.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times32 [2] = \C.DP.ISB.sb32.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4503 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4503 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [5] \C.DP.ISB.sb32.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4503 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [5] \C.DP.ISB.sb32.B.mult_byte1.times64 [3] \C.DP.ISB.sb32.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times64 [2] = \C.DP.ISB.sb32.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4507 [2:1] \C.DP.ISB.sb32.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4507 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4507 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte1.times128 [2] = \C.DP.ISB.sb32.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4623 [2:1] \C.DP.ISB.sb32.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4623 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4623 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times2 [3] \C.DP.ISB.sb32.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times2 [2] = \C.DP.ISB.sb32.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4627 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4627 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4627 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times4 [3] \C.DP.ISB.sb32.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times4 [2] = \C.DP.ISB.sb32.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4631 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4631 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4631 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte10.times8 [3] \C.DP.ISB.sb32.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times8 [2] = \C.DP.ISB.sb32.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4635 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4635 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [7] \C.DP.ISB.sb32.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4635 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [7] \C.DP.ISB.sb32.B.mult_byte10.times16 [3] \C.DP.ISB.sb32.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times16 [2] = \C.DP.ISB.sb32.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4639 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4639 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [6] \C.DP.ISB.sb32.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4639 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [6] \C.DP.ISB.sb32.B.mult_byte10.times32 [3] \C.DP.ISB.sb32.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times32 [2] = \C.DP.ISB.sb32.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4643 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4643 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [5] \C.DP.ISB.sb32.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4643 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [5] \C.DP.ISB.sb32.B.mult_byte10.times64 [3] \C.DP.ISB.sb32.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times64 [2] = \C.DP.ISB.sb32.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4647 [2:1] \C.DP.ISB.sb32.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4647 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4647 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte10.times128 [2] = \C.DP.ISB.sb32.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4679 [2:1] \C.DP.ISB.sb32.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4679 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4679 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times2 [3] \C.DP.ISB.sb32.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times2 [2] = \C.DP.ISB.sb32.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4683 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4683 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4683 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times4 [3] \C.DP.ISB.sb32.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times4 [2] = \C.DP.ISB.sb32.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4687 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4687 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4687 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte11.times8 [3] \C.DP.ISB.sb32.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times8 [2] = \C.DP.ISB.sb32.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4691 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4691 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [7] \C.DP.ISB.sb32.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4691 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [7] \C.DP.ISB.sb32.B.mult_byte11.times16 [3] \C.DP.ISB.sb32.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times16 [2] = \C.DP.ISB.sb32.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4695 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4695 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [6] \C.DP.ISB.sb32.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4695 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [6] \C.DP.ISB.sb32.B.mult_byte11.times32 [3] \C.DP.ISB.sb32.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times32 [2] = \C.DP.ISB.sb32.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4699 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4699 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [5] \C.DP.ISB.sb32.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4699 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [5] \C.DP.ISB.sb32.B.mult_byte11.times64 [3] \C.DP.ISB.sb32.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times64 [2] = \C.DP.ISB.sb32.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4703 [2:1] \C.DP.ISB.sb32.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4703 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4703 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte11.times128 [2] = \C.DP.ISB.sb32.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4735 [2:1] \C.DP.ISB.sb32.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4735 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4735 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times2 [3] \C.DP.ISB.sb32.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times2 [2] = \C.DP.ISB.sb32.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4739 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4739 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4739 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times4 [3] \C.DP.ISB.sb32.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times4 [2] = \C.DP.ISB.sb32.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4743 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4743 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4743 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte12.times8 [3] \C.DP.ISB.sb32.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times8 [2] = \C.DP.ISB.sb32.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4747 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4747 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [7] \C.DP.ISB.sb32.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4747 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [7] \C.DP.ISB.sb32.B.mult_byte12.times16 [3] \C.DP.ISB.sb32.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times16 [2] = \C.DP.ISB.sb32.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4751 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4751 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [6] \C.DP.ISB.sb32.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4751 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [6] \C.DP.ISB.sb32.B.mult_byte12.times32 [3] \C.DP.ISB.sb32.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times32 [2] = \C.DP.ISB.sb32.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4755 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4755 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [5] \C.DP.ISB.sb32.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4755 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [5] \C.DP.ISB.sb32.B.mult_byte12.times64 [3] \C.DP.ISB.sb32.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times64 [2] = \C.DP.ISB.sb32.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4759 [2:1] \C.DP.ISB.sb32.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4759 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4759 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte12.times128 [2] = \C.DP.ISB.sb32.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4539 [2:1] \C.DP.ISB.sb32.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4539 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4539 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times2 [3] \C.DP.ISB.sb32.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times2 [2] = \C.DP.ISB.sb32.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4543 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4543 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4543 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times4 [3] \C.DP.ISB.sb32.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times4 [2] = \C.DP.ISB.sb32.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4547 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4547 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4547 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times8 [3] \C.DP.ISB.sb32.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times8 [2] = \C.DP.ISB.sb32.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4551 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4551 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [7] \C.DP.ISB.sb32.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4551 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [7] \C.DP.ISB.sb32.B.mult_byte2.times16 [3] \C.DP.ISB.sb32.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times16 [2] = \C.DP.ISB.sb32.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4555 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4555 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [6] \C.DP.ISB.sb32.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4555 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [6] \C.DP.ISB.sb32.B.mult_byte2.times32 [3] \C.DP.ISB.sb32.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times32 [2] = \C.DP.ISB.sb32.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4559 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4559 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [5] \C.DP.ISB.sb32.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4559 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [5] \C.DP.ISB.sb32.B.mult_byte2.times64 [3] \C.DP.ISB.sb32.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times64 [2] = \C.DP.ISB.sb32.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4563 [2:1] \C.DP.ISB.sb32.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4563 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4563 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte2.times128 [2] = \C.DP.ISB.sb32.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4595 [2:1] \C.DP.ISB.sb32.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4595 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4595 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times2 [3] \C.DP.ISB.sb32.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times2 [2] = \C.DP.ISB.sb32.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4599 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4599 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4599 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times4 [3] \C.DP.ISB.sb32.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times4 [2] = \C.DP.ISB.sb32.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4603 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4603 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4603 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times8 [3] \C.DP.ISB.sb32.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times8 [2] = \C.DP.ISB.sb32.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4607 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4607 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [7] \C.DP.ISB.sb32.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4607 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [7] \C.DP.ISB.sb32.B.mult_byte3.times16 [3] \C.DP.ISB.sb32.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times16 [2] = \C.DP.ISB.sb32.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4611 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4611 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [6] \C.DP.ISB.sb32.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4611 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [6] \C.DP.ISB.sb32.B.mult_byte3.times32 [3] \C.DP.ISB.sb32.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times32 [2] = \C.DP.ISB.sb32.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4615 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4615 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [5] \C.DP.ISB.sb32.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4615 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [5] \C.DP.ISB.sb32.B.mult_byte3.times64 [3] \C.DP.ISB.sb32.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times64 [2] = \C.DP.ISB.sb32.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4619 [2:1] \C.DP.ISB.sb32.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4619 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4619 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte3.times128 [2] = \C.DP.ISB.sb32.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4651 [2:1] \C.DP.ISB.sb32.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4651 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4651 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times2 [3] \C.DP.ISB.sb32.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times2 [2] = \C.DP.ISB.sb32.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4655 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4655 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4655 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times4 [3] \C.DP.ISB.sb32.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times4 [2] = \C.DP.ISB.sb32.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4659 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4659 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4659 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times8 [3] \C.DP.ISB.sb32.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times8 [2] = \C.DP.ISB.sb32.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4663 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4663 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [7] \C.DP.ISB.sb32.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4663 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [7] \C.DP.ISB.sb32.B.mult_byte4.times16 [3] \C.DP.ISB.sb32.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times16 [2] = \C.DP.ISB.sb32.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4667 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4667 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [6] \C.DP.ISB.sb32.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4667 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [6] \C.DP.ISB.sb32.B.mult_byte4.times32 [3] \C.DP.ISB.sb32.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times32 [2] = \C.DP.ISB.sb32.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4671 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4671 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [5] \C.DP.ISB.sb32.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4671 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [5] \C.DP.ISB.sb32.B.mult_byte4.times64 [3] \C.DP.ISB.sb32.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times64 [2] = \C.DP.ISB.sb32.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4675 [2:1] \C.DP.ISB.sb32.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4675 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4675 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte4.times128 [2] = \C.DP.ISB.sb32.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4707 [2:1] \C.DP.ISB.sb32.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4707 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb32.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4707 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times2 [3] \C.DP.ISB.sb32.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times2 [2] = \C.DP.ISB.sb32.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4711 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4711 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4711 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times4 [3] \C.DP.ISB.sb32.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times4 [2] = \C.DP.ISB.sb32.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4715 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4715 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4715 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times8 [3] \C.DP.ISB.sb32.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times8 [2] = \C.DP.ISB.sb32.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4719 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4719 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [7] \C.DP.ISB.sb32.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4719 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [7] \C.DP.ISB.sb32.B.mult_byte5.times16 [3] \C.DP.ISB.sb32.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times16 [2] = \C.DP.ISB.sb32.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4723 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4723 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [6] \C.DP.ISB.sb32.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4723 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [6] \C.DP.ISB.sb32.B.mult_byte5.times32 [3] \C.DP.ISB.sb32.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times32 [2] = \C.DP.ISB.sb32.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4727 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4727 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [5] \C.DP.ISB.sb32.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4727 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [5] \C.DP.ISB.sb32.B.mult_byte5.times64 [3] \C.DP.ISB.sb32.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times64 [2] = \C.DP.ISB.sb32.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4731 [2:1] \C.DP.ISB.sb32.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4731 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4731 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte5.times128 [2] = \C.DP.ISB.sb32.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4763 [2:1] \C.DP.ISB.sb32.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4763 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb32.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4763 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times2 [3] \C.DP.ISB.sb32.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times2 [2] = \C.DP.ISB.sb32.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4767 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4767 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4767 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times4 [3] \C.DP.ISB.sb32.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times4 [2] = \C.DP.ISB.sb32.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4771 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4771 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4771 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times8 [3] \C.DP.ISB.sb32.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times8 [2] = \C.DP.ISB.sb32.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4775 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4775 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [7] \C.DP.ISB.sb32.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4775 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [7] \C.DP.ISB.sb32.B.mult_byte6.times16 [3] \C.DP.ISB.sb32.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times16 [2] = \C.DP.ISB.sb32.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4779 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4779 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [6] \C.DP.ISB.sb32.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4779 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [6] \C.DP.ISB.sb32.B.mult_byte6.times32 [3] \C.DP.ISB.sb32.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times32 [2] = \C.DP.ISB.sb32.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4783 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4783 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [5] \C.DP.ISB.sb32.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4783 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [5] \C.DP.ISB.sb32.B.mult_byte6.times64 [3] \C.DP.ISB.sb32.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times64 [2] = \C.DP.ISB.sb32.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4787 [2:1] \C.DP.ISB.sb32.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4787 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4787 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte6.times128 [2] = \C.DP.ISB.sb32.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4511 [2:1] \C.DP.ISB.sb32.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4511 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4511 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times2 [3] \C.DP.ISB.sb32.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times2 [2] = \C.DP.ISB.sb32.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4515 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4515 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4515 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times4 [3] \C.DP.ISB.sb32.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times4 [2] = \C.DP.ISB.sb32.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4519 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4519 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4519 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte8.times8 [3] \C.DP.ISB.sb32.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times8 [2] = \C.DP.ISB.sb32.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4523 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4523 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [7] \C.DP.ISB.sb32.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4523 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [7] \C.DP.ISB.sb32.B.mult_byte8.times16 [3] \C.DP.ISB.sb32.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times16 [2] = \C.DP.ISB.sb32.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4527 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4527 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [6] \C.DP.ISB.sb32.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4527 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [6] \C.DP.ISB.sb32.B.mult_byte8.times32 [3] \C.DP.ISB.sb32.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times32 [2] = \C.DP.ISB.sb32.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4531 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4531 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [5] \C.DP.ISB.sb32.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4531 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [5] \C.DP.ISB.sb32.B.mult_byte8.times64 [3] \C.DP.ISB.sb32.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times64 [2] = \C.DP.ISB.sb32.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4535 [2:1] \C.DP.ISB.sb32.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4535 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4535 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte8.times128 [2] = \C.DP.ISB.sb32.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4567 [2:1] \C.DP.ISB.sb32.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4567 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb32.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4567 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times2 [3] \C.DP.ISB.sb32.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times2 [2] = \C.DP.ISB.sb32.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4571 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4571 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4571 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times4 [3] \C.DP.ISB.sb32.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times4 [2] = \C.DP.ISB.sb32.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4575 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4575 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4575 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb32.B.mult_byte9.times8 [3] \C.DP.ISB.sb32.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times8 [2] = \C.DP.ISB.sb32.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4579 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4579 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [7] \C.DP.ISB.sb32.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4579 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [7] \C.DP.ISB.sb32.B.mult_byte9.times16 [3] \C.DP.ISB.sb32.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times16 [2] = \C.DP.ISB.sb32.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4583 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4583 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [6] \C.DP.ISB.sb32.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4583 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [6] \C.DP.ISB.sb32.B.mult_byte9.times32 [3] \C.DP.ISB.sb32.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times32 [2] = \C.DP.ISB.sb32.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4587 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4587 [0] 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [5] \C.DP.ISB.sb32.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4587 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [5] \C.DP.ISB.sb32.B.mult_byte9.times64 [3] \C.DP.ISB.sb32.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times64 [2] = \C.DP.ISB.sb32.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4591 [2:1] \C.DP.ISB.sb32.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4591 [0] 1'1 }, Y=\C.DP.ISB.sb32.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb32.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb32.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4591 1'1 }, Y={ \C.DP.ISB.sb32.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb32.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb32.B.mult_byte9.times128 [2] = \C.DP.ISB.sb32.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4119 [2:1] \C.DP.ISB.sb33.B.mult_byte0.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4119 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte0.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4119 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times2 [3] \C.DP.ISB.sb33.B.mult_byte0.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times2 [2] = \C.DP.ISB.sb33.B.mult_byte0.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4123 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4123 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4123 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times4 [3] \C.DP.ISB.sb33.B.mult_byte0.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times4 [2] = \C.DP.ISB.sb33.B.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4127 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4127 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4127 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times8 [3] \C.DP.ISB.sb33.B.mult_byte0.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times8 [2] = \C.DP.ISB.sb33.B.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4131 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4131 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [7] \C.DP.ISB.sb33.B.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4131 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [7] \C.DP.ISB.sb33.B.mult_byte0.times16 [3] \C.DP.ISB.sb33.B.mult_byte0.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times16 [2] = \C.DP.ISB.sb33.B.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4135 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4135 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [6] \C.DP.ISB.sb33.B.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4135 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [6] \C.DP.ISB.sb33.B.mult_byte0.times32 [3] \C.DP.ISB.sb33.B.mult_byte0.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times32 [2] = \C.DP.ISB.sb33.B.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4139 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4139 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [5] \C.DP.ISB.sb33.B.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4139 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [5] \C.DP.ISB.sb33.B.mult_byte0.times64 [3] \C.DP.ISB.sb33.B.mult_byte0.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times64 [2] = \C.DP.ISB.sb33.B.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4143 [2:1] \C.DP.ISB.sb33.B.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4143 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte0.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4143 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte0.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte0.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte0.times128 [2] = \C.DP.ISB.sb33.B.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4147 [2:1] \C.DP.ISB.sb33.B.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4147 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4147 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times2 [3] \C.DP.ISB.sb33.B.mult_byte1.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times2 [2] = \C.DP.ISB.sb33.B.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4151 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4151 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4151 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times4 [3] \C.DP.ISB.sb33.B.mult_byte1.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times4 [2] = \C.DP.ISB.sb33.B.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4155 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4155 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4155 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times8 [3] \C.DP.ISB.sb33.B.mult_byte1.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times8 [2] = \C.DP.ISB.sb33.B.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4159 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4159 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [7] \C.DP.ISB.sb33.B.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4159 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [7] \C.DP.ISB.sb33.B.mult_byte1.times16 [3] \C.DP.ISB.sb33.B.mult_byte1.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times16 [2] = \C.DP.ISB.sb33.B.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4163 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4163 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [6] \C.DP.ISB.sb33.B.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4163 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [6] \C.DP.ISB.sb33.B.mult_byte1.times32 [3] \C.DP.ISB.sb33.B.mult_byte1.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times32 [2] = \C.DP.ISB.sb33.B.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4167 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4167 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [5] \C.DP.ISB.sb33.B.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4167 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [5] \C.DP.ISB.sb33.B.mult_byte1.times64 [3] \C.DP.ISB.sb33.B.mult_byte1.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times64 [2] = \C.DP.ISB.sb33.B.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4171 [2:1] \C.DP.ISB.sb33.B.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4171 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte1.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4171 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte1.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte1.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte1.times128 [2] = \C.DP.ISB.sb33.B.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4287 [2:1] \C.DP.ISB.sb33.B.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4287 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4287 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times2 [3] \C.DP.ISB.sb33.B.mult_byte10.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times2 [2] = \C.DP.ISB.sb33.B.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4291 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4291 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4291 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times4 [3] \C.DP.ISB.sb33.B.mult_byte10.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times4 [2] = \C.DP.ISB.sb33.B.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4295 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4295 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4295 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte10.times8 [3] \C.DP.ISB.sb33.B.mult_byte10.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times8 [2] = \C.DP.ISB.sb33.B.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4299 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4299 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [7] \C.DP.ISB.sb33.B.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4299 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [7] \C.DP.ISB.sb33.B.mult_byte10.times16 [3] \C.DP.ISB.sb33.B.mult_byte10.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times16 [2] = \C.DP.ISB.sb33.B.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4303 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4303 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [6] \C.DP.ISB.sb33.B.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4303 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [6] \C.DP.ISB.sb33.B.mult_byte10.times32 [3] \C.DP.ISB.sb33.B.mult_byte10.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times32 [2] = \C.DP.ISB.sb33.B.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4307 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4307 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [5] \C.DP.ISB.sb33.B.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4307 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [5] \C.DP.ISB.sb33.B.mult_byte10.times64 [3] \C.DP.ISB.sb33.B.mult_byte10.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times64 [2] = \C.DP.ISB.sb33.B.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4311 [2:1] \C.DP.ISB.sb33.B.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4311 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4311 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte10.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte10.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte10.times128 [2] = \C.DP.ISB.sb33.B.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4343 [2:1] \C.DP.ISB.sb33.B.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4343 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4343 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times2 [3] \C.DP.ISB.sb33.B.mult_byte11.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times2 [2] = \C.DP.ISB.sb33.B.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4347 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4347 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4347 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times4 [3] \C.DP.ISB.sb33.B.mult_byte11.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times4 [2] = \C.DP.ISB.sb33.B.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4351 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4351 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4351 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte11.times8 [3] \C.DP.ISB.sb33.B.mult_byte11.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times8 [2] = \C.DP.ISB.sb33.B.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4355 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4355 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [7] \C.DP.ISB.sb33.B.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4355 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [7] \C.DP.ISB.sb33.B.mult_byte11.times16 [3] \C.DP.ISB.sb33.B.mult_byte11.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times16 [2] = \C.DP.ISB.sb33.B.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4359 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4359 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [6] \C.DP.ISB.sb33.B.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4359 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [6] \C.DP.ISB.sb33.B.mult_byte11.times32 [3] \C.DP.ISB.sb33.B.mult_byte11.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times32 [2] = \C.DP.ISB.sb33.B.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4363 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4363 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [5] \C.DP.ISB.sb33.B.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4363 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [5] \C.DP.ISB.sb33.B.mult_byte11.times64 [3] \C.DP.ISB.sb33.B.mult_byte11.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times64 [2] = \C.DP.ISB.sb33.B.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4367 [2:1] \C.DP.ISB.sb33.B.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4367 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4367 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte11.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte11.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte11.times128 [2] = \C.DP.ISB.sb33.B.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4399 [2:1] \C.DP.ISB.sb33.B.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4399 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4399 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times2 [3] \C.DP.ISB.sb33.B.mult_byte12.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times2 [2] = \C.DP.ISB.sb33.B.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4403 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4403 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4403 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times4 [3] \C.DP.ISB.sb33.B.mult_byte12.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times4 [2] = \C.DP.ISB.sb33.B.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4407 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4407 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4407 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte12.times8 [3] \C.DP.ISB.sb33.B.mult_byte12.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times8 [2] = \C.DP.ISB.sb33.B.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4411 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4411 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [7] \C.DP.ISB.sb33.B.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4411 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [7] \C.DP.ISB.sb33.B.mult_byte12.times16 [3] \C.DP.ISB.sb33.B.mult_byte12.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times16 [2] = \C.DP.ISB.sb33.B.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4415 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4415 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [6] \C.DP.ISB.sb33.B.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4415 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [6] \C.DP.ISB.sb33.B.mult_byte12.times32 [3] \C.DP.ISB.sb33.B.mult_byte12.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times32 [2] = \C.DP.ISB.sb33.B.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4419 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4419 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [5] \C.DP.ISB.sb33.B.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4419 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [5] \C.DP.ISB.sb33.B.mult_byte12.times64 [3] \C.DP.ISB.sb33.B.mult_byte12.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times64 [2] = \C.DP.ISB.sb33.B.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4423 [2:1] \C.DP.ISB.sb33.B.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4423 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte12.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4423 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte12.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte12.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte12.times128 [2] = \C.DP.ISB.sb33.B.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4203 [2:1] \C.DP.ISB.sb33.B.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4203 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4203 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times2 [3] \C.DP.ISB.sb33.B.mult_byte2.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times2 [2] = \C.DP.ISB.sb33.B.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4207 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4207 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4207 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times4 [3] \C.DP.ISB.sb33.B.mult_byte2.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times4 [2] = \C.DP.ISB.sb33.B.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4211 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4211 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4211 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times8 [3] \C.DP.ISB.sb33.B.mult_byte2.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times8 [2] = \C.DP.ISB.sb33.B.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4215 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4215 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [7] \C.DP.ISB.sb33.B.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4215 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [7] \C.DP.ISB.sb33.B.mult_byte2.times16 [3] \C.DP.ISB.sb33.B.mult_byte2.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times16 [2] = \C.DP.ISB.sb33.B.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4219 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4219 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [6] \C.DP.ISB.sb33.B.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4219 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [6] \C.DP.ISB.sb33.B.mult_byte2.times32 [3] \C.DP.ISB.sb33.B.mult_byte2.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times32 [2] = \C.DP.ISB.sb33.B.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4223 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4223 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [5] \C.DP.ISB.sb33.B.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4223 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [5] \C.DP.ISB.sb33.B.mult_byte2.times64 [3] \C.DP.ISB.sb33.B.mult_byte2.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times64 [2] = \C.DP.ISB.sb33.B.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4227 [2:1] \C.DP.ISB.sb33.B.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4227 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte2.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4227 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte2.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte2.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte2.times128 [2] = \C.DP.ISB.sb33.B.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4259 [2:1] \C.DP.ISB.sb33.B.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4259 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4259 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times2 [3] \C.DP.ISB.sb33.B.mult_byte3.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times2 [2] = \C.DP.ISB.sb33.B.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4263 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4263 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4263 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times4 [3] \C.DP.ISB.sb33.B.mult_byte3.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times4 [2] = \C.DP.ISB.sb33.B.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4267 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4267 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4267 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times8 [3] \C.DP.ISB.sb33.B.mult_byte3.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times8 [2] = \C.DP.ISB.sb33.B.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4271 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4271 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [7] \C.DP.ISB.sb33.B.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4271 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [7] \C.DP.ISB.sb33.B.mult_byte3.times16 [3] \C.DP.ISB.sb33.B.mult_byte3.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times16 [2] = \C.DP.ISB.sb33.B.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4275 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4275 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [6] \C.DP.ISB.sb33.B.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4275 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [6] \C.DP.ISB.sb33.B.mult_byte3.times32 [3] \C.DP.ISB.sb33.B.mult_byte3.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times32 [2] = \C.DP.ISB.sb33.B.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4279 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4279 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [5] \C.DP.ISB.sb33.B.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4279 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [5] \C.DP.ISB.sb33.B.mult_byte3.times64 [3] \C.DP.ISB.sb33.B.mult_byte3.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times64 [2] = \C.DP.ISB.sb33.B.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4283 [2:1] \C.DP.ISB.sb33.B.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4283 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte3.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4283 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte3.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte3.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte3.times128 [2] = \C.DP.ISB.sb33.B.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4315 [2:1] \C.DP.ISB.sb33.B.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4315 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4315 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times2 [3] \C.DP.ISB.sb33.B.mult_byte4.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times2 [2] = \C.DP.ISB.sb33.B.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4319 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4319 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4319 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times4 [3] \C.DP.ISB.sb33.B.mult_byte4.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times4 [2] = \C.DP.ISB.sb33.B.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4323 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4323 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4323 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times8 [3] \C.DP.ISB.sb33.B.mult_byte4.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times8 [2] = \C.DP.ISB.sb33.B.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4327 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4327 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [7] \C.DP.ISB.sb33.B.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4327 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [7] \C.DP.ISB.sb33.B.mult_byte4.times16 [3] \C.DP.ISB.sb33.B.mult_byte4.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times16 [2] = \C.DP.ISB.sb33.B.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4331 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4331 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [6] \C.DP.ISB.sb33.B.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4331 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [6] \C.DP.ISB.sb33.B.mult_byte4.times32 [3] \C.DP.ISB.sb33.B.mult_byte4.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times32 [2] = \C.DP.ISB.sb33.B.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4335 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4335 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [5] \C.DP.ISB.sb33.B.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4335 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [5] \C.DP.ISB.sb33.B.mult_byte4.times64 [3] \C.DP.ISB.sb33.B.mult_byte4.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times64 [2] = \C.DP.ISB.sb33.B.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4339 [2:1] \C.DP.ISB.sb33.B.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4339 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte4.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4339 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte4.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte4.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte4.times128 [2] = \C.DP.ISB.sb33.B.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4371 [2:1] \C.DP.ISB.sb33.B.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4371 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte10.byte_2 [3:2] \C.DP.ISB.sb33.B.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4371 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times2 [3] \C.DP.ISB.sb33.B.mult_byte5.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times2 [2] = \C.DP.ISB.sb33.B.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4375 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4375 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4375 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times4 [3] \C.DP.ISB.sb33.B.mult_byte5.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times4 [2] = \C.DP.ISB.sb33.B.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4379 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4379 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4379 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times8 [3] \C.DP.ISB.sb33.B.mult_byte5.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times8 [2] = \C.DP.ISB.sb33.B.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4383 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4383 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [7] \C.DP.ISB.sb33.B.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4383 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [7] \C.DP.ISB.sb33.B.mult_byte5.times16 [3] \C.DP.ISB.sb33.B.mult_byte5.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times16 [2] = \C.DP.ISB.sb33.B.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4387 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4387 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [6] \C.DP.ISB.sb33.B.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4387 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [6] \C.DP.ISB.sb33.B.mult_byte5.times32 [3] \C.DP.ISB.sb33.B.mult_byte5.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times32 [2] = \C.DP.ISB.sb33.B.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4391 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4391 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [5] \C.DP.ISB.sb33.B.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4391 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [5] \C.DP.ISB.sb33.B.mult_byte5.times64 [3] \C.DP.ISB.sb33.B.mult_byte5.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times64 [2] = \C.DP.ISB.sb33.B.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4395 [2:1] \C.DP.ISB.sb33.B.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4395 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte5.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4395 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte5.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte5.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte5.times128 [2] = \C.DP.ISB.sb33.B.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4427 [2:1] \C.DP.ISB.sb33.B.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4427 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte11.byte_2 [3:2] \C.DP.ISB.sb33.B.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4427 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times2 [3] \C.DP.ISB.sb33.B.mult_byte6.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times2 [2] = \C.DP.ISB.sb33.B.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4431 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4431 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4431 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times4 [3] \C.DP.ISB.sb33.B.mult_byte6.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times4 [2] = \C.DP.ISB.sb33.B.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4435 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4435 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4435 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times8 [3] \C.DP.ISB.sb33.B.mult_byte6.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times8 [2] = \C.DP.ISB.sb33.B.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4439 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4439 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [7] \C.DP.ISB.sb33.B.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4439 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [7] \C.DP.ISB.sb33.B.mult_byte6.times16 [3] \C.DP.ISB.sb33.B.mult_byte6.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times16 [2] = \C.DP.ISB.sb33.B.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4443 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4443 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [6] \C.DP.ISB.sb33.B.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4443 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [6] \C.DP.ISB.sb33.B.mult_byte6.times32 [3] \C.DP.ISB.sb33.B.mult_byte6.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times32 [2] = \C.DP.ISB.sb33.B.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4447 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4447 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [5] \C.DP.ISB.sb33.B.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4447 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [5] \C.DP.ISB.sb33.B.mult_byte6.times64 [3] \C.DP.ISB.sb33.B.mult_byte6.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times64 [2] = \C.DP.ISB.sb33.B.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4451 [2:1] \C.DP.ISB.sb33.B.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4451 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte6.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4451 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte6.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte6.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte6.times128 [2] = \C.DP.ISB.sb33.B.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4175 [2:1] \C.DP.ISB.sb33.B.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4175 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4175 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times2 [3] \C.DP.ISB.sb33.B.mult_byte8.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times2 [2] = \C.DP.ISB.sb33.B.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4179 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4179 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4179 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times4 [3] \C.DP.ISB.sb33.B.mult_byte8.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times4 [2] = \C.DP.ISB.sb33.B.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4183 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4183 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4183 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte8.times8 [3] \C.DP.ISB.sb33.B.mult_byte8.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times8 [2] = \C.DP.ISB.sb33.B.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4187 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4187 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [7] \C.DP.ISB.sb33.B.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4187 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [7] \C.DP.ISB.sb33.B.mult_byte8.times16 [3] \C.DP.ISB.sb33.B.mult_byte8.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times16 [2] = \C.DP.ISB.sb33.B.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4191 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4191 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [6] \C.DP.ISB.sb33.B.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4191 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [6] \C.DP.ISB.sb33.B.mult_byte8.times32 [3] \C.DP.ISB.sb33.B.mult_byte8.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times32 [2] = \C.DP.ISB.sb33.B.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4195 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4195 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [5] \C.DP.ISB.sb33.B.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4195 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [5] \C.DP.ISB.sb33.B.mult_byte8.times64 [3] \C.DP.ISB.sb33.B.mult_byte8.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times64 [2] = \C.DP.ISB.sb33.B.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4199 [2:1] \C.DP.ISB.sb33.B.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4199 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte8.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4199 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte8.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte8.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte8.times128 [2] = \C.DP.ISB.sb33.B.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4231 [2:1] \C.DP.ISB.sb33.B.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$4231 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.byte_1 [3:2] \C.DP.ISB.sb33.B.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4231 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times2 [3] \C.DP.ISB.sb33.B.mult_byte9.times2 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times2 [2] = \C.DP.ISB.sb33.B.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4235 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$4235 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times2 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4235 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte6.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times4 [3] \C.DP.ISB.sb33.B.mult_byte9.times4 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times4 [2] = \C.DP.ISB.sb33.B.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4239 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$4239 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times4 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4239 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.mult_byte7.byte_in [7] \C.DP.ISB.sb33.B.mult_byte9.times8 [3] \C.DP.ISB.sb33.B.mult_byte9.times8 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times8 [2] = \C.DP.ISB.sb33.B.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4243 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$4243 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [7] \C.DP.ISB.sb33.B.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times8 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4243 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [7] \C.DP.ISB.sb33.B.mult_byte9.times16 [3] \C.DP.ISB.sb33.B.mult_byte9.times16 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times16 [2] = \C.DP.ISB.sb33.B.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4247 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$4247 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [6] \C.DP.ISB.sb33.B.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times16 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4247 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [6] \C.DP.ISB.sb33.B.mult_byte9.times32 [3] \C.DP.ISB.sb33.B.mult_byte9.times32 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times32 [2] = \C.DP.ISB.sb33.B.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4251 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$4251 [0] 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [5] \C.DP.ISB.sb33.B.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times32 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4251 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [5] \C.DP.ISB.sb33.B.mult_byte9.times64 [3] \C.DP.ISB.sb33.B.mult_byte9.times64 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times64 [2] = \C.DP.ISB.sb33.B.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4255 [2:1] \C.DP.ISB.sb33.B.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$4255 [0] 1'1 }, Y=\C.DP.ISB.sb33.B.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.ISB.sb33.B.mult_byte9.times64 [3:2] \C.DP.ISB.sb33.B.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$4255 1'1 }, Y={ \C.DP.ISB.sb33.B.mult_byte9.times128 [4:3] \C.DP.ISB.sb33.B.mult_byte9.times128 [1:0] }
      New connections: \C.DP.ISB.sb33.B.mult_byte9.times128 [2] = \C.DP.ISB.sb33.B.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [123:120] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14535 [2:1] \C.DP.BR.block_out [121] $auto$opt_expr.cc:205:group_cell_inputs$14535 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [123:122] \C.DP.BR.block_out [120] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14535 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [121]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14539 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14539 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14539 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14543 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14543 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14543 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14547 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14547 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14547 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14551 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14551 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14551 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14555 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14555 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14555 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14559 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14559 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14559 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14563 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14563 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14563 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14567 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14567 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14567 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14571 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14571 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14571 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14575 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14575 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14575 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14579 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14579 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14579 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14583 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14583 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14583 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14587 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14587 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14587 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14703 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14703 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14703 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14707 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14707 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14707 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14711 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14711 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14711 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14715 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14715 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14715 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14719 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14719 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14719 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14723 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14723 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14723 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14727 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14727 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14727 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14759 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14759 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14759 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14763 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14763 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14763 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14767 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14767 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14767 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14771 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14771 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14771 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14775 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14775 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14775 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14779 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14779 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14779 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14783 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14783 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14783 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14815 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14815 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14815 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14819 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14819 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14819 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14823 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14823 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14823 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14827 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14827 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14827 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14831 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14831 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14831 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14835 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14835 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14835 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14839 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14839 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14839 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14619 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14619 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14619 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14623 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14623 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14623 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14627 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14627 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14627 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14631 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14631 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14631 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14635 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14635 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14635 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14639 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14639 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14639 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14643 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14643 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14643 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14675 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14675 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14675 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14679 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14679 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14679 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14683 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14683 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14683 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14687 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14687 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14687 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14691 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14691 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14691 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14695 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14695 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14695 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14699 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14699 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14699 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14731 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14731 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14731 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14735 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14735 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14735 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14739 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14739 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14739 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14743 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14743 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14743 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14747 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14747 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14747 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14751 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14751 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14751 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14755 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14755 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14755 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14787 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14787 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14787 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14791 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14791 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14791 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14795 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14795 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14795 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14799 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14799 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14799 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14803 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14803 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14803 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14807 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14807 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14807 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14811 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14811 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14811 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14843 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14843 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14843 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14847 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14847 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14847 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14851 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14851 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14851 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14855 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14855 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14855 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14859 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14859 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14859 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14863 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14863 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14863 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14867 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14867 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14867 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14591 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14591 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14591 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14595 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14595 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14595 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14599 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14599 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14599 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14603 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14603 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14603 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14607 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14607 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14607 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14611 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14611 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14611 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14615 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14615 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14615 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14647 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14647 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14647 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14651 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14651 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14651 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14655 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14655 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14655 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14659 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14659 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14659 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14663 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14663 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14663 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14667 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14667 [0] 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14667 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14671 [2:1] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14671 [0] 1'1 }, Y=\C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14671 1'1 }, Y={ \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb00.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb00.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [91:88] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14199 [2:1] \C.DP.BR.block_out [89] $auto$opt_expr.cc:205:group_cell_inputs$14199 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [91:90] \C.DP.BR.block_out [88] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14199 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [89]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14203 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14203 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14203 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14207 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14207 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14207 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14211 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14211 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14211 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14215 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14215 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14215 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14219 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14219 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14219 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14223 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14223 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14223 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14227 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14227 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14227 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14231 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14231 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14231 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14235 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14235 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14235 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14239 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14239 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14239 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14243 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14243 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14243 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14247 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14247 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14247 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14251 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14251 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14251 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14367 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14367 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14367 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14371 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14371 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14371 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14375 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14375 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14375 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14379 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14379 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14379 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14383 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14383 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14383 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14387 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14387 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14387 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14391 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14391 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14391 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14423 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14423 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14423 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14427 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14427 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14427 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14431 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14431 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14431 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14435 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14435 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14435 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14439 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14439 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14439 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14443 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14443 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14443 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14447 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14447 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14447 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14479 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14479 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14479 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14483 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14483 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14483 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14487 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14487 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14487 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14491 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14491 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14491 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14495 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14495 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14495 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14499 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14499 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14499 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14503 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14503 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14503 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14283 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14283 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14283 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14287 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14287 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14287 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14291 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14291 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14291 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14295 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14295 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14295 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14299 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14299 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14299 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14303 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14303 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14303 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14307 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14307 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14307 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14339 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14339 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14339 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14343 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14343 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14343 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14347 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14347 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14347 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14351 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14351 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14351 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14355 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14355 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14355 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14359 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14359 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14359 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14363 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14363 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14363 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14395 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14395 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14395 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14399 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14399 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14399 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14403 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14403 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14403 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14407 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14407 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14407 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14411 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14411 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14411 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14415 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14415 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14415 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14419 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14419 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14419 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14451 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14451 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14451 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14455 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14455 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14455 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14459 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14459 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14459 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14463 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14463 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14463 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14467 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14467 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14467 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14471 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14471 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14471 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14475 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14475 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14475 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14507 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14507 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14507 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14511 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14511 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14511 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14515 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14515 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14515 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14519 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14519 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14519 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14523 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14523 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14523 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14527 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14527 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14527 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14531 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14531 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14531 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14255 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14255 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14255 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14259 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14259 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14259 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14263 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14263 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14263 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14267 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14267 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14267 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14271 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14271 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14271 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14275 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14275 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14275 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14279 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14279 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14279 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14311 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14311 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14311 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14315 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14315 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14315 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14319 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14319 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14319 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14323 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14323 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14323 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14327 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14327 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14327 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14331 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14331 [0] 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14331 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14335 [2:1] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14335 [0] 1'1 }, Y=\C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14335 1'1 }, Y={ \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb01.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb01.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [59:56] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13863 [2:1] \C.DP.BR.block_out [57] $auto$opt_expr.cc:205:group_cell_inputs$13863 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [59:58] \C.DP.BR.block_out [56] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13863 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [57]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13867 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13867 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13867 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13871 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13871 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13871 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13875 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13875 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13875 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13879 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13879 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13879 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13883 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13883 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13883 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13887 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13887 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13887 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13891 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13891 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13891 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13895 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13895 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13895 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13899 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13899 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13899 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13903 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13903 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13903 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13907 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13907 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13907 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13911 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13911 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13911 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13915 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13915 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13915 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14031 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14031 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14031 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14035 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14035 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14035 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14039 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14039 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14039 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14043 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14043 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14043 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14047 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14047 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14047 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14051 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14051 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14051 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14055 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14055 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14055 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14087 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14087 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14087 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14091 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14091 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14091 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14095 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14095 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14095 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14099 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14099 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14099 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14103 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14103 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14103 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14107 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14107 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14107 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14111 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14111 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14111 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14143 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14143 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14143 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14147 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14147 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14147 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14151 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14151 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14151 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14155 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14155 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14155 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14159 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14159 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14159 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14163 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14163 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14163 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14167 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14167 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14167 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13947 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13947 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13947 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13951 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13951 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13951 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13955 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13955 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13955 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13959 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13959 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13959 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13963 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13963 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13963 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13967 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13967 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13967 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13971 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13971 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13971 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14003 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14003 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14003 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14007 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14007 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14007 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14011 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14011 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14011 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14015 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14015 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14015 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14019 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14019 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14019 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14023 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14023 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14023 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14027 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14027 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14027 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14059 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14059 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14059 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14063 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14063 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14063 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14067 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14067 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14067 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14071 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14071 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14071 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14075 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14075 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14075 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14079 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14079 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14079 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14083 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14083 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14083 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14115 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14115 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14115 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14119 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14119 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14119 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14123 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14123 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14123 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14127 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14127 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14127 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14131 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14131 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14131 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14135 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14135 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14135 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14139 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14139 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14139 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14171 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14171 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14171 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14175 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14175 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14175 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14179 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14179 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14179 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14183 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14183 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14183 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14187 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14187 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14187 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14191 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14191 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14191 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14195 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14195 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14195 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13919 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13919 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13919 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13923 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13923 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13923 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13927 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13927 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13927 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13931 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13931 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13931 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13935 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13935 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13935 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13939 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13939 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13939 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13943 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13943 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13943 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13975 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13975 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13975 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13979 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13979 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13979 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13983 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13983 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13983 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13987 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13987 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13987 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13991 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13991 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13991 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13995 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13995 [0] 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13995 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13999 [2:1] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13999 [0] 1'1 }, Y=\C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13999 1'1 }, Y={ \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb02.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb02.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [27:24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13527 [2:1] \C.DP.BR.block_out [25] $auto$opt_expr.cc:205:group_cell_inputs$13527 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [27:26] \C.DP.BR.block_out [24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13527 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [25]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13531 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13531 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13531 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13535 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13535 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13535 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13539 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13539 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13539 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13543 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13543 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13543 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13547 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13547 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13547 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13551 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13551 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13551 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13555 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13555 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13555 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13559 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13559 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13559 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13563 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13563 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13563 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13567 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13567 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13567 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13571 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13571 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13571 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13575 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13575 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13575 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13579 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13579 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13579 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13695 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13695 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13695 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13699 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13699 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13699 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13703 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13703 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13703 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13707 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13707 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13707 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13711 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13711 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13711 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13715 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13715 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13715 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13719 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13719 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13719 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13751 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13751 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13751 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13755 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13755 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13755 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13759 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13759 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13759 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13763 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13763 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13763 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13767 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13767 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13767 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13771 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13771 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13771 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13775 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13775 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13775 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13807 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13807 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13807 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13811 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13811 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13811 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13815 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13815 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13815 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13819 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13819 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13819 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13823 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13823 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13823 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13827 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13827 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13827 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13831 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13831 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13831 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13611 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13611 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13611 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13615 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13615 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13615 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13619 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13619 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13619 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13623 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13623 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13623 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13627 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13627 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13627 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13631 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13631 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13631 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13635 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13635 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13635 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13667 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13667 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13667 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13671 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13671 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13671 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13675 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13675 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13675 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13679 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13679 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13679 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13683 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13683 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13683 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13687 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13687 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13687 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13691 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13691 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13691 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13723 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13723 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13723 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13727 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13727 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13727 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13731 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13731 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13731 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13735 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13735 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13735 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13739 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13739 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13739 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13743 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13743 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13743 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13747 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13747 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13747 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13779 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13779 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13779 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13783 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13783 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13783 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13787 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13787 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13787 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13791 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13791 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13791 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13795 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13795 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13795 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13799 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13799 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13799 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13803 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13803 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13803 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13835 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13835 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13835 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13839 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13839 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13839 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13843 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13843 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13843 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13847 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13847 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13847 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13851 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13851 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13851 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13855 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13855 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13855 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13859 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13859 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13859 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13583 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13583 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13583 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13587 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13587 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13587 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13591 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13591 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13591 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13595 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13595 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13595 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13599 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13599 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13599 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13603 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13603 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13603 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13607 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13607 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13607 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13639 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13639 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13639 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13643 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13643 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13643 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13647 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13647 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13647 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13651 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13651 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13651 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13655 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13655 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13655 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13659 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13659 [0] 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13659 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13663 [2:1] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13663 [0] 1'1 }, Y=\C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13663 1'1 }, Y={ \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb03.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb03.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [115:112] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13191 [2:1] \C.DP.BR.block_out [113] $auto$opt_expr.cc:205:group_cell_inputs$13191 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [115:114] \C.DP.BR.block_out [112] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13191 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [113]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13195 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13195 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13195 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13199 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13199 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13199 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13203 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13203 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13203 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13207 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13207 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13207 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13211 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13211 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13211 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13215 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13215 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13215 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13219 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13219 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13219 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13223 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13223 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13223 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13227 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13227 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13227 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13231 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13231 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13231 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13235 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13235 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13235 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13239 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13239 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13239 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13243 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13243 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13243 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13359 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13359 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13359 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13363 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13363 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13363 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13367 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13367 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13367 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13371 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13371 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13371 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13375 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13375 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13375 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13379 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13379 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13379 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13383 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13383 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13383 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13415 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13415 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13415 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13419 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13419 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13419 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13423 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13423 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13423 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13427 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13427 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13427 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13431 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13431 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13431 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13435 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13435 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13435 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13439 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13439 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13439 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13471 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13471 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13471 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13475 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13475 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13475 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13479 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13479 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13479 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13483 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13483 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13483 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13487 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13487 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13487 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13491 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13491 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13491 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13495 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13495 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13495 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13275 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13275 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13275 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13279 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13279 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13279 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13283 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13283 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13283 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13287 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13287 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13287 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13291 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13291 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13291 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13295 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13295 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13295 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13299 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13299 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13299 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13331 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13331 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13331 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13335 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13335 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13335 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13339 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13339 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13339 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13343 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13343 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13343 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13347 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13347 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13347 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13351 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13351 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13351 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13355 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13355 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13355 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13387 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13387 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13387 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13391 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13391 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13391 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13395 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13395 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13395 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13399 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13399 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13399 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13403 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13403 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13403 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13407 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13407 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13407 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13411 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13411 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13411 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13443 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13443 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13443 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13447 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13447 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13447 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13451 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13451 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13451 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13455 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13455 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13455 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13459 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13459 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13459 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13463 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13463 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13463 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13467 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13467 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13467 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13499 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13499 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13499 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13503 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13503 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13503 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13507 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13507 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13507 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13511 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13511 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13511 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13515 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13515 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13515 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13519 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13519 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13519 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13523 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13523 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13523 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13247 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13247 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13247 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13251 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13251 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13251 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13255 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13255 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13255 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13259 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13259 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13259 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13263 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13263 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13263 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13267 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13267 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13267 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13271 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13271 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13271 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13303 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13303 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13303 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13307 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13307 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13307 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13311 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13311 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13311 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13315 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13315 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13315 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13319 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13319 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13319 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13323 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13323 [0] 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13323 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13327 [2:1] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13327 [0] 1'1 }, Y=\C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13327 1'1 }, Y={ \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb10.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb10.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [83:80] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12855 [2:1] \C.DP.BR.block_out [81] $auto$opt_expr.cc:205:group_cell_inputs$12855 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [83:82] \C.DP.BR.block_out [80] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12855 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [81]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12859 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12859 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12859 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12863 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12863 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12863 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12867 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12867 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12867 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12871 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12871 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12871 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12875 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12875 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12875 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12879 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12879 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12879 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12883 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12883 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12883 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12887 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12887 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12887 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12891 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12891 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12891 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12895 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12895 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12895 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12899 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12899 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12899 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12903 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12903 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12903 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12907 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12907 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12907 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13023 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13023 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13023 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13027 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13027 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13027 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13031 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13031 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13031 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13035 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13035 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13035 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13039 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13039 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13039 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13043 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13043 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13043 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13047 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13047 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13047 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13079 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13079 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13079 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13083 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13083 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13083 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13087 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13087 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13087 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13091 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13091 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13091 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13095 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13095 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13095 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13099 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13099 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13099 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13103 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13103 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13103 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13135 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13135 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13135 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13139 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13139 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13139 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13143 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13143 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13143 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13147 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13147 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13147 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13151 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13151 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13151 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13155 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13155 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13155 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13159 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13159 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13159 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12939 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12939 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12939 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12943 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12943 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12943 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12947 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12947 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12947 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12951 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12951 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12951 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12955 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12955 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12955 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12959 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12959 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12959 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12963 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12963 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12963 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12995 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12995 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12995 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12999 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12999 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12999 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13003 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13003 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13003 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13007 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13007 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13007 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13011 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13011 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13011 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13015 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13015 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13015 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13019 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13019 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13019 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13051 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$13051 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13051 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13055 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13055 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13055 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13059 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13059 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13059 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13063 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13063 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13063 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13067 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13067 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13067 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13071 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13071 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13071 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13075 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13075 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13075 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13107 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13107 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13107 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13111 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13111 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13111 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13115 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13115 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13115 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13119 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13119 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13119 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13123 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13123 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13123 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13127 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13127 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13127 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13131 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13131 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13131 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13163 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13163 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13163 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13167 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$13167 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13167 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13171 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$13171 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13171 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13175 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$13175 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13175 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13179 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$13179 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13179 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13183 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$13183 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13183 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13187 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$13187 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13187 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12911 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12911 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12911 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12915 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12915 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12915 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12919 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12919 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12919 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12923 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12923 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12923 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12927 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12927 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12927 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12931 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12931 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12931 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12935 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12935 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12935 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12967 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12967 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12967 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12971 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12971 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12971 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12975 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12975 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12975 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12979 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12979 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12979 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12983 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12983 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12983 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12987 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12987 [0] 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12987 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12991 [2:1] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12991 [0] 1'1 }, Y=\C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12991 1'1 }, Y={ \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb11.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb11.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [51:48] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12519 [2:1] \C.DP.BR.block_out [49] $auto$opt_expr.cc:205:group_cell_inputs$12519 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [51:50] \C.DP.BR.block_out [48] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12519 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [49]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12523 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12523 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12523 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12527 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12527 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12527 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12531 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12531 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12531 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12535 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12535 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12535 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12539 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12539 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12539 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12543 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12543 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12543 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12547 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12547 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12547 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12551 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12551 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12551 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12555 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12555 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12555 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12559 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12559 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12559 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12563 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12563 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12563 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12567 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12567 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12567 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12571 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12571 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12571 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12687 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12687 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12687 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12691 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12691 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12691 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12695 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12695 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12695 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12699 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12699 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12699 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12703 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12703 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12703 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12707 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12707 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12707 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12711 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12711 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12711 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12743 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12743 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12743 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12747 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12747 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12747 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12751 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12751 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12751 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12755 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12755 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12755 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12759 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12759 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12759 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12763 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12763 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12763 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12767 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12767 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12767 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12799 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12799 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12799 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12803 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12803 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12803 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12807 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12807 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12807 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12811 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12811 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12811 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12815 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12815 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12815 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12819 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12819 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12819 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12823 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12823 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12823 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12603 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12603 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12603 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12607 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12607 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12607 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12611 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12611 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12611 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12615 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12615 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12615 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12619 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12619 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12619 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12623 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12623 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12623 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12627 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12627 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12627 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12659 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12659 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12659 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12663 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12663 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12663 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12667 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12667 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12667 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12671 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12671 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12671 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12675 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12675 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12675 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12679 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12679 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12679 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12683 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12683 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12683 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12715 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12715 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12715 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12719 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12719 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12719 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12723 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12723 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12723 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12727 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12727 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12727 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12731 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12731 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12731 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12735 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12735 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12735 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12739 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12739 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12739 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12771 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12771 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12771 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12775 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12775 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12775 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12779 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12779 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12779 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12783 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12783 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12783 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12787 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12787 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12787 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12791 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12791 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12791 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12795 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12795 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12795 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12827 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12827 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12827 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12831 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12831 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12831 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12835 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12835 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12835 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12839 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12839 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12839 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12843 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12843 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12843 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12847 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12847 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12847 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12851 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12851 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12851 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12575 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12575 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12575 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12579 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12579 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12579 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12583 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12583 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12583 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12587 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12587 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12587 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12591 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12591 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12591 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12595 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12595 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12595 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12599 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12599 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12599 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12631 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12631 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12631 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12635 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12635 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12635 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12639 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12639 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12639 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12643 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12643 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12643 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12647 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12647 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12647 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12651 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12651 [0] 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12651 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12655 [2:1] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12655 [0] 1'1 }, Y=\C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12655 1'1 }, Y={ \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb12.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb12.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [19:16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12183 [2:1] \C.DP.BR.block_out [17] $auto$opt_expr.cc:205:group_cell_inputs$12183 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [19:18] \C.DP.BR.block_out [16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12183 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [17]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12187 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12187 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12187 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12191 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12191 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12191 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12195 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12195 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12195 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12199 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12199 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12199 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12203 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12203 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12203 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12207 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12207 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12207 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12211 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12211 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12211 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12215 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12215 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12215 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12219 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12219 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12219 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12223 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12223 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12223 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12227 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12227 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12227 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12231 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12231 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12231 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12235 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12235 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12235 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12351 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12351 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12351 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12355 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12355 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12355 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12359 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12359 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12359 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12363 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12363 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12363 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12367 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12367 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12367 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12371 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12371 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12371 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12375 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12375 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12375 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12407 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12407 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12407 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12411 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12411 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12411 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12415 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12415 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12415 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12419 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12419 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12419 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12423 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12423 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12423 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12427 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12427 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12427 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12431 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12431 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12431 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12463 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12463 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12463 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12467 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12467 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12467 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12471 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12471 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12471 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12475 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12475 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12475 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12479 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12479 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12479 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12483 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12483 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12483 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12487 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12487 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12487 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12267 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12267 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12267 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12271 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12271 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12271 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12275 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12275 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12275 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12279 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12279 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12279 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12283 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12283 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12283 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12287 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12287 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12287 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12291 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12291 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12291 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12323 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12323 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12323 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12327 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12327 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12327 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12331 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12331 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12331 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12335 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12335 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12335 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12339 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12339 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12339 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12343 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12343 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12343 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12347 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12347 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12347 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12379 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12379 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12379 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12383 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12383 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12383 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12387 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12387 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12387 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12391 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12391 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12391 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12395 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12395 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12395 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12399 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12399 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12399 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12403 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12403 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12403 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12435 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12435 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12435 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12439 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12439 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12439 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12443 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12443 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12443 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12447 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12447 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12447 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12451 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12451 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12451 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12455 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12455 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12455 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12459 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12459 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12459 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12491 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12491 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12491 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12495 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12495 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12495 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12499 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12499 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12499 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12503 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12503 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12503 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12507 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12507 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12507 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12511 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12511 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12511 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12515 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12515 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12515 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12239 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12239 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12239 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12243 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12243 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12243 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12247 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12247 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12247 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12251 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12251 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12251 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12255 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12255 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12255 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12259 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12259 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12259 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12263 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12263 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12263 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12295 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12295 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12295 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12299 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12299 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12299 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12303 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12303 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12303 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12307 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12307 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12307 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12311 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12311 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12311 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12315 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12315 [0] 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12315 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12319 [2:1] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12319 [0] 1'1 }, Y=\C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12319 1'1 }, Y={ \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb13.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb13.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [107:104] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11847 [2:1] \C.DP.BR.block_out [105] $auto$opt_expr.cc:205:group_cell_inputs$11847 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [107:106] \C.DP.BR.block_out [104] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11847 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [105]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11851 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11851 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11851 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11855 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11855 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11855 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11859 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11859 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11859 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11863 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11863 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11863 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11867 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11867 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11867 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11871 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11871 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11871 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11875 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11875 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11875 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11879 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11879 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11879 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11883 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11883 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11883 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11887 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11887 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11887 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11891 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11891 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11891 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11895 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11895 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11895 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11899 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11899 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11899 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12015 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12015 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12015 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12019 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12019 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12019 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12023 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12023 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12023 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12027 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12027 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12027 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12031 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12031 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12031 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12035 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12035 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12035 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12039 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12039 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12039 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12071 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12071 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12071 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12075 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12075 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12075 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12079 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12079 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12079 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12083 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12083 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12083 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12087 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12087 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12087 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12091 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12091 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12091 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12095 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12095 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12095 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12127 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12127 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12127 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12131 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12131 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12131 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12135 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12135 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12135 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12139 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12139 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12139 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12143 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12143 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12143 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12147 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12147 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12147 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12151 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12151 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12151 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11931 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11931 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11931 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11935 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11935 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11935 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11939 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11939 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11939 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11943 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11943 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11943 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11947 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11947 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11947 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11951 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11951 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11951 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11955 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11955 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11955 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11987 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11987 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11987 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11991 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11991 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11991 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11995 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11995 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11995 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11999 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11999 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11999 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12003 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12003 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12003 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12007 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12007 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12007 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12011 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12011 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12011 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12043 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$12043 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12043 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12047 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12047 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12047 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12051 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12051 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12051 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12055 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12055 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12055 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12059 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12059 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12059 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12063 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12063 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12063 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12067 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12067 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12067 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12099 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12099 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12099 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12103 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12103 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12103 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12107 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12107 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12107 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12111 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12111 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12111 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12115 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12115 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12115 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12119 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12119 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12119 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12123 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12123 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12123 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12155 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12155 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12155 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12159 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$12159 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12159 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12163 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$12163 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12163 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12167 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$12167 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12167 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12171 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$12171 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12171 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12175 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$12175 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12175 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12179 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$12179 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$12179 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11903 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11903 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11903 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11907 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11907 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11907 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11911 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11911 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11911 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11915 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11915 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11915 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11919 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11919 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11919 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11923 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11923 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11923 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11927 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11927 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11927 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11959 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11959 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11959 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11963 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11963 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11963 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11967 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11967 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11967 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11971 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11971 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11971 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11975 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11975 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11975 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11979 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11979 [0] 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11979 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11983 [2:1] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11983 [0] 1'1 }, Y=\C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11983 1'1 }, Y={ \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb20.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb20.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [75:72] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11511 [2:1] \C.DP.BR.block_out [73] $auto$opt_expr.cc:205:group_cell_inputs$11511 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [75:74] \C.DP.BR.block_out [72] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11511 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [73]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11515 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11515 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11515 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11519 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11519 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11519 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11523 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11523 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11523 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11527 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11527 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11527 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11531 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11531 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11531 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11535 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11535 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11535 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11539 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11539 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11539 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11543 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11543 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11543 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11547 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11547 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11547 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11551 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11551 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11551 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11555 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11555 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11555 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11559 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11559 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11559 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11563 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11563 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11563 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11679 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11679 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11679 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11683 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11683 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11683 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11687 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11687 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11687 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11691 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11691 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11691 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11695 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11695 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11695 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11699 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11699 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11699 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11703 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11703 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11703 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11735 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11735 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11735 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11739 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11739 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11739 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11743 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11743 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11743 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11747 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11747 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11747 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11751 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11751 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11751 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11755 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11755 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11755 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11759 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11759 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11759 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11791 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11791 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11791 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11795 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11795 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11795 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11799 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11799 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11799 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11803 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11803 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11803 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11807 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11807 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11807 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11811 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11811 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11811 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11815 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11815 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11815 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11595 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11595 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11595 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11599 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11599 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11599 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11603 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11603 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11603 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11607 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11607 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11607 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11611 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11611 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11611 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11615 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11615 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11615 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11619 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11619 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11619 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11651 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11651 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11651 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11655 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11655 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11655 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11659 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11659 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11659 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11663 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11663 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11663 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11667 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11667 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11667 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11671 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11671 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11671 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11675 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11675 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11675 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11707 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11707 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11707 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11711 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11711 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11711 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11715 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11715 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11715 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11719 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11719 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11719 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11723 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11723 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11723 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11727 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11727 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11727 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11731 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11731 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11731 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11763 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11763 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11763 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11767 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11767 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11767 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11771 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11771 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11771 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11775 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11775 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11775 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11779 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11779 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11779 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11783 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11783 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11783 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11787 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11787 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11787 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11819 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11819 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11819 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11823 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11823 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11823 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11827 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11827 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11827 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11831 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11831 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11831 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11835 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11835 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11835 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11839 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11839 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11839 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11843 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11843 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11843 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11567 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11567 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11567 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11571 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11571 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11571 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11575 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11575 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11575 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11579 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11579 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11579 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11583 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11583 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11583 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11587 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11587 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11587 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11591 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11591 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11591 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11623 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11623 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11623 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11627 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11627 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11627 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11631 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11631 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11631 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11635 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11635 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11635 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11639 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11639 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11639 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11643 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11643 [0] 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11643 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11647 [2:1] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11647 [0] 1'1 }, Y=\C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11647 1'1 }, Y={ \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb21.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb21.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [43:40] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11175 [2:1] \C.DP.BR.block_out [41] $auto$opt_expr.cc:205:group_cell_inputs$11175 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [43:42] \C.DP.BR.block_out [40] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11175 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [41]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11179 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11179 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11179 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11183 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11183 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11183 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11187 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11187 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11187 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11191 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11191 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11191 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11195 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11195 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11195 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11199 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11199 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11199 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11203 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11203 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11203 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11207 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11207 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11207 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11211 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11211 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11211 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11215 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11215 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11215 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11219 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11219 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11219 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11223 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11223 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11223 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11227 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11227 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11227 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11343 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11343 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11343 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11347 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11347 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11347 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11351 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11351 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11351 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11355 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11355 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11355 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11359 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11359 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11359 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11363 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11363 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11363 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11367 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11367 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11367 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11399 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11399 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11399 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11403 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11403 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11403 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11407 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11407 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11407 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11411 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11411 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11411 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11415 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11415 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11415 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11419 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11419 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11419 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11423 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11423 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11423 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11455 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11455 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11455 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11459 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11459 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11459 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11463 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11463 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11463 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11467 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11467 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11467 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11471 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11471 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11471 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11475 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11475 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11475 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11479 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11479 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11479 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11259 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11259 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11259 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11263 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11263 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11263 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11267 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11267 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11267 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11271 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11271 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11271 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11275 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11275 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11275 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11279 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11279 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11279 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11283 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11283 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11283 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11315 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11315 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11315 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11319 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11319 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11319 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11323 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11323 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11323 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11327 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11327 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11327 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11331 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11331 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11331 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11335 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11335 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11335 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11339 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11339 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11339 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11371 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11371 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11371 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11375 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11375 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11375 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11379 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11379 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11379 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11383 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11383 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11383 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11387 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11387 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11387 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11391 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11391 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11391 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11395 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11395 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11395 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11427 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11427 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11427 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11431 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11431 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11431 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11435 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11435 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11435 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11439 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11439 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11439 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11443 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11443 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11443 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11447 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11447 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11447 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11451 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11451 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11451 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11483 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11483 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11483 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11487 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11487 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11487 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11491 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11491 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11491 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11495 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11495 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11495 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11499 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11499 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11499 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11503 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11503 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11503 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11507 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11507 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11507 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11231 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11231 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11231 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11235 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11235 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11235 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11239 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11239 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11239 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11243 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11243 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11243 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11247 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11247 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11247 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11251 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11251 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11251 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11255 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11255 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11255 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11287 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11287 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11287 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11291 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11291 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11291 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11295 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11295 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11295 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11299 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11299 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11299 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11303 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11303 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11303 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11307 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11307 [0] 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11307 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11311 [2:1] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11311 [0] 1'1 }, Y=\C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11311 1'1 }, Y={ \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb22.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb22.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [11:8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10839 [2:1] \C.DP.BR.block_out [9] $auto$opt_expr.cc:205:group_cell_inputs$10839 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [11:10] \C.DP.BR.block_out [8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10839 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [9]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10843 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10843 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10843 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10847 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10847 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10847 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10851 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10851 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10851 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10855 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10855 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10855 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10859 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10859 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10859 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10863 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10863 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10863 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10867 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10867 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10867 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10871 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10871 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10871 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10875 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10875 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10875 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10879 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10879 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10879 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10883 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10883 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10883 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10887 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10887 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10887 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10891 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10891 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10891 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11007 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11007 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11007 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11011 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11011 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11011 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11015 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11015 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11015 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11019 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11019 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11019 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11023 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11023 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11023 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11027 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11027 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11027 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11031 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11031 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11031 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11063 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11063 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11063 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11067 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11067 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11067 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11071 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11071 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11071 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11075 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11075 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11075 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11079 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11079 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11079 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11083 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11083 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11083 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11087 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11087 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11087 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11119 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11119 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11119 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11123 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11123 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11123 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11127 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11127 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11127 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11131 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11131 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11131 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11135 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11135 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11135 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11139 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11139 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11139 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11143 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11143 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11143 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10923 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10923 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10923 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10927 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10927 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10927 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10931 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10931 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10931 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10935 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10935 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10935 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10939 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10939 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10939 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10943 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10943 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10943 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10947 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10947 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10947 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10979 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10979 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10979 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10983 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10983 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10983 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10987 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10987 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10987 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10991 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10991 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10991 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10995 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10995 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10995 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10999 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10999 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10999 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11003 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11003 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11003 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11035 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$11035 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11035 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11039 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11039 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11039 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11043 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11043 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11043 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11047 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11047 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11047 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11051 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11051 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11051 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11055 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11055 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11055 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11059 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11059 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11059 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11091 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11091 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11091 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11095 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11095 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11095 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11099 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11099 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11099 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11103 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11103 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11103 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11107 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11107 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11107 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11111 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11111 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11111 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11115 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11115 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11115 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11147 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11147 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11147 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11151 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$11151 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11151 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11155 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$11155 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11155 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11159 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$11159 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11159 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11163 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$11163 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11163 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11167 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$11167 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11167 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11171 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$11171 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$11171 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10895 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10895 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10895 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10899 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10899 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10899 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10903 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10903 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10903 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10907 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10907 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10907 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10911 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10911 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10911 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10915 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10915 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10915 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10919 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10919 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10919 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10951 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10951 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10951 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10955 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10955 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10955 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10959 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10959 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10959 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10963 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10963 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10963 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10967 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10967 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10967 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10971 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10971 [0] 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10971 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10975 [2:1] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10975 [0] 1'1 }, Y=\C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10975 1'1 }, Y={ \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb23.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb23.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [99:96] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10503 [2:1] \C.DP.BR.block_out [97] $auto$opt_expr.cc:205:group_cell_inputs$10503 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [99:98] \C.DP.BR.block_out [96] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10503 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [97]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10507 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10507 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10507 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10511 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10511 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10511 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10515 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10515 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10515 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10519 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10519 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10519 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10523 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10523 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10523 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10527 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10527 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10527 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10531 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10531 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10531 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10535 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10535 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10535 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10539 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10539 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10539 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10543 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10543 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10543 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10547 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10547 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10547 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10551 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10551 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10551 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10555 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10555 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10555 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10671 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10671 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10671 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10675 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10675 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10675 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10679 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10679 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10679 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10683 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10683 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10683 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10687 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10687 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10687 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10691 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10691 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10691 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10695 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10695 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10695 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10727 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10727 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10727 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10731 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10731 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10731 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10735 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10735 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10735 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10739 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10739 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10739 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10743 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10743 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10743 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10747 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10747 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10747 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10751 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10751 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10751 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10783 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10783 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10783 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10787 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10787 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10787 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10791 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10791 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10791 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10795 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10795 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10795 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10799 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10799 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10799 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10803 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10803 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10803 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10807 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10807 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10807 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10587 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10587 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10587 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10591 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10591 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10591 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10595 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10595 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10595 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10599 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10599 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10599 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10603 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10603 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10603 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10607 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10607 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10607 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10611 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10611 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10611 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10643 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10643 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10643 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10647 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10647 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10647 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10651 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10651 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10651 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10655 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10655 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10655 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10659 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10659 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10659 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10663 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10663 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10663 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10667 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10667 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10667 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10699 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10699 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10699 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10703 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10703 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10703 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10707 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10707 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10707 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10711 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10711 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10711 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10715 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10715 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10715 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10719 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10719 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10719 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10723 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10723 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10723 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10755 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10755 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10755 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10759 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10759 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10759 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10763 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10763 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10763 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10767 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10767 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10767 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10771 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10771 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10771 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10775 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10775 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10775 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10779 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10779 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10779 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10811 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10811 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10811 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10815 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10815 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10815 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10819 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10819 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10819 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10823 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10823 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10823 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10827 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10827 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10827 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10831 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10831 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10831 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10835 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10835 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10835 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10559 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10559 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10559 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10563 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10563 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10563 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10567 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10567 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10567 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10571 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10571 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10571 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10575 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10575 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10575 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10579 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10579 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10579 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10583 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10583 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10583 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10615 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10615 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10615 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10619 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10619 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10619 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10623 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10623 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10623 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10627 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10627 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10627 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10631 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10631 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10631 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10635 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10635 [0] 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10635 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10639 [2:1] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10639 [0] 1'1 }, Y=\C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10639 1'1 }, Y={ \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb30.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb30.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [67:64] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10167 [2:1] \C.DP.BR.block_out [65] $auto$opt_expr.cc:205:group_cell_inputs$10167 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [67:66] \C.DP.BR.block_out [64] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10167 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [65]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10171 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10171 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10171 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10175 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10175 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10175 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10179 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10179 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10179 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10183 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10183 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10183 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10187 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10187 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10187 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10191 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10191 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10191 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10195 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10195 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10195 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10199 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10199 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10199 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10203 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10203 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10203 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10207 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10207 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10207 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10211 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10211 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10211 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10215 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10215 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10215 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10219 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10219 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10219 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10335 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10335 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10335 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10339 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10339 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10339 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10343 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10343 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10343 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10347 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10347 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10347 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10351 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10351 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10351 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10355 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10355 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10355 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10359 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10359 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10359 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10391 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10391 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10391 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10395 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10395 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10395 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10399 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10399 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10399 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10403 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10403 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10403 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10407 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10407 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10407 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10411 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10411 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10411 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10415 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10415 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10415 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10447 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10447 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10447 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10451 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10451 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10451 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10455 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10455 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10455 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10459 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10459 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10459 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10463 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10463 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10463 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10467 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10467 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10467 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10471 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10471 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10471 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10251 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10251 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10251 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10255 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10255 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10255 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10259 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10259 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10259 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10263 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10263 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10263 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10267 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10267 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10267 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10271 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10271 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10271 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10275 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10275 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10275 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10307 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10307 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10307 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10311 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10311 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10311 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10315 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10315 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10315 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10319 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10319 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10319 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10323 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10323 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10323 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10327 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10327 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10327 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10331 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10331 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10331 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10363 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10363 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10363 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10367 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10367 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10367 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10371 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10371 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10371 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10375 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10375 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10375 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10379 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10379 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10379 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10383 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10383 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10383 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10387 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10387 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10387 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10419 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10419 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10419 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10423 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10423 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10423 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10427 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10427 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10427 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10431 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10431 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10431 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10435 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10435 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10435 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10439 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10439 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10439 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10443 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10443 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10443 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10475 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10475 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10475 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10479 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10479 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10479 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10483 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10483 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10483 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10487 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10487 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10487 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10491 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10491 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10491 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10495 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10495 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10495 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10499 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10499 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10499 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10223 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10223 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10223 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10227 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10227 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10227 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10231 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10231 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10231 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10235 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10235 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10235 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10239 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10239 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10239 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10243 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10243 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10243 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10247 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10247 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10247 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10279 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10279 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10279 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10283 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10283 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10283 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10287 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10287 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10287 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10291 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10291 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10291 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10295 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10295 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10295 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10299 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10299 [0] 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10299 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10303 [2:1] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10303 [0] 1'1 }, Y=\C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10303 1'1 }, Y={ \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb31.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb31.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [35:32] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9831 [2:1] \C.DP.BR.block_out [33] $auto$opt_expr.cc:205:group_cell_inputs$9831 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [35:34] \C.DP.BR.block_out [32] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9831 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [33]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9835 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9835 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9835 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9839 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9839 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9839 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9843 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9843 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9843 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9847 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9847 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9847 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9851 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9851 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9851 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9855 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9855 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9855 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9859 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9859 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9859 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9863 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9863 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9863 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9867 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9867 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9867 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9871 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9871 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9871 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9875 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9875 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9875 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9879 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9879 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9879 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9883 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9883 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9883 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9999 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9999 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9999 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10003 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10003 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10003 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10007 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10007 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10007 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10011 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10011 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10011 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10015 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10015 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10015 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10019 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10019 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10019 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10023 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10023 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10023 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10055 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10055 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10055 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10059 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10059 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10059 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10063 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10063 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10063 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10067 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10067 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10067 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10071 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10071 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10071 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10075 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10075 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10075 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10079 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10079 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10079 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10111 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10111 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10111 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10115 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10115 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10115 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10119 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10119 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10119 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10123 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10123 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10123 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10127 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10127 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10127 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10131 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10131 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10131 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10135 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10135 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10135 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9915 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9915 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9915 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9919 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9919 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9919 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9923 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9923 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9923 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9927 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9927 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9927 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9931 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9931 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9931 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9935 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9935 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9935 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9939 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9939 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9939 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9971 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9971 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9971 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9975 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9975 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9975 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9979 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9979 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9979 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9983 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9983 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9983 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9987 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9987 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9987 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9991 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9991 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9991 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9995 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9995 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9995 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10027 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$10027 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10027 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10031 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10031 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10031 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10035 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10035 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10035 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10039 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10039 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10039 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10043 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10043 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10043 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10047 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10047 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10047 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10051 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10051 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10051 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10083 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10083 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10083 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10087 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10087 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10087 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10091 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10091 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10091 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10095 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10095 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10095 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10099 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10099 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10099 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10103 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10103 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10103 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10107 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10107 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10107 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10139 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10139 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10139 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10143 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$10143 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10143 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10147 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$10147 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10147 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10151 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$10151 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10151 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10155 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$10155 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10155 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10159 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$10159 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10159 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10163 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$10163 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$10163 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9887 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9887 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9887 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9891 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9891 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9891 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9895 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9895 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9895 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9899 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9899 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9899 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9903 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9903 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9903 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9907 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9907 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9907 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9911 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9911 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9911 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9943 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9943 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9943 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9947 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9947 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9947 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9951 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9951 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9951 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9955 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9955 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9955 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9959 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9959 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9959 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9963 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9963 [0] 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9963 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9967 [2:1] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9967 [0] 1'1 }, Y=\C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9967 1'1 }, Y={ \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb32.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb32.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.BR.block_out [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9495 [2:1] \C.DP.BR.block_out [1] $auto$opt_expr.cc:205:group_cell_inputs$9495 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \C.DP.BR.block_out [3:2] \C.DP.BR.block_out [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9495 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [2] = \C.DP.BR.block_out [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9499 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9499 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9499 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9503 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9503 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9503 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9507 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9507 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9507 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9511 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9511 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9511 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9515 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9515 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9515 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9519 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9519 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9519 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte0.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9523 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9523 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9523 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9527 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9527 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9527 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9531 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9531 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9531 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9535 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9535 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9535 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9539 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9539 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9539 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9543 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9543 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9543 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9547 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9547 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9547 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte1.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9663 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9663 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9663 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9667 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9667 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9667 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9671 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9671 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9671 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9675 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9675 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9675 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9679 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9679 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9679 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9683 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9683 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9683 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9687 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9687 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9687 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte10.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9719 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9719 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9719 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9723 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9723 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9723 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9727 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9727 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9727 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9731 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9731 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9731 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9735 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9735 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9735 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9739 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9739 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9739 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9743 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9743 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9743 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte11.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9775 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9775 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9775 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9779 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9779 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9779 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9783 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9783 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9783 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9787 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9787 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9787 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9791 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9791 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9791 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9795 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9795 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9795 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9799 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9799 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9799 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte12.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9579 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9579 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9579 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9583 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9583 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9583 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9587 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9587 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9587 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9591 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9591 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9591 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9595 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9595 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9595 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9599 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9599 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9599 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9603 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9603 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9603 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte2.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9635 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9635 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9635 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9639 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9639 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9639 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9643 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9643 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9643 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9647 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9647 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9647 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9651 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9651 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9651 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9655 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9655 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9655 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9659 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9659 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9659 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte3.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9691 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9691 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9691 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9695 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9695 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9695 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9699 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9699 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9699 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9703 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9703 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9703 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9707 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9707 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9707 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9711 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9711 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9711 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9715 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9715 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9715 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte4.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9747 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9747 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9747 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9751 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9751 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9751 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9755 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9755 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9755 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9759 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9759 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9759 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9763 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9763 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9763 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9767 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9767 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9767 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9771 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9771 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9771 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte5.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9803 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9803 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9803 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9807 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9807 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9807 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9811 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9811 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9811 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9815 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9815 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9815 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9819 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9819 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9819 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9823 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9823 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9823 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9827 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9827 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9827 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte6.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9551 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9551 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9551 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9555 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9555 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9555 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9559 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9559 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9559 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9563 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9563 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9563 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9567 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9567 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9567 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9571 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9571 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9571 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9575 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9575 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9575 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte8.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9607 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$9607 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.byte_1 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9607 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9611 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$9611 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9611 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9615 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$9615 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9615 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9619 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$9619 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9619 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [7] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9623 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$9623 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9623 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [6] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9627 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$9627 [0] 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9627 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [5] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9631 [2:1] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$9631 [0] 1'1 }, Y=\C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [3:2] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$9631 1'1 }, Y={ \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [4:3] \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \C.DP.SB.sb33.gen_tildeb.mult_byte9.times128 [2] = \C.DP.SB.sb33.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\C.\FSM.$procmux$3250:
      Old ports: A={ 7'100xxxx $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7_Y }, B=10'001xxxx000, Y=$auto$wreduce.cc:461:run$3765 [9:0]
      New ports: A={ 2'10 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7_Y }, B=5'01000, Y={ $auto$wreduce.cc:461:run$3765 [9] $auto$wreduce.cc:461:run$3765 [7] $auto$wreduce.cc:461:run$3765 [2:0] }
      New connections: { $auto$wreduce.cc:461:run$3765 [8] $auto$wreduce.cc:461:run$3765 [6:3] } = 5'0xxxx
    Consolidated identical input bits for $mux cell $flatten\C.\FSM.$procmux$3257:
      Old ports: A=10'100xxxx000, B=10'0011010000, Y=$auto$wreduce.cc:461:run$3764 [9:0]
      New ports: A=4'10xx, B=4'0110, Y={ $auto$wreduce.cc:461:run$3764 [9] $auto$wreduce.cc:461:run$3764 [7] $auto$wreduce.cc:461:run$3764 [4:3] }
      New connections: { $auto$wreduce.cc:461:run$3764 [8] $auto$wreduce.cc:461:run$3764 [6:5] $auto$wreduce.cc:461:run$3764 [2:0] } = { 1'0 $auto$wreduce.cc:461:run$3764 [4:3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\C.\FSM.$procmux$3265:
      Old ports: A={ 5'0xxxx $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7_Y }, B=8'1xxxx000, Y=$auto$wreduce.cc:461:run$3763 [7:0]
      New ports: A={ 1'0 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1308$7_Y }, B=4'1000, Y={ $auto$wreduce.cc:461:run$3763 [7] $auto$wreduce.cc:461:run$3763 [2:0] }
      New connections: $auto$wreduce.cc:461:run$3763 [6:3] = 4'x
    Consolidated identical input bits for $mux cell $flatten\C.\FSM.$procmux$3276:
      Old ports: A=9'100001000, B=9'010000001, Y=$auto$wreduce.cc:461:run$3762 [8:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$3762 [3] $auto$wreduce.cc:461:run$3762 [0] }
      New connections: { $auto$wreduce.cc:461:run$3762 [8:4] $auto$wreduce.cc:461:run$3762 [2:1] } = { $auto$wreduce.cc:461:run$3762 [3] $auto$wreduce.cc:461:run$3762 [0] 5'00000 }
    Consolidated identical input bits for $pmux cell $flatten\C.\FSM.$procmux$3287:
      Old ports: A={ 5'xx010 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6_Y 3'000 }, B={ 3'xx0 $auto$wreduce.cc:461:run$3762 [8:0] $flatten\C.\FSM.$or$/openlane/designs/toplevel/src/toplevel.v:1295$5_Y 11'10000000000 }, Y=$flatten\C.\FSM.$2\next_state[11:0]
      New ports: A={ 4'xx10 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6_Y 3'000 }, B={ 2'x $auto$wreduce.cc:461:run$3762 [8:0] $flatten\C.\FSM.$or$/openlane/designs/toplevel/src/toplevel.v:1295$5_Y 10'1000000000 }, Y={ $flatten\C.\FSM.$2\next_state[11:0] [11:10] $flatten\C.\FSM.$2\next_state[11:0] [8:0] }
      New connections: $flatten\C.\FSM.$2\next_state[11:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80:
      Old ports: A={ 2'00 $auto$wreduce.cc:461:run$3766 [29:0] }, B=452984832, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y
      New ports: A=$auto$wreduce.cc:461:run$3766 [29:0], B=30'011011000000000000000000000000, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [29:0]
      New connections: $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [31:30] = 2'00
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:518$79:
      Old ports: A=30'000000000000000000000000000000, B=30'110110000000000000000000000000, Y=$auto$wreduce.cc:461:run$3766 [29:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$3766 [25]
      New connections: { $auto$wreduce.cc:461:run$3766 [29:26] $auto$wreduce.cc:461:run$3766 [24:0] } = { $auto$wreduce.cc:461:run$3766 [25] $auto$wreduce.cc:461:run$3766 [25] 1'0 $auto$wreduce.cc:461:run$3766 [25] 25'0000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SR.w3 [27:24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15879 [2:1] \dut.DP.SR.w3 [25] $auto$opt_expr.cc:205:group_cell_inputs$15879 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \dut.DP.SR.w3 [27:26] \dut.DP.SR.w3 [24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15879 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [2] = \dut.DP.SR.w3 [25]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15883 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15883 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15883 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15887 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15887 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15887 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15891 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15891 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15891 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15895 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15895 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15895 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15899 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15899 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15899 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15903 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15903 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15903 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15907 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15907 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15907 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15911 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15911 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15911 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15915 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15915 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15915 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15919 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15919 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15919 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15923 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15923 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15923 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15927 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15927 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15927 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15931 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15931 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15931 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16047 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$16047 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16047 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16051 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16051 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16051 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16055 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16055 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16055 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16059 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16059 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16059 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16063 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16063 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16063 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16067 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16067 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16067 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16071 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16071 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16071 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16103 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$16103 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16103 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16107 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16107 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16107 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16111 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16111 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16111 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16115 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16115 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16115 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16119 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16119 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16119 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16123 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16123 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16123 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16127 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16127 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16127 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16159 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$16159 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16159 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16163 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16163 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16163 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16167 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16167 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16167 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16171 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16171 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16171 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16175 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16175 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16175 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16179 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16179 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16179 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16183 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16183 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16183 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15963 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15963 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15963 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15967 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15967 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15967 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15971 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15971 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15971 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15975 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15975 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15975 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15979 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15979 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15979 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15983 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15983 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15983 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15987 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15987 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15987 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16019 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$16019 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16019 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16023 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16023 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16023 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16027 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16027 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16027 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16031 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16031 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16031 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16035 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16035 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16035 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16039 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16039 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16039 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16043 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16043 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16043 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16075 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$16075 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16075 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16079 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16079 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16079 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16083 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16083 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16083 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16087 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16087 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16087 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16091 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16091 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16091 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16095 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16095 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16095 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16099 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16099 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16099 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16131 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16131 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16131 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16135 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16135 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16135 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16139 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16139 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16139 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16143 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16143 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16143 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16147 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16147 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16147 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16151 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16151 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16151 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16155 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16155 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16155 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16187 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16187 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16187 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16191 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$16191 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16191 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16195 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$16195 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16195 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16199 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16199 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16199 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16203 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16203 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16203 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16207 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16207 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16207 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16211 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16211 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16211 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15935 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15935 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15935 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15939 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15939 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15939 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15943 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15943 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15943 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15947 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15947 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15947 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15951 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15951 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15951 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15955 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15955 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15955 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15959 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15959 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15959 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15991 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15991 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.byte_1 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15991 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15995 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15995 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15995 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15999 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15999 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15999 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16003 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$16003 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16003 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16007 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$16007 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16007 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16011 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$16011 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16011 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16015 [2:1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$16015 [0] 1'1 }, Y=\dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [3:2] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16015 1'1 }, Y={ \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [4:3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times128 [2] = \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SR.w3 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15543 [2:1] \dut.DP.SR.w3 [1] $auto$opt_expr.cc:205:group_cell_inputs$15543 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \dut.DP.SR.w3 [3:2] \dut.DP.SR.w3 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15543 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [2] = \dut.DP.SR.w3 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15547 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15547 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15547 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15551 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15551 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15551 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15555 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15555 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15555 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15559 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15559 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15559 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15563 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15563 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15563 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15567 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15567 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15567 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15571 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15571 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15571 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15575 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15575 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15575 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15579 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15579 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15579 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15583 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15583 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15583 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15587 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15587 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15587 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15591 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15591 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15591 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15595 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15595 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15595 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15711 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15711 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15711 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15715 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15715 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15715 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15719 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15719 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15719 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15723 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15723 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15723 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15727 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15727 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15727 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15731 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15731 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15731 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15735 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15735 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15735 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15767 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15767 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15767 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15771 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15771 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15771 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15775 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15775 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15775 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15779 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15779 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15779 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15783 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15783 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15783 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15787 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15787 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15787 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15791 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15791 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15791 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15823 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15823 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15823 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15827 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15827 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15827 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15831 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15831 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15831 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15835 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15835 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15835 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15839 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15839 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15839 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15843 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15843 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15843 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15847 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15847 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15847 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15627 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15627 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15627 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15631 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15631 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15631 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15635 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15635 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15635 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15639 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15639 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15639 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15643 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15643 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15643 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15647 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15647 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15647 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15651 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15651 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15651 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15683 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15683 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15683 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15687 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15687 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15687 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15691 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15691 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15691 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15695 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15695 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15695 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15699 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15699 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15699 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15703 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15703 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15703 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15707 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15707 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15707 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15739 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15739 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15739 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15743 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15743 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15743 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15747 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15747 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15747 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15751 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15751 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15751 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15755 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15755 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15755 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15759 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15759 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15759 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15763 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15763 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15763 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15795 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15795 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15795 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15799 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15799 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15799 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15803 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15803 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15803 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15807 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15807 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15807 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15811 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15811 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15811 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15815 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15815 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15815 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15819 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15819 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15819 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15851 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15851 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15851 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15855 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15855 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15855 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15859 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15859 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15859 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15863 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15863 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15863 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15867 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15867 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15867 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15871 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15871 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15871 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15875 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15875 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15875 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15599 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15599 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15599 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15603 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15603 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15603 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15607 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15607 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15607 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15611 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15611 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15611 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15615 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15615 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15615 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15619 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15619 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15619 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15623 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15623 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15623 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15655 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15655 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.byte_1 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15655 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15659 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15659 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15659 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15663 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15663 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15663 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15667 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15667 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15667 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15671 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15671 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15671 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15675 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15675 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15675 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15679 [2:1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15679 [0] 1'1 }, Y=\dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [3:2] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15679 1'1 }, Y={ \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [4:3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times128 [2] = \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SR.w3 [11:8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15207 [2:1] \dut.DP.SR.w3 [9] $auto$opt_expr.cc:205:group_cell_inputs$15207 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \dut.DP.SR.w3 [11:10] \dut.DP.SR.w3 [8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15207 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [2] = \dut.DP.SR.w3 [9]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15211 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15211 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15211 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15215 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15215 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15215 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15219 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15219 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15219 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15223 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15223 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15223 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15227 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15227 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15227 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15231 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15231 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15231 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15235 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15235 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15235 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15239 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15239 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15239 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15243 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15243 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15243 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15247 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15247 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15247 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15251 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15251 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15251 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15255 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15255 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15255 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15259 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15259 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15259 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15375 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15375 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15375 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15379 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15379 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15379 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15383 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15383 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15383 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15387 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15387 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15387 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15391 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15391 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15391 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15395 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15395 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15395 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15399 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15399 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15399 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15431 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15431 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15431 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15435 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15435 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15435 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15439 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15439 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15439 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15443 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15443 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15443 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15447 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15447 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15447 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15451 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15451 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15451 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15455 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15455 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15455 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15487 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15487 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15487 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15491 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15491 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15491 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15495 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15495 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15495 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15499 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15499 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15499 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15503 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15503 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15503 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15507 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15507 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15507 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15511 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15511 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15511 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15291 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15291 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15291 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15295 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15295 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15295 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15299 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15299 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15299 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15303 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15303 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15303 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15307 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15307 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15307 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15311 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15311 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15311 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15315 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15315 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15315 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15347 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15347 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15347 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15351 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15351 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15351 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15355 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15355 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15355 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15359 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15359 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15359 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15363 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15363 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15363 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15367 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15367 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15367 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15371 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15371 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15371 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15403 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15403 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15403 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15407 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15407 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15407 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15411 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15411 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15411 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15415 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15415 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15415 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15419 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15419 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15419 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15423 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15423 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15423 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15427 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15427 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15427 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15459 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15459 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15459 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15463 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15463 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15463 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15467 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15467 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15467 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15471 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15471 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15471 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15475 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15475 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15475 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15479 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15479 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15479 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15483 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15483 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15483 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15515 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15515 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15515 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15519 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15519 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15519 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15523 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15523 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15523 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15527 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15527 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15527 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15531 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15531 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15531 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15535 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15535 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15535 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15539 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15539 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15539 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15263 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15263 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15263 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15267 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15267 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15267 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15271 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15271 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15271 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15275 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15275 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15275 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15279 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15279 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15279 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15283 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15283 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15283 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15287 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15287 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15287 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15319 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15319 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.byte_1 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15319 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15323 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15323 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15323 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15327 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15327 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15327 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15331 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15331 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15331 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15335 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15335 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15335 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15339 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15339 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15339 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15343 [2:1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15343 [0] 1'1 }, Y=\dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [3:2] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15343 1'1 }, Y={ \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [4:3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times128 [2] = \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SR.w3 [19:16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14871 [2:1] \dut.DP.SR.w3 [17] $auto$opt_expr.cc:205:group_cell_inputs$14871 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3:0] }
      New ports: A={ \dut.DP.SR.w3 [19:18] \dut.DP.SR.w3 [16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14871 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [2] = \dut.DP.SR.w3 [17]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14875 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14875 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14875 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14879 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14879 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14879 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14883 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14883 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14883 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14887 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14887 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14887 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14891 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14891 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14891 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14895 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14895 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14895 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14899 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14899 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14899 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14903 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14903 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14903 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14907 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14907 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14907 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14911 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14911 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14911 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14915 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14915 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14915 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14919 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14919 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14919 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14923 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14923 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14923 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15039 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15039 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15039 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15043 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15043 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15043 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15047 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15047 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15047 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15051 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15051 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15051 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15055 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15055 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15055 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15059 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15059 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15059 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte10.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15063 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15063 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15063 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15095 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15095 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15095 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15099 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15099 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15099 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15103 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15103 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15103 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15107 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15107 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15107 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15111 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15111 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15111 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15115 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15115 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15115 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte11.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15119 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15119 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15119 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15151 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15151 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15151 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15155 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15155 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15155 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15159 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15159 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15159 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15163 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15163 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15163 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15167 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15167 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15167 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15171 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15171 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15171 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte12.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15175 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15175 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15175 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte12.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14955 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14955 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14955 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14959 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14959 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14959 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14963 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14963 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14963 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14967 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14967 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14967 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14971 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14971 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14971 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14975 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14975 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14975 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14979 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14979 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14979 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15011 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15011 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15011 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15015 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15015 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15015 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15019 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15019 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15019 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15023 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15023 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15023 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15027 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15027 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15027 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15031 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15031 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15031 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15035 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15035 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15035 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15067 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$15067 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15067 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15071 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15071 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15071 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15075 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15075 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15075 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15079 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15079 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15079 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15083 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15083 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15083 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15087 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15087 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15087 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15091 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15091 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15091 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15123 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15123 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15123 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15127 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15127 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15127 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15131 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15131 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15131 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15135 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15135 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15135 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15139 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15139 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15143 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15143 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15143 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15147 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15147 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15147 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15179 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15179 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15179 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15183 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$15183 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15183 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15187 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$15187 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15187 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15191 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$15191 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15191 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15195 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$15195 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15195 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15199 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15199 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15199 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15203 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15203 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15203 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14927 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14927 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14927 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14931 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14931 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14931 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14935 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14935 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14935 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14939 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14939 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14939 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14943 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14943 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14943 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14947 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$14947 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14947 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte8.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14951 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$14951 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14951 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte8.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.byte_1 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14983 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.byte_1 [1] $auto$opt_expr.cc:205:group_cell_inputs$14983 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.byte_1 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.byte_1 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14983 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.byte_1 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14987 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [1] $auto$opt_expr.cc:205:group_cell_inputs$14987 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14987 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte6.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times2 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14991 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [1] $auto$opt_expr.cc:205:group_cell_inputs$14991 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14991 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.mult_byte7.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times4 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14995 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [1] $auto$opt_expr.cc:205:group_cell_inputs$14995 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14995 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times8 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14999 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [1] $auto$opt_expr.cc:205:group_cell_inputs$14999 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14999 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [6] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times16 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15003 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [1] $auto$opt_expr.cc:205:group_cell_inputs$15003 [0] 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [3:0] }
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15003 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [5] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times32 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte9.\mult_byte7.$ternary$/openlane/designs/toplevel/src/toplevel.v:1025$2885:
      Old ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15007 [2:1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [1] $auto$opt_expr.cc:205:group_cell_inputs$15007 [0] 1'1 }, Y=\dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [4:0]
      New ports: A={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [3:2] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15007 1'1 }, Y={ \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [4:3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [1:0] }
      New connections: \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times128 [2] = \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte9.times64 [1]
    Consolidated identical input bits for $mux cell $flatten\dut.\FSM.$procmux$3061:
      Old ports: A={ 3'010 $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32_Y }, B=5'11111, Y=$auto$wreduce.cc:461:run$3767 [4:0]
      New ports: A={ 1'0 $flatten\dut.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:181$32_Y }, B=3'111, Y=$auto$wreduce.cc:461:run$3767 [2:0]
      New connections: $auto$wreduce.cc:461:run$3767 [4:3] = { $auto$wreduce.cc:461:run$3767 [2] 1'1 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $pmux cell $flatten\C.\FSM.$procmux$3287:
      Old ports: A={ 4'xx10 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6_Y 3'000 }, B={ 2'x $auto$wreduce.cc:461:run$3762 [8:0] $flatten\C.\FSM.$or$/openlane/designs/toplevel/src/toplevel.v:1295$5_Y 10'1000000000 }, Y={ $flatten\C.\FSM.$2\next_state[11:0] [11:10] $flatten\C.\FSM.$2\next_state[11:0] [8:0] }
      New ports: A={ 3'xx1 $flatten\C.\FSM.$add$/openlane/designs/toplevel/src/toplevel.v:1298$6_Y 1'0 }, B={ 2'x $auto$wreduce.cc:461:run$3762 [3] 3'000 $auto$wreduce.cc:461:run$3762 [3] $auto$wreduce.cc:461:run$3762 [0] $flatten\C.\FSM.$or$/openlane/designs/toplevel/src/toplevel.v:1295$5_Y 7'1000000 }, Y={ $flatten\C.\FSM.$2\next_state[11:0] [11:10] $flatten\C.\FSM.$2\next_state[11:0] [8] $flatten\C.\FSM.$2\next_state[11:0] [6:3] $flatten\C.\FSM.$2\next_state[11:0] [0] }
      New connections: { $flatten\C.\FSM.$2\next_state[11:0] [7] $flatten\C.\FSM.$2\next_state[11:0] [2:1] } = { $flatten\C.\FSM.$2\next_state[11:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y, B=32'10000000000000000000000000000000, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y
      New ports: A={ 1'0 $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [29:0] }, B=31'1000000000000000000000000000000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [31] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [29:0] }
      New connections: $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [30] = 1'0
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80:
      Old ports: A=$auto$wreduce.cc:461:run$3766 [29:0], B=30'011011000000000000000000000000, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [29:0]
      New ports: A={ $auto$wreduce.cc:461:run$3766 [25] $auto$wreduce.cc:461:run$3766 [25] 1'0 }, B=3'011, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [26:24]
      New connections: { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [29:27] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [23:0] } = { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [26:24] 24'000000000000000000000000 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81:
      Old ports: A={ 1'0 $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [29:0] }, B=31'1000000000000000000000000000000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [31] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [29:0] }
      New ports: A={ 1'0 $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:517$80_Y [26:24] }, B=4'1000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [31] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [26:24] }
      New connections: { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [29:27] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [23:0] } = { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [26:24] 24'000000000000000000000000 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y, B=1073741824, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y
      New ports: A={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [31] 1'0 $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:516$81_Y [26:24] }, B=5'01000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [31:30] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [26:24] }
      New connections: { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [29:27] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [23:0] } = { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [26:24] 24'000000000000000000000000 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y, B=536870912, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y
      New ports: A={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [31:30] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [26] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:515$82_Y [26:24] }, B=6'001000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [31:29] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [26:24] }
      New connections: { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [28:27] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [23:0] } = { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [25:24] 24'000000000000000000000000 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y, B=268435456, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y
      New ports: A={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [31:29] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [25] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:514$83_Y [26:24] }, B=7'0001000, Y={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [31:28] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [26:24] }
      New connections: { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [27] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [23:0] } = { $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [24] 24'000000000000000000000000 }
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y, B=134217728, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85_Y
      New ports: A={ $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [31:28] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [24] $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:513$84_Y [26:24] }, B=8'00001000, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85_Y [31:24]
      New connections: $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85_Y [23:0] = 24'000000000000000000000000
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85_Y, B=67108864, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86_Y
      New ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:512$85_Y [31:24], B=8'00000100, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86_Y [31:24]
      New connections: $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86_Y [23:0] = 24'000000000000000000000000
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86_Y, B=33554432, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87_Y
      New ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:511$86_Y [31:24], B=8'00000010, Y=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87_Y [31:24]
      New connections: $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87_Y [23:0] = 24'000000000000000000000000
  Optimizing cells in module \toplevel.
    Consolidated identical input bits for $mux cell $flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:509$88:
      Old ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87_Y, B=16777216, Y=\dut.DP.Rcon_out
      New ports: A=$flatten\dut.\DP.\RC.$ternary$/openlane/designs/toplevel/src/toplevel.v:510$87_Y [31:24], B=8'00000001, Y=\dut.DP.Rcon_out [31:24]
      New connections: \dut.DP.Rcon_out [23:0] = 24'000000000000000000000000
  Optimizing cells in module \toplevel.
Performed a total of 3043 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~6 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times2 [3] \C.DP.ISB.sb00.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb00.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times2 [3] \C.DP.ISB.sb00.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb00.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times2 [3] \C.DP.ISB.sb00.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb00.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times2 [3] \C.DP.ISB.sb00.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb00.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times2 [3] \C.DP.ISB.sb00.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb00.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb00.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb00.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times2 [3] \C.DP.ISB.sb00.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb00.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb00.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb00.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb00.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb00.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times2 [3] \C.DP.ISB.sb00.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb00.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb00.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb00.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb00.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb00.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times2 [3] \C.DP.ISB.sb01.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb01.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times2 [3] \C.DP.ISB.sb01.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb01.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times2 [3] \C.DP.ISB.sb01.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb01.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times2 [3] \C.DP.ISB.sb01.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb01.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times2 [3] \C.DP.ISB.sb01.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb01.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb01.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb01.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times2 [3] \C.DP.ISB.sb01.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb01.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb01.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb01.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb01.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb01.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times2 [3] \C.DP.ISB.sb01.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb01.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb01.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb01.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb01.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb01.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times2 [3] \C.DP.ISB.sb02.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb02.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times2 [3] \C.DP.ISB.sb02.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb02.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times2 [3] \C.DP.ISB.sb02.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb02.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times2 [3] \C.DP.ISB.sb02.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb02.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times2 [3] \C.DP.ISB.sb02.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb02.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb02.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb02.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times2 [3] \C.DP.ISB.sb02.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb02.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb02.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb02.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb02.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb02.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times2 [3] \C.DP.ISB.sb02.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb02.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb02.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb02.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb02.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb02.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times2 [3] \C.DP.ISB.sb03.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb03.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times2 [3] \C.DP.ISB.sb03.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb03.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times2 [3] \C.DP.ISB.sb03.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb03.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times2 [3] \C.DP.ISB.sb03.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb03.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times2 [3] \C.DP.ISB.sb03.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb03.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb03.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb03.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times2 [3] \C.DP.ISB.sb03.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb03.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb03.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb03.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb03.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb03.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times2 [3] \C.DP.ISB.sb03.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb03.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb03.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb03.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb03.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb03.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times2 [3] \C.DP.ISB.sb10.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb10.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times2 [3] \C.DP.ISB.sb10.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb10.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times2 [3] \C.DP.ISB.sb10.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb10.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times2 [3] \C.DP.ISB.sb10.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb10.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times2 [3] \C.DP.ISB.sb10.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb10.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb10.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb10.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times2 [3] \C.DP.ISB.sb10.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb10.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb10.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb10.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb10.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb10.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times2 [3] \C.DP.ISB.sb10.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb10.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb10.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb10.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb10.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb10.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times2 [3] \C.DP.ISB.sb11.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb11.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times2 [3] \C.DP.ISB.sb11.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb11.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times2 [3] \C.DP.ISB.sb11.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb11.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times2 [3] \C.DP.ISB.sb11.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb11.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times2 [3] \C.DP.ISB.sb11.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb11.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb11.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb11.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times2 [3] \C.DP.ISB.sb11.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb11.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb11.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb11.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb11.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb11.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times2 [3] \C.DP.ISB.sb11.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb11.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb11.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb11.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb11.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb11.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times2 [3] \C.DP.ISB.sb12.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb12.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times2 [3] \C.DP.ISB.sb12.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb12.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times2 [3] \C.DP.ISB.sb12.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb12.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times2 [3] \C.DP.ISB.sb12.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb12.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times2 [3] \C.DP.ISB.sb12.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb12.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb12.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb12.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times2 [3] \C.DP.ISB.sb12.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb12.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb12.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb12.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb12.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb12.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times2 [3] \C.DP.ISB.sb12.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb12.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb12.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb12.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb12.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb12.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times2 [3] \C.DP.ISB.sb13.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb13.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times2 [3] \C.DP.ISB.sb13.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb13.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times2 [3] \C.DP.ISB.sb13.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb13.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times2 [3] \C.DP.ISB.sb13.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb13.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times2 [3] \C.DP.ISB.sb13.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb13.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb13.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb13.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times2 [3] \C.DP.ISB.sb13.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb13.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb13.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb13.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb13.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb13.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times2 [3] \C.DP.ISB.sb13.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb13.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb13.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb13.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb13.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb13.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times2 [3] \C.DP.ISB.sb20.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb20.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times2 [3] \C.DP.ISB.sb20.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb20.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times2 [3] \C.DP.ISB.sb20.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb20.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times2 [3] \C.DP.ISB.sb20.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb20.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times2 [3] \C.DP.ISB.sb20.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb20.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb20.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb20.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times2 [3] \C.DP.ISB.sb20.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb20.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb20.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb20.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb20.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb20.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times2 [3] \C.DP.ISB.sb20.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb20.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb20.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb20.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb20.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb20.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times2 [3] \C.DP.ISB.sb21.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb21.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times2 [3] \C.DP.ISB.sb21.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb21.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times2 [3] \C.DP.ISB.sb21.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb21.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times2 [3] \C.DP.ISB.sb21.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb21.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times2 [3] \C.DP.ISB.sb21.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb21.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb21.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb21.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times2 [3] \C.DP.ISB.sb21.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb21.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb21.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb21.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb21.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb21.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times2 [3] \C.DP.ISB.sb21.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb21.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb21.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb21.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb21.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb21.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times2 [3] \C.DP.ISB.sb22.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb22.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times2 [3] \C.DP.ISB.sb22.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb22.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times2 [3] \C.DP.ISB.sb22.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb22.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times2 [3] \C.DP.ISB.sb22.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb22.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times2 [3] \C.DP.ISB.sb22.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb22.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb22.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb22.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times2 [3] \C.DP.ISB.sb22.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb22.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb22.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb22.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb22.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb22.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times2 [3] \C.DP.ISB.sb22.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb22.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb22.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb22.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb22.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb22.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times2 [3] \C.DP.ISB.sb23.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb23.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times2 [3] \C.DP.ISB.sb23.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb23.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times2 [3] \C.DP.ISB.sb23.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb23.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times2 [3] \C.DP.ISB.sb23.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb23.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times2 [3] \C.DP.ISB.sb23.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb23.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb23.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb23.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times2 [3] \C.DP.ISB.sb23.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb23.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb23.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb23.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb23.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb23.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times2 [3] \C.DP.ISB.sb23.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb23.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb23.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb23.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb23.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb23.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times2 [3] \C.DP.ISB.sb30.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb30.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times2 [3] \C.DP.ISB.sb30.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb30.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times2 [3] \C.DP.ISB.sb30.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb30.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times2 [3] \C.DP.ISB.sb30.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb30.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times2 [3] \C.DP.ISB.sb30.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb30.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb30.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb30.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times2 [3] \C.DP.ISB.sb30.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb30.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb30.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb30.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb30.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb30.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times2 [3] \C.DP.ISB.sb30.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb30.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb30.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb30.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb30.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb30.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times2 [3] \C.DP.ISB.sb31.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb31.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times2 [3] \C.DP.ISB.sb31.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb31.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times2 [3] \C.DP.ISB.sb31.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb31.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times2 [3] \C.DP.ISB.sb31.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb31.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times2 [3] \C.DP.ISB.sb31.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb31.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb31.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb31.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times2 [3] \C.DP.ISB.sb31.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb31.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb31.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb31.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb31.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb31.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times2 [3] \C.DP.ISB.sb31.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb31.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb31.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb31.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb31.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb31.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times2 [3] \C.DP.ISB.sb32.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb32.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times2 [3] \C.DP.ISB.sb32.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb32.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times2 [3] \C.DP.ISB.sb32.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb32.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times2 [3] \C.DP.ISB.sb32.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb32.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times2 [3] \C.DP.ISB.sb32.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb32.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb32.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb32.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times2 [3] \C.DP.ISB.sb32.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb32.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb32.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb32.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb32.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb32.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times2 [3] \C.DP.ISB.sb32.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb32.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb32.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb32.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb32.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb32.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times2 [3] \C.DP.ISB.sb33.B.mult_byte0.byte_1 [1] \C.DP.ISB.sb33.B.mult_byte0.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte0.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte0.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte0.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times2 [3] \C.DP.ISB.sb33.B.mult_byte1.byte_1 [1] \C.DP.ISB.sb33.B.mult_byte1.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte1.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte1.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte1.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times2 [3] \C.DP.ISB.sb33.B.mult_byte2.byte_1 [1] \C.DP.ISB.sb33.B.mult_byte2.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte2.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte2.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte2.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times2 [3] \C.DP.ISB.sb33.B.mult_byte3.byte_1 [1] \C.DP.ISB.sb33.B.mult_byte3.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte3.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte3.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte3.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times2 [3] \C.DP.ISB.sb33.B.mult_byte4.byte_1 [1] \C.DP.ISB.sb33.B.mult_byte4.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte4.byte_1 [6:4] \C.DP.ISB.sb33.B.mult_byte4.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte4.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb33.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times2 [3] \C.DP.ISB.sb33.B.mult_byte10.byte_2 [1] \C.DP.ISB.sb33.B.mult_byte5.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte10.byte_2 [6:4] \C.DP.ISB.sb33.B.mult_byte5.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte5.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\ISB.\sb33.\B.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.ISB.sb33.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb33.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times2 [3] \C.DP.ISB.sb33.B.mult_byte11.byte_2 [1] \C.DP.ISB.sb33.B.mult_byte6.times2 [1:0] } -> { \C.DP.ISB.sb33.B.mult_byte11.byte_2 [6:4] \C.DP.ISB.sb33.B.mult_byte6.mult_byte5.byte_in [7] \C.DP.ISB.sb33.B.mult_byte6.times2 [3] 1'1 \C.DP.ISB.sb33.B.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [126:124] \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [121] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [126:124] \C.DP.SB.sb00.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb00.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb00.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb00.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb00.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [94:92] \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [89] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [94:92] \C.DP.SB.sb01.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb01.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb01.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb01.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb01.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [62:60] \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [57] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [62:60] \C.DP.SB.sb02.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb02.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb02.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb02.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb02.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [30:28] \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [25] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [30:28] \C.DP.SB.sb03.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb03.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb03.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb03.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb03.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [118:116] \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [113] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [118:116] \C.DP.SB.sb10.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb10.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb10.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb10.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb10.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [86:84] \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [81] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [86:84] \C.DP.SB.sb11.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb11.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb11.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb11.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb11.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [54:52] \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [49] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [54:52] \C.DP.SB.sb12.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb12.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb12.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb12.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb12.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [22:20] \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [17] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [22:20] \C.DP.SB.sb13.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb13.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb13.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb13.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb13.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [110:108] \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [105] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [110:108] \C.DP.SB.sb20.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb20.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb20.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb20.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb20.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [78:76] \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [73] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [78:76] \C.DP.SB.sb21.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb21.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb21.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb21.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb21.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [46:44] \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [41] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [46:44] \C.DP.SB.sb22.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb22.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb22.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb22.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb22.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [14:12] \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [9] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [14:12] \C.DP.SB.sb23.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb23.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb23.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb23.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb23.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [102:100] \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [97] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [102:100] \C.DP.SB.sb30.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb30.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb30.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb30.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb30.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [70:68] \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [65] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [70:68] \C.DP.SB.sb31.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb31.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb31.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb31.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb31.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [38:36] \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [33] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [38:36] \C.DP.SB.sb32.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb32.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb32.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb32.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb32.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.BR.block_out [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3] \C.DP.BR.block_out [1] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [1:0] } -> { \C.DP.BR.block_out [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte1.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte2.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte3.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte4.byte_1 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte10.byte_2 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\C.\DP.\SB.\sb33.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3] \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [1] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [1:0] } -> { \C.DP.SB.sb33.gen_tildeb.mult_byte11.byte_2 [6:4] \C.DP.SB.sb33.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [3] 1'1 \C.DP.SB.sb33.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SR.w3 [30:28] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SR.w3 [25] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [1:0] } -> { \dut.DP.SR.w3 [30:28] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte0.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [1] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [1:0] } -> { \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [3] 1'1 \dut.DP.SW.sub_byte0.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SR.w3 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SR.w3 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [1:0] } -> { \dut.DP.SR.w3 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte1.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [1] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [1:0] } -> { \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [3] 1'1 \dut.DP.SW.sub_byte1.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SR.w3 [14:12] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SR.w3 [9] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [1:0] } -> { \dut.DP.SR.w3 [14:12] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte2.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [1] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [1:0] } -> { \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [3] 1'1 \dut.DP.SW.sub_byte2.gen_tildeb.mult_byte6.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte0.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SR.w3 [22:20] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3] \dut.DP.SR.w3 [17] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [1:0] } -> { \dut.DP.SR.w3 [22:20] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte0.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte1.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte1.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte2.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte2.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte3.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte3.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte4.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.byte_1 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte4.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte5.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte10.byte_2 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte5.times2 [1:0] }
      Replacing known input bits on port B of cell $flatten\dut.\DP.\SW.\sub_byte3.\gen_tildeb.\mult_byte6.$ternary$/openlane/designs/toplevel/src/toplevel.v:1002$2873: { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [1] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [1:0] } -> { \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte11.byte_2 [6:4] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.mult_byte5.byte_in [7] \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [3] 1'1 \dut.DP.SW.sub_byte3.gen_tildeb.mult_byte6.times2 [1:0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6386 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6386 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

37.26. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$e2165ec90b78aaca74deda7ad41ccfe473993585\_90_pmux for cells of type $pmux.
Using template $paramod$e95b69d3115bf069a0763f3951e78119084acbbc\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~15609 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~7044 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~954 debug messages>
Removed a total of 318 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 20 unused cells and 1178 unused wires.
<suppressed ~21 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\toplevel' to `<abc-temp-dir>/input.blif'..
Replacing 169 occurrences of constant undef bits with constant zero bits
Extracted 80106 gates and 82178 wires to a netlist network with 2069 inputs and 583 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:    31775
ABC RESULTS:             ORNOT cells:      514
ABC RESULTS:              NAND cells:      397
ABC RESULTS:              XNOR cells:     6163
ABC RESULTS:               NOT cells:     4934
ABC RESULTS:               MUX cells:     2417
ABC RESULTS:                OR cells:     1631
ABC RESULTS:               NOR cells:     3952
ABC RESULTS:               AND cells:      297
ABC RESULTS:            ANDNOT cells:    23346
ABC RESULTS:        internal signals:    79526
ABC RESULTS:           input signals:     2069
ABC RESULTS:          output signals:      583
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.
<suppressed ~41 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 34439 unused wires.
<suppressed ~27787 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \toplevel

42.2. Analyzing design hierarchy..
Top module:  \toplevel
Removed 0 unused modules.

43. Printing statistics.

=== toplevel ===

   Number of wires:              76481
   Number of wire bits:          98462
   Number of public wires:        1373
   Number of public wire bits:   23227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              77457
     $_ANDNOT_                   23344
     $_AND_                        297
     $_DFFE_PN0N_                  128
     $_DFFE_PN0P_                 1803
     $_DFF_PN0_                    137
     $_MUX_                       2417
     $_NAND_                       397
     $_NOR_                       3950
     $_NOT_                       4933
     $_ORNOT_                      514
     $_OR_                        1631
     $_XNOR_                      6135
     $_XOR_                      31771

44. Executing CHECK pass (checking for obvious problems).
Checking module toplevel...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/toplevel/runs/full_guide/tmp/synthesis/post_techmap.dot'.
Dumping module toplevel to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 1319 unused wires.
<suppressed ~1319 debug messages>

49. Printing statistics.

=== toplevel ===

   Number of wires:              75162
   Number of wire bits:          77473
   Number of public wires:          54
   Number of public wire bits:    2238
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              77457
     $_ANDNOT_                   23344
     $_AND_                        297
     $_DFFE_PN0N_                  128
     $_DFFE_PN0P_                 1803
     $_DFF_PN0_                    137
     $_MUX_                       2417
     $_NAND_                       397
     $_NOR_                       3950
     $_NOT_                       4933
     $_ORNOT_                      514
     $_OR_                        1631
     $_XNOR_                      6135
     $_XOR_                      31771

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/running_courses/EE671/EE671_4/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/running_courses/EE671/EE671_4/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/running_courses/EE671/EE671_4/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/running_courses/EE671/EE671_4/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\toplevel':
  mapped 2068 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

55. Printing statistics.

=== toplevel ===

   Number of wires:              77093
   Number of wire bits:          79404
   Number of public wires:          54
   Number of public wire bits:    2238
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              79388
     $_ANDNOT_                   23344
     $_AND_                        297
     $_MUX_                       4348
     $_NAND_                       397
     $_NOR_                       3950
     $_NOT_                       4933
     $_ORNOT_                      514
     $_OR_                        1631
     $_XNOR_                      6135
     $_XOR_                      31771
     sky130_fd_sc_hd__dfrtp_2     2068

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\toplevel' to `/tmp/yosys-abc-5yG4UT/input.blif'..
Extracted 77320 gates and 79391 wires to a netlist network with 2071 inputs and 2070 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-5yG4UT/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-5yG4UT/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-5yG4UT/input.blif 
ABC: + read_lib -w /openlane/designs/toplevel/runs/full_guide/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/toplevel/runs/full_guide/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/toplevel/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/toplevel/runs/full_guide/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 16000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 16000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 16000 
ABC: + dnsize -D 16000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  33489 ( 13.3 %)   Cap = 11.5 ff (  3.3 %)   Area =   351280.66 ( 88.0 %)   Delay = 16254.94 ps  ( 24.1 %)               
ABC: Path  0 --      38 : 0    1 pi                        A =   0.00  Df =  32.7  -18.6 ps  S =  51.0 ps  Cin =  0.0 ff  Cout =   9.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    7502 : 1   10 sky130_fd_sc_hd__buf_12   A =  20.02  Df = 177.4  -23.2 ps  S =  96.8 ps  Cin =  9.2 ff  Cout =  74.3 ff  Cmax =5000.0 ff  G =  777  
ABC: Path  2 --    7530 : 2   10 sky130_fd_sc_hd__xor2_4   A =  27.53  Df = 609.9 -214.4 ps  S = 459.7 ps  Cin = 16.2 ff  Cout =  61.6 ff  Cmax = 219.7 ff  G =  363  
ABC: Path  3 --    7531 : 2    4 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 923.0 -329.7 ps  S = 189.3 ps  Cin =  8.6 ff  Cout =  10.6 ff  Cmax = 130.0 ff  G =  116  
ABC: Path  4 --    7535 : 4    2 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =1173.4 -319.4 ps  S =  62.1 ps  Cin =  1.8 ff  Cout =   7.2 ff  Cmax = 294.8 ff  G =  383  
ABC: Path  5 --    7541 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1491.2 -151.4 ps  S =  59.2 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 325.0 ff  G =  289  
ABC: Path  6 --    7552 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1714.3 -221.9 ps  S =  51.8 ps  Cin =  2.4 ff  Cout =   7.3 ff  Cmax = 309.5 ff  G =  297  
ABC: Path  7 --    7553 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =1852.3 -226.4 ps  S =  86.3 ps  Cin =  4.6 ff  Cout =  38.3 ff  Cmax = 785.5 ff  G =  802  
ABC: Path  8 --    7558 : 3    5 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2072.6 -179.2 ps  S =  92.7 ps  Cin =  2.4 ff  Cout =  16.3 ff  Cmax = 309.5 ff  G =  674  
ABC: Path  9 --    7596 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2293.4 -195.4 ps  S =  76.7 ps  Cin =  2.4 ff  Cout =  12.9 ff  Cmax = 309.5 ff  G =  534  
ABC: Path 10 --    7615 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2499.6  -47.7 ps  S =  96.6 ps  Cin =  1.5 ff  Cout =  14.3 ff  Cmax = 309.5 ff  G =  908  
ABC: Path 11 --    7617 : 3    1 sky130_fd_sc_hd__or3_4    A =  11.26  Df =2864.3 -203.8 ps  S =  65.6 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 531.9 ff  G =  196  
ABC: Path 12 --    7618 : 1    9 sky130_fd_sc_hd__buf_6    A =  11.26  Df =3008.5 -226.7 ps  S =  78.3 ps  Cin =  4.6 ff  Cout =  33.9 ff  Cmax = 785.5 ff  G =  709  
ABC: Path 13 --    7625 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3201.9 -286.2 ps  S =  49.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  287  
ABC: Path 14 --    7647 : 5    4 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =3599.5 -389.5 ps  S =  93.9 ps  Cin =  2.3 ff  Cout =  14.1 ff  Cmax = 298.5 ff  G =  597  
ABC: Path 15 --    7684 : 3    8 sky130_fd_sc_hd__and3_4   A =  11.26  Df =3804.4 -168.8 ps  S =  87.4 ps  Cin =  2.4 ff  Cout =  19.9 ff  Cmax = 532.8 ff  G =  773  
ABC: Path 16 --    7820 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =4268.1 -184.6 ps  S = 114.7 ps  Cin =  1.5 ff  Cout =  14.8 ff  Cmax = 310.4 ff  G =  930  
ABC: Path 17 --    7822 : 3    7 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =4535.4 -290.7 ps  S =  81.3 ps  Cin =  4.5 ff  Cout =  24.6 ff  Cmax = 568.6 ff  G =  518  
ABC: Path 18 --    7920 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4988.0 -368.3 ps  S =  58.8 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 324.1 ff  G =   96  
ABC: Path 19 --    7929 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =5140.1 -272.0 ps  S =  79.7 ps  Cin =  2.4 ff  Cout =   9.8 ff  Cmax = 268.3 ff  G =  393  
ABC: Path 20 --    7933 : 2    3 sky130_fd_sc_hd__or2_4    A =   8.76  Df =5402.7 -161.4 ps  S =  56.5 ps  Cin =  2.4 ff  Cout =  12.1 ff  Cmax = 514.5 ff  G =  477  
ABC: Path 21 --    7934 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =5545.6 -168.8 ps  S =  87.2 ps  Cin =  4.6 ff  Cout =  38.7 ff  Cmax = 785.5 ff  G =  801  
ABC: Path 22 --    8011 : 4    2 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =6190.9 -678.9 ps  S = 113.3 ps  Cin =  1.5 ff  Cout =   6.0 ff  Cmax = 265.5 ff  G =  391  
ABC: Path 23 --    8015 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =6456.9 -365.7 ps  S =  83.6 ps  Cin =  1.5 ff  Cout =   9.3 ff  Cmax = 300.3 ff  G =  571  
ABC: Path 24 --    8016 : 2    2 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =6543.3 -108.0 ps  S =  79.3 ps  Cin =  8.7 ff  Cout =   7.3 ff  Cmax = 251.8 ff  G =   79  
ABC: Path 25 --    8017 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6649.7  -20.3 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  290  
ABC: Path 26 --    8027 : 3    5 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6887.7  -64.1 ps  S = 113.9 ps  Cin =  2.4 ff  Cout =  20.8 ff  Cmax = 309.5 ff  G =  856  
ABC: Path 27 --    8196 : 2    7 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =7067.1  -95.9 ps  S = 202.7 ps  Cin =  4.4 ff  Cout =  36.8 ff  Cmax = 295.7 ff  G =  797  
ABC: Path 28 --    8242 : 2    6 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =7320.3   -7.3 ps  S = 335.3 ps  Cin =  8.5 ff  Cout =  23.2 ff  Cmax = 121.8 ff  G =  262  
ABC: Path 29 --    8251 : 2    5 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =7582.5   -9.7 ps  S = 216.6 ps  Cin =  8.5 ff  Cout =  12.9 ff  Cmax = 121.8 ff  G =  142  
ABC: Path 30 --    8350 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =8061.9 -329.6 ps  S =  77.9 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   99  
ABC: Path 31 --    8351 : 2    1 sky130_fd_sc_hd__nor2b_4  A =  13.76  Df =8203.5 -247.6 ps  S =  85.7 ps  Cin =  5.5 ff  Cout =   8.4 ff  Cmax = 254.5 ff  G =  149  
ABC: Path 32 --    8352 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =8420.8 -285.9 ps  S = 255.7 ps  Cin =  8.5 ff  Cout =  16.3 ff  Cmax = 121.8 ff  G =  188  
ABC: Path 33 --    8353 : 2   10 sky130_fd_sc_hd__xnor2_4  A =  27.53  Df =8695.5 -211.7 ps  S = 393.4 ps  Cin = 16.3 ff  Cout =  47.8 ff  Cmax = 211.5 ff  G =  279  
ABC: Path 34 --    8377 : 2    6 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =9098.1 -181.2 ps  S = 419.1 ps  Cin =  8.5 ff  Cout =  30.5 ff  Cmax = 121.8 ff  G =  345  
ABC: Path 35 --    8392 : 2    7 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =9408.3 -183.0 ps  S = 274.8 ps  Cin =  8.5 ff  Cout =  17.9 ff  Cmax = 121.8 ff  G =  199  
ABC: Path 36 --    8436 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =9897.4 -495.9 ps  S =  77.8 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 534.7 ff  G =   99  
ABC: Path 37 --    8437 : 2    1 sky130_fd_sc_hd__nor2b_4  A =  13.76  Df =10039.4 -243.6 ps  S =  89.2 ps  Cin =  5.5 ff  Cout =   9.0 ff  Cmax = 254.5 ff  G =  157  
ABC: Path 38 --    8450 : 2    8 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =10503.2 -389.5 ps  S = 564.0 ps  Cin =  8.5 ff  Cout =  43.1 ff  Cmax = 121.8 ff  G =  488  
ABC: Path 39 --    8544 : 2    5 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =11051.7 -660.2 ps  S = 411.2 ps  Cin =  8.6 ff  Cout =  30.3 ff  Cmax = 130.0 ff  G =  335  
ABC: Path 40 --    8547 : 2    6 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =11368.9 -158.4 ps  S = 315.9 ps  Cin =  8.5 ff  Cout =  21.5 ff  Cmax = 121.8 ff  G =  237  
ABC: Path 41 --    8617 : 2    1 sky130_fd_sc_hd__or2_4    A =   8.76  Df =11637.2 -236.2 ps  S =  52.8 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 514.5 ff  G =  363  
ABC: Path 42 --    8624 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =11882.9  -55.9 ps  S = 172.3 ps  Cin =  8.5 ff  Cout =   9.0 ff  Cmax = 121.8 ff  G =  102  
ABC: Path 43 --    8628 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =12078.5  -52.8 ps  S = 172.3 ps  Cin =  8.5 ff  Cout =   9.0 ff  Cmax = 121.8 ff  G =  102  
ABC: Path 44 --    8633 : 2    7 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =12489.7 -119.0 ps  S = 543.0 ps  Cin =  8.5 ff  Cout =  41.2 ff  Cmax = 121.8 ff  G =  467  
ABC: Path 45 --    8705 : 2    8 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =13072.3 -414.8 ps  S = 463.7 ps  Cin =  8.6 ff  Cout =  35.5 ff  Cmax = 130.0 ff  G =  397  
ABC: Path 46 --    8706 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =13494.2 -606.8 ps  S = 315.7 ps  Cin =  8.6 ff  Cout =  22.7 ff  Cmax = 130.0 ff  G =  253  
ABC: Path 47 --    8715 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =13692.2 -633.2 ps  S =  93.5 ps  Cin =  4.6 ff  Cout =  40.6 ff  Cmax = 785.5 ff  G =  835  
ABC: Path 48 --    8912 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =13857.4 -607.5 ps  S = 182.5 ps  Cin =  8.5 ff  Cout =   9.5 ff  Cmax = 121.8 ff  G =  104  
ABC: Path 49 --    8928 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =13986.2 -669.8 ps  S = 119.7 ps  Cin =  4.4 ff  Cout =   8.4 ff  Cmax = 141.9 ff  G =  186  
ABC: Path 50 --    8929 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =14181.3 -423.3 ps  S = 269.5 ps  Cin =  8.5 ff  Cout =  17.5 ff  Cmax = 121.8 ff  G =  197  
ABC: Path 51 --    8941 : 2    2 sky130_fd_sc_hd__xnor2_4  A =  27.53  Df =14408.9 -400.0 ps  S = 193.3 ps  Cin = 16.3 ff  Cout =  17.5 ff  Cmax = 211.5 ff  G =  103  
ABC: Path 52 --    8976 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =14666.8 -178.8 ps  S = 360.6 ps  Cin =  8.5 ff  Cout =  25.4 ff  Cmax = 121.8 ff  G =  291  
ABC: Path 53 --    8986 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =14932.2 -165.6 ps  S = 269.7 ps  Cin =  8.5 ff  Cout =  17.5 ff  Cmax = 121.8 ff  G =  200  
ABC: Path 54 --    8987 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =15133.5  -62.6 ps  S =  90.0 ps  Cin =  8.5 ff  Cout =   1.8 ff  Cmax = 121.8 ff  G =   20  
ABC: Path 55 --    8988 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =15417.6 -170.6 ps  S =  66.2 ps  Cin =  2.3 ff  Cout =   8.5 ff  Cmax = 297.6 ff  G =  360  
ABC: Path 56 --    8989 : 2    5 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =15579.9 -146.1 ps  S = 179.2 ps  Cin =  8.6 ff  Cout =  10.7 ff  Cmax = 130.0 ff  G =  120  
ABC: Path 57 --    8990 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =15833.6 -229.6 ps  S =  44.1 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path 58 --    8991 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =16086.8 -354.4 ps  S =  46.4 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 297.6 ff  G =  105  
ABC: Path 59 --    8992 : 1    1 sky130_fd_sc_hd__buf_4    A =   7.51  Df =16254.9 -370.6 ps  S = 102.7 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 561.2 ff  G = 1393  
ABC: Start-point = pi37 (\dut.DP.MUX_2.in0 [5]).  End-point = po151 ($auto$rtlil.cc:2684:MuxGate$179993).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2071/ 2070  lat =    0  nd = 33489  edge =  77742  area =351342.54  delay =66.00  lev = 66
ABC: + write_blif /tmp/yosys-abc-5yG4UT/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o31ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor2b_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      174
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      195
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      276
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      469
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      389
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      247
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:      207
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      731
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:      436
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      212
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       77
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      849
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      735
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:     1397
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2141
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      338
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     1449
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     9105
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      275
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      597
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      309
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      453
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      360
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     3281
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      391
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:      108
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      732
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2548
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     3313
ABC RESULTS:        internal signals:    75250
ABC RESULTS:           input signals:     2071
ABC RESULTS:          output signals:     2070
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel..
Removed 0 unused cells and 79402 unused wires.
<suppressed ~155 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module toplevel...
Found and reported 0 problems.

63. Printing statistics.

=== toplevel ===

   Number of wires:              35562
   Number of wire bits:          35562
   Number of public wires:        2084
   Number of public wire bits:    2084
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              35557
     sky130_fd_sc_hd__a2111o_2      29
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2      453
     sky130_fd_sc_hd__a211oi_2     174
     sky130_fd_sc_hd__a21bo_2       29
     sky130_fd_sc_hd__a21bo_4        1
     sky130_fd_sc_hd__a21boi_2      22
     sky130_fd_sc_hd__a21o_2       338
     sky130_fd_sc_hd__a21o_4         3
     sky130_fd_sc_hd__a21oi_2      597
     sky130_fd_sc_hd__a21oi_4        1
     sky130_fd_sc_hd__a221o_2      309
     sky130_fd_sc_hd__a221oi_2      27
     sky130_fd_sc_hd__a22o_2       391
     sky130_fd_sc_hd__a22oi_2       42
     sky130_fd_sc_hd__a2bb2o_2     212
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2       21
     sky130_fd_sc_hd__a311oi_2       4
     sky130_fd_sc_hd__a31o_2        77
     sky130_fd_sc_hd__a31o_4         1
     sky130_fd_sc_hd__a31oi_2       17
     sky130_fd_sc_hd__a31oi_4        1
     sky130_fd_sc_hd__a32o_2        75
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         7
     sky130_fd_sc_hd__and2_2       389
     sky130_fd_sc_hd__and2_4         9
     sky130_fd_sc_hd__and2b_2      849
     sky130_fd_sc_hd__and2b_4        1
     sky130_fd_sc_hd__and3_2       223
     sky130_fd_sc_hd__and3_4         9
     sky130_fd_sc_hd__and3b_2       16
     sky130_fd_sc_hd__and4_2        68
     sky130_fd_sc_hd__and4_4         1
     sky130_fd_sc_hd__and4b_2       24
     sky130_fd_sc_hd__and4bb_2      30
     sky130_fd_sc_hd__buf_1       3313
     sky130_fd_sc_hd__buf_12         1
     sky130_fd_sc_hd__buf_2        732
     sky130_fd_sc_hd__buf_4        108
     sky130_fd_sc_hd__buf_6         44
     sky130_fd_sc_hd__buf_8         10
     sky130_fd_sc_hd__bufinv_8       3
     sky130_fd_sc_hd__dfrtp_2     2068
     sky130_fd_sc_hd__inv_2        247
     sky130_fd_sc_hd__inv_4          3
     sky130_fd_sc_hd__mux2_1         7
     sky130_fd_sc_hd__mux2_2      2548
     sky130_fd_sc_hd__nand2_2     2141
     sky130_fd_sc_hd__nand2_4        4
     sky130_fd_sc_hd__nand2b_2      22
     sky130_fd_sc_hd__nand3_2       91
     sky130_fd_sc_hd__nand3b_2      11
     sky130_fd_sc_hd__nand4_2       46
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nand4bb_2      3
     sky130_fd_sc_hd__nor2_2      3281
     sky130_fd_sc_hd__nor2_4         3
     sky130_fd_sc_hd__nor2b_2       42
     sky130_fd_sc_hd__nor2b_4        5
     sky130_fd_sc_hd__nor3_2        10
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__nor4_2       207
     sky130_fd_sc_hd__nor4bb_2       2
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2      276
     sky130_fd_sc_hd__o211ai_2     148
     sky130_fd_sc_hd__o21a_2       360
     sky130_fd_sc_hd__o21ai_2      275
     sky130_fd_sc_hd__o21ba_2       42
     sky130_fd_sc_hd__o21bai_2      41
     sky130_fd_sc_hd__o221a_2       12
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2       735
     sky130_fd_sc_hd__o22ai_2      436
     sky130_fd_sc_hd__o2bb2a_2      47
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o311a_4        1
     sky130_fd_sc_hd__o311ai_2       3
     sky130_fd_sc_hd__o31a_2        46
     sky130_fd_sc_hd__o31ai_2       11
     sky130_fd_sc_hd__o31ai_4        1
     sky130_fd_sc_hd__o32a_2        20
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2        14
     sky130_fd_sc_hd__or2_2       1449
     sky130_fd_sc_hd__or2_4         13
     sky130_fd_sc_hd__or2b_2       469
     sky130_fd_sc_hd__or3_2        195
     sky130_fd_sc_hd__or3_4         11
     sky130_fd_sc_hd__or3b_2        17
     sky130_fd_sc_hd__or3b_4         4
     sky130_fd_sc_hd__or4_2        731
     sky130_fd_sc_hd__or4_4         49
     sky130_fd_sc_hd__or4b_2       132
     sky130_fd_sc_hd__or4b_4         7
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__or4bb_4        2
     sky130_fd_sc_hd__xnor2_2     9105
     sky130_fd_sc_hd__xnor2_4       63
     sky130_fd_sc_hd__xor2_2      1397
     sky130_fd_sc_hd__xor2_4        17

   Chip area for module '\toplevel': 405617.769600

64. Executing Verilog backend.
Dumping module `\toplevel'.

65. Executing JSON backend.

End of script. Logfile hash: 3f0a353fb0, CPU: user 51.36s system 0.72s, MEM: 1085.16 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 88% 2x abc (373 sec), 3% 26x opt_clean (15 sec), ...
