

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1'
================================================================
* Date:           Sat Apr 12 12:18:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.182 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1  |        7|        7|         5|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [../layer.h:235]   --->   Operation 8 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read15 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 11 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_6 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln235 = store i3 0, i3 %i_4" [../layer.h:235]   --->   Operation 13 'store' 'store_ln235' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_237_2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_4" [../layer.h:235]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%icmp_ln235 = icmp_eq  i3 %i, i3 4" [../layer.h:235]   --->   Operation 16 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln235 = add i3 %i, i3 1" [../layer.h:235]   --->   Operation 17 'add' 'add_ln235' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.split, void %for.end29.exitStub" [../layer.h:235]   --->   Operation 18 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i3 %i" [../layer.h:235]   --->   Operation 19 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i3 %i" [../layer.h:235]   --->   Operation 20 'trunc' 'trunc_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 21 'getelementptr' 'update_temp_mat_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%update_temp_mat_load = load i2 %update_temp_mat_addr" [../layer.h:241]   --->   Operation 22 'load' 'update_temp_mat_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 23 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 24 'getelementptr' 'update_temp_mat_8_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 25 'getelementptr' 'weights_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 26 'getelementptr' 'update_temp_mat_9_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 27 'getelementptr' 'weights_2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 28 'getelementptr' 'update_temp_mat_10_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 29 'getelementptr' 'weights_3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 30 'getelementptr' 'update_temp_mat_11_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i25 %weights_4, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 31 'getelementptr' 'weights_4_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 32 'getelementptr' 'update_temp_mat_12_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_5_addr = getelementptr i25 %weights_5, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 33 'getelementptr' 'weights_5_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 34 'getelementptr' 'update_temp_mat_13_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_6_addr = getelementptr i25 %weights_6, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 35 'getelementptr' 'weights_6_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 36 'getelementptr' 'update_temp_mat_14_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%update_temp_mat_8_load = load i2 %update_temp_mat_8_addr" [../layer.h:241]   --->   Operation 37 'load' 'update_temp_mat_8_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%update_temp_mat_9_load = load i2 %update_temp_mat_9_addr" [../layer.h:241]   --->   Operation 38 'load' 'update_temp_mat_9_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%update_temp_mat_10_load = load i2 %update_temp_mat_10_addr" [../layer.h:241]   --->   Operation 39 'load' 'update_temp_mat_10_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%update_temp_mat_11_load = load i2 %update_temp_mat_11_addr" [../layer.h:241]   --->   Operation 40 'load' 'update_temp_mat_11_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%update_temp_mat_12_load = load i2 %update_temp_mat_12_addr" [../layer.h:241]   --->   Operation 41 'load' 'update_temp_mat_12_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%update_temp_mat_13_load = load i2 %update_temp_mat_13_addr" [../layer.h:241]   --->   Operation 42 'load' 'update_temp_mat_13_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%update_temp_mat_14_load = load i2 %update_temp_mat_14_addr" [../layer.h:241]   --->   Operation 43 'load' 'update_temp_mat_14_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_7_addr = getelementptr i25 %weights_7, i64 0, i64 %zext_ln235" [../layer.h:241]   --->   Operation 44 'getelementptr' 'weights_7_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "%tmp_1 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_6, i2 1, i25 %p_read15, i2 2, i25 %p_read_5, i2 3, i25 %p_read_4, i25 0, i2 %trunc_ln235" [../layer.h:248]   --->   Operation 45 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln235)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i25 %tmp_1" [../layer.h:248]   --->   Operation 46 'sext' 'sext_ln248' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 47 'mul' 'mul_ln248' <Predicate = (!icmp_ln235)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%biases_0_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_0" [../layer.h:248]   --->   Operation 48 'read' 'biases_0_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%biases_1_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_1" [../layer.h:248]   --->   Operation 49 'read' 'biases_1_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%biases_2_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_2" [../layer.h:248]   --->   Operation 50 'read' 'biases_2_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%biases_3_read = read i25 @_ssdm_op_Read.ap_auto.i25P0A, i25 %biases_3" [../layer.h:248]   --->   Operation 51 'read' 'biases_3_read' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "%tmp_2 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %biases_0_read, i2 1, i25 %biases_1_read, i2 2, i25 %biases_2_read, i2 3, i25 %biases_3_read, i25 0, i2 %trunc_ln235" [../layer.h:248]   --->   Operation 52 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln235)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.03ns)   --->   "%switch_ln248 = switch i2 %trunc_ln235, void %V42.i.i22.i5813944.case.3, i2 0, void %V42.i.i22.i5813944.case.0, i2 1, void %V42.i.i22.i5813944.case.1, i2 2, void %V42.i.i22.i5813944.case.2" [../layer.h:248]   --->   Operation 53 'switch' 'switch_ln248' <Predicate = (!icmp_ln235)> <Delay = 1.03>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln235 = store i3 %add_ln235, i3 %i_4" [../layer.h:235]   --->   Operation 54 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln235 = br void %VITIS_LOOP_237_2" [../layer.h:235]   --->   Operation 55 'br' 'br_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 56 [1/2] (0.79ns)   --->   "%update_temp_mat_load = load i2 %update_temp_mat_addr" [../layer.h:241]   --->   Operation 56 'load' 'update_temp_mat_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i25 %update_temp_mat_load" [../layer.h:241]   --->   Operation 57 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 58 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (0.79ns)   --->   "%update_temp_mat_8_load = load i2 %update_temp_mat_8_addr" [../layer.h:241]   --->   Operation 59 'load' 'update_temp_mat_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln241_2 = sext i25 %update_temp_mat_8_load" [../layer.h:241]   --->   Operation 60 'sext' 'sext_ln241_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 61 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/2] (0.79ns)   --->   "%update_temp_mat_9_load = load i2 %update_temp_mat_9_addr" [../layer.h:241]   --->   Operation 62 'load' 'update_temp_mat_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln241_4 = sext i25 %update_temp_mat_9_load" [../layer.h:241]   --->   Operation 63 'sext' 'sext_ln241_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 64 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/2] (0.79ns)   --->   "%update_temp_mat_10_load = load i2 %update_temp_mat_10_addr" [../layer.h:241]   --->   Operation 65 'load' 'update_temp_mat_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln241_6 = sext i25 %update_temp_mat_10_load" [../layer.h:241]   --->   Operation 66 'sext' 'sext_ln241_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 67 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/2] (0.79ns)   --->   "%update_temp_mat_11_load = load i2 %update_temp_mat_11_addr" [../layer.h:241]   --->   Operation 68 'load' 'update_temp_mat_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln241_8 = sext i25 %update_temp_mat_11_load" [../layer.h:241]   --->   Operation 69 'sext' 'sext_ln241_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 70 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/2] (0.79ns)   --->   "%update_temp_mat_12_load = load i2 %update_temp_mat_12_addr" [../layer.h:241]   --->   Operation 71 'load' 'update_temp_mat_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln241_10 = sext i25 %update_temp_mat_12_load" [../layer.h:241]   --->   Operation 72 'sext' 'sext_ln241_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 73 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/2] (0.79ns)   --->   "%update_temp_mat_13_load = load i2 %update_temp_mat_13_addr" [../layer.h:241]   --->   Operation 74 'load' 'update_temp_mat_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln241_12 = sext i25 %update_temp_mat_13_load" [../layer.h:241]   --->   Operation 75 'sext' 'sext_ln241_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 76 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/2] (0.79ns)   --->   "%update_temp_mat_14_load = load i2 %update_temp_mat_14_addr" [../layer.h:241]   --->   Operation 77 'load' 'update_temp_mat_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln241_14 = sext i25 %update_temp_mat_14_load" [../layer.h:241]   --->   Operation 78 'sext' 'sext_ln241_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 79 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 80 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 81 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 81 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.79ns)   --->   "%weights_0_load = load i2 %weights_0_addr" [../layer.h:241]   --->   Operation 82 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 83 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 84 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 85 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 86 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 87 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 88 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 89 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248]   --->   Operation 90 'mul' 'mul_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%sext_ln248_1 = sext i34 %mul_ln248" [../layer.h:248]   --->   Operation 91 'sext' 'sext_ln248_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (0.79ns)   --->   "%weights_1_load = load i2 %weights_1_addr" [../layer.h:241]   --->   Operation 92 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 93 [2/2] (0.79ns)   --->   "%weights_2_load = load i2 %weights_2_addr" [../layer.h:241]   --->   Operation 93 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 94 [2/2] (0.79ns)   --->   "%weights_3_load = load i2 %weights_3_addr" [../layer.h:241]   --->   Operation 94 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 95 [2/2] (0.79ns)   --->   "%weights_4_load = load i2 %weights_4_addr" [../layer.h:241]   --->   Operation 95 'load' 'weights_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 96 [2/2] (0.79ns)   --->   "%weights_5_load = load i2 %weights_5_addr" [../layer.h:241]   --->   Operation 96 'load' 'weights_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 97 [2/2] (0.79ns)   --->   "%weights_6_load = load i2 %weights_6_addr" [../layer.h:241]   --->   Operation 97 'load' 'weights_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 98 [2/2] (0.79ns)   --->   "%weights_7_load = load i2 %weights_7_addr" [../layer.h:241]   --->   Operation 98 'load' 'weights_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %tmp_2, i17 0" [../layer.h:248]   --->   Operation 99 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1" [../layer.h:248]   --->   Operation 100 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241]   --->   Operation 101 'mul' 'mul_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/2] (0.79ns)   --->   "%weights_0_load = load i2 %weights_0_addr" [../layer.h:241]   --->   Operation 102 'load' 'weights_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_0_load, i17 0" [../layer.h:241]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%sext_ln241_1 = sext i34 %mul_ln241" [../layer.h:241]   --->   Operation 104 'sext' 'sext_ln241_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1" [../layer.h:241]   --->   Operation 105 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_1)   --->   "%mul_ln241_1 = mul i34 %sext_ln241_2, i34 131" [../layer.h:241]   --->   Operation 106 'mul' 'mul_ln241_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_1)   --->   "%sext_ln241_3 = sext i34 %mul_ln241_1" [../layer.h:241]   --->   Operation 107 'sext' 'sext_ln241_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_2)   --->   "%mul_ln241_2 = mul i34 %sext_ln241_4, i34 131" [../layer.h:241]   --->   Operation 108 'mul' 'mul_ln241_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_2)   --->   "%sext_ln241_5 = sext i34 %mul_ln241_2" [../layer.h:241]   --->   Operation 109 'sext' 'sext_ln241_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_3)   --->   "%mul_ln241_3 = mul i34 %sext_ln241_6, i34 131" [../layer.h:241]   --->   Operation 110 'mul' 'mul_ln241_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_3)   --->   "%sext_ln241_7 = sext i34 %mul_ln241_3" [../layer.h:241]   --->   Operation 111 'sext' 'sext_ln241_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_4)   --->   "%mul_ln241_4 = mul i34 %sext_ln241_8, i34 131" [../layer.h:241]   --->   Operation 112 'mul' 'mul_ln241_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_4)   --->   "%sext_ln241_9 = sext i34 %mul_ln241_4" [../layer.h:241]   --->   Operation 113 'sext' 'sext_ln241_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_5)   --->   "%mul_ln241_5 = mul i34 %sext_ln241_10, i34 131" [../layer.h:241]   --->   Operation 114 'mul' 'mul_ln241_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_5)   --->   "%sext_ln241_11 = sext i34 %mul_ln241_5" [../layer.h:241]   --->   Operation 115 'sext' 'sext_ln241_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_6)   --->   "%mul_ln241_6 = mul i34 %sext_ln241_12, i34 131" [../layer.h:241]   --->   Operation 116 'mul' 'mul_ln241_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_6)   --->   "%sext_ln241_13 = sext i34 %mul_ln241_6" [../layer.h:241]   --->   Operation 117 'sext' 'sext_ln241_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_7)   --->   "%mul_ln241_7 = mul i34 %sext_ln241_14, i34 131" [../layer.h:241]   --->   Operation 118 'mul' 'mul_ln241_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_7)   --->   "%sext_ln241_15 = sext i34 %mul_ln241_7" [../layer.h:241]   --->   Operation 119 'sext' 'sext_ln241_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.79ns)   --->   "%weights_1_load = load i2 %weights_1_addr" [../layer.h:241]   --->   Operation 120 'load' 'weights_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln241_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_1_load, i17 0" [../layer.h:241]   --->   Operation 121 'bitconcatenate' 'shl_ln241_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3" [../layer.h:241]   --->   Operation 122 'sub' 'sub_ln241_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/2] (0.79ns)   --->   "%weights_2_load = load i2 %weights_2_addr" [../layer.h:241]   --->   Operation 123 'load' 'weights_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln241_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_2_load, i17 0" [../layer.h:241]   --->   Operation 124 'bitconcatenate' 'shl_ln241_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5" [../layer.h:241]   --->   Operation 125 'sub' 'sub_ln241_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/2] (0.79ns)   --->   "%weights_3_load = load i2 %weights_3_addr" [../layer.h:241]   --->   Operation 126 'load' 'weights_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln241_3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_3_load, i17 0" [../layer.h:241]   --->   Operation 127 'bitconcatenate' 'shl_ln241_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7" [../layer.h:241]   --->   Operation 128 'sub' 'sub_ln241_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/2] (0.79ns)   --->   "%weights_4_load = load i2 %weights_4_addr" [../layer.h:241]   --->   Operation 129 'load' 'weights_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln241_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_4_load, i17 0" [../layer.h:241]   --->   Operation 130 'bitconcatenate' 'shl_ln241_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9" [../layer.h:241]   --->   Operation 131 'sub' 'sub_ln241_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/2] (0.79ns)   --->   "%weights_5_load = load i2 %weights_5_addr" [../layer.h:241]   --->   Operation 132 'load' 'weights_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln241_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_5_load, i17 0" [../layer.h:241]   --->   Operation 133 'bitconcatenate' 'shl_ln241_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11" [../layer.h:241]   --->   Operation 134 'sub' 'sub_ln241_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/2] (0.79ns)   --->   "%weights_6_load = load i2 %weights_6_addr" [../layer.h:241]   --->   Operation 135 'load' 'weights_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln241_6 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_6_load, i17 0" [../layer.h:241]   --->   Operation 136 'bitconcatenate' 'shl_ln241_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13" [../layer.h:241]   --->   Operation 137 'sub' 'sub_ln241_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/2] (0.79ns)   --->   "%weights_7_load = load i2 %weights_7_addr" [../layer.h:241]   --->   Operation 138 'load' 'weights_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln241_7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_7_load, i17 0" [../layer.h:241]   --->   Operation 139 'bitconcatenate' 'shl_ln241_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15" [../layer.h:241]   --->   Operation 140 'sub' 'sub_ln241_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln1, i42 %sext_ln248_1" [../layer.h:248]   --->   Operation 141 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41" [../layer.h:248]   --->   Operation 142 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_2, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 143 'write' 'write_ln248' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 144 'br' 'br_ln248' <Predicate = (trunc_ln235 == 2)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_1, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 145 'write' 'write_ln248' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 146 'br' 'br_ln248' <Predicate = (trunc_ln235 == 1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_0, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 147 'write' 'write_ln248' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 148 'br' 'br_ln248' <Predicate = (trunc_ln235 == 0)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %biases_3, i25 %trunc_ln4" [../layer.h:248]   --->   Operation 149 'write' 'write_ln248' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln248 = br void %V42.i.i22.i5813944.exit" [../layer.h:248]   --->   Operation 150 'br' 'br_ln248' <Predicate = (trunc_ln235 == 3)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:235]   --->   Operation 151 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:235]   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [../layer.h:235]   --->   Operation 153 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln, i42 %sext_ln241_1" [../layer.h:241]   --->   Operation 154 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41" [../layer.h:241]   --->   Operation 155 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_1 = sub i42 %shl_ln241_1, i42 %sext_ln241_3" [../layer.h:241]   --->   Operation 156 'sub' 'sub_ln241_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln241_1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_1, i32 17, i32 41" [../layer.h:241]   --->   Operation 157 'partselect' 'trunc_ln241_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_2 = sub i42 %shl_ln241_2, i42 %sext_ln241_5" [../layer.h:241]   --->   Operation 158 'sub' 'sub_ln241_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln241_2 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_2, i32 17, i32 41" [../layer.h:241]   --->   Operation 159 'partselect' 'trunc_ln241_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_3 = sub i42 %shl_ln241_3, i42 %sext_ln241_7" [../layer.h:241]   --->   Operation 160 'sub' 'sub_ln241_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln241_3 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_3, i32 17, i32 41" [../layer.h:241]   --->   Operation 161 'partselect' 'trunc_ln241_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_4 = sub i42 %shl_ln241_4, i42 %sext_ln241_9" [../layer.h:241]   --->   Operation 162 'sub' 'sub_ln241_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln241_4 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_4, i32 17, i32 41" [../layer.h:241]   --->   Operation 163 'partselect' 'trunc_ln241_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_5 = sub i42 %shl_ln241_5, i42 %sext_ln241_11" [../layer.h:241]   --->   Operation 164 'sub' 'sub_ln241_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln241_5 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_5, i32 17, i32 41" [../layer.h:241]   --->   Operation 165 'partselect' 'trunc_ln241_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_6 = sub i42 %shl_ln241_6, i42 %sext_ln241_13" [../layer.h:241]   --->   Operation 166 'sub' 'sub_ln241_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln241_6 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_6, i32 17, i32 41" [../layer.h:241]   --->   Operation 167 'partselect' 'trunc_ln241_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_7 = sub i42 %shl_ln241_7, i42 %sext_ln241_15" [../layer.h:241]   --->   Operation 168 'sub' 'sub_ln241_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln241_7 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_7, i32 17, i32 41" [../layer.h:241]   --->   Operation 169 'partselect' 'trunc_ln241_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln3, i2 %weights_0_addr" [../layer.h:241]   --->   Operation 170 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 171 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_1, i2 %weights_1_addr" [../layer.h:241]   --->   Operation 171 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 172 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_2, i2 %weights_2_addr" [../layer.h:241]   --->   Operation 172 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 173 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_3, i2 %weights_3_addr" [../layer.h:241]   --->   Operation 173 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 174 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_4, i2 %weights_4_addr" [../layer.h:241]   --->   Operation 174 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 175 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_5, i2 %weights_5_addr" [../layer.h:241]   --->   Operation 175 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 176 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_6, i2 %weights_6_addr" [../layer.h:241]   --->   Operation 176 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_5 : Operation 177 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_7, i2 %weights_7_addr" [../layer.h:241]   --->   Operation 177 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.182ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln235', ../layer.h:235) of constant 0 on local variable 'i', ../layer.h:235 [30]  (0.489 ns)
	'load' operation 3 bit ('i', ../layer.h:235) on local variable 'i', ../layer.h:235 [33]  (0.000 ns)
	'sparsemux' operation 25 bit ('tmp_1', ../layer.h:248) [95]  (0.605 ns)
	'mul' operation 34 bit of DSP[141] ('mul_ln248', ../layer.h:248) [97]  (1.088 ns)

 <State 2>: 1.878ns
The critical path consists of the following:
	'load' operation 25 bit ('update_temp_mat_load', ../layer.h:241) on array 'update_temp_mat' [44]  (0.790 ns)
	'mul' operation 34 bit of DSP[51] ('mul_ln241', ../layer.h:241) [46]  (1.088 ns)

 <State 3>: 1.088ns
The critical path consists of the following:
	'mul' operation 34 bit of DSP[51] ('mul_ln241', ../layer.h:241) [46]  (1.088 ns)

 <State 4>: 1.621ns
The critical path consists of the following:
	'load' operation 25 bit ('weights_0_load', ../layer.h:241) on array 'weights_0' [48]  (0.790 ns)
	'sub' operation 42 bit of DSP[51] ('sub_ln241', ../layer.h:241) [51]  (0.831 ns)

 <State 5>: 1.621ns
The critical path consists of the following:
	'sub' operation 42 bit of DSP[51] ('sub_ln241', ../layer.h:241) [51]  (0.831 ns)
	'store' operation 0 bit ('store_ln241', ../layer.h:241) of variable 'trunc_ln3', ../layer.h:241 on array 'weights_0' [127]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
