	mySystem u0 (
		.alt_vip_cl_cvo_0_clocked_video_vid_clk                         (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_clk>),                         //                     alt_vip_cl_cvo_0_clocked_video.vid_clk
		.alt_vip_cl_cvo_0_clocked_video_vid_data                        (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_data>),                        //                                                   .vid_data
		.alt_vip_cl_cvo_0_clocked_video_underflow                       (<connected-to-alt_vip_cl_cvo_0_clocked_video_underflow>),                       //                                                   .underflow
		.alt_vip_cl_cvo_0_clocked_video_vid_datavalid                   (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_datavalid>),                   //                                                   .vid_datavalid
		.alt_vip_cl_cvo_0_clocked_video_vid_v_sync                      (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_v_sync>),                      //                                                   .vid_v_sync
		.alt_vip_cl_cvo_0_clocked_video_vid_h_sync                      (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_h_sync>),                      //                                                   .vid_h_sync
		.alt_vip_cl_cvo_0_clocked_video_vid_f                           (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_f>),                           //                                                   .vid_f
		.alt_vip_cl_cvo_0_clocked_video_vid_h                           (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_h>),                           //                                                   .vid_h
		.alt_vip_cl_cvo_0_clocked_video_vid_v                           (<connected-to-alt_vip_cl_cvo_0_clocked_video_vid_v>),                           //                                                   .vid_v
		.clk_clk                                                        (<connected-to-clk_clk>),                                                        //                                                clk.clk
		.pio_0_external_connection_export                               (<connected-to-pio_0_external_connection_export>),                               //                          pio_0_external_connection.export
		.reset_reset_n                                                  (<connected-to-reset_reset_n>),                                                  //                                              reset.reset_n
		.uart_0_external_connection_rxd                                 (<connected-to-uart_0_external_connection_rxd>),                                 //                         uart_0_external_connection.rxd
		.uart_0_external_connection_txd                                 (<connected-to-uart_0_external_connection_txd>),                                 //                                                   .txd
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_addr  (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_addr>),  // w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end.sdram_addr
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ba    (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ba>),    //                                                   .sdram_ba
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cas_n (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cas_n>), //                                                   .sdram_cas_n
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cke   (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cke>),   //                                                   .sdram_cke
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cs_n  (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cs_n>),  //                                                   .sdram_cs_n
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dq    (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dq>),    //                                                   .sdram_dq
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dqm   (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dqm>),   //                                                   .sdram_dqm
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ras_n (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ras_n>), //                                                   .sdram_ras_n
		.w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_we_n  (<connected-to-w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_we_n>)   //                                                   .sdram_we_n
	);

