// Seed: 3152828459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    input wor  _id_0,
    input tri0 id_1
);
  logic [id_0 : 1 'b0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  logic [id_4 : 1] id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9
  );
  wire id_11;
endmodule
