<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 336
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.83 --||-- Mem Ch  0: Reads (MB/s):  9319.95 --|
|--            Writes(MB/s):    24.11 --||--            Writes(MB/s):  5950.60 --|
|-- Mem Ch  1: Reads (MB/s):    62.50 --||-- Mem Ch  1: Reads (MB/s):  9316.15 --|
|--            Writes(MB/s):    20.38 --||--            Writes(MB/s):  5944.05 --|
|-- Mem Ch  2: Reads (MB/s):    69.14 --||-- Mem Ch  2: Reads (MB/s):  9340.22 --|
|--            Writes(MB/s):    23.88 --||--            Writes(MB/s):  5950.42 --|
|-- Mem Ch  3: Reads (MB/s):    64.53 --||-- Mem Ch  3: Reads (MB/s):  9336.60 --|
|--            Writes(MB/s):    20.08 --||--            Writes(MB/s):  5947.17 --|
|-- NODE 0 Mem Read (MB/s) :   268.99 --||-- NODE 1 Mem Read (MB/s) : 37312.91 --|
|-- NODE 0 Mem Write(MB/s) :    88.45 --||-- NODE 1 Mem Write(MB/s) : 23792.24 --|
|-- NODE 0 P. Write (T/s):     124392 --||-- NODE 1 P. Write (T/s):     449825 --|
|-- NODE 0 Memory (MB/s):      357.44 --||-- NODE 1 Memory (MB/s):    61105.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37581.91                --|
            |--                System Write Throughput(MB/s):      23880.69                --|
            |--               System Memory Throughput(MB/s):      61462.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 426
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     121 M       336 K  2078 K   612 K    169 M     0     144  
 1     163 M       166 K    61 M   610 M     92 M     0    2272 K
-----------------------------------------------------------------------
 *     284 M       503 K    63 M   611 M    261 M     0    2272 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 45.69        
Core2: 23.26        Core3: 49.70        
Core4: 22.71        Core5: 48.55        
Core6: 23.77        Core7: 38.71        
Core8: 23.49        Core9: 37.96        
Core10: 22.56        Core11: 56.66        
Core12: 22.29        Core13: 56.64        
Core14: 22.98        Core15: 56.60        
Core16: 26.14        Core17: 31.33        
Core18: 27.14        Core19: 27.99        
Core20: 26.49        Core21: 39.25        
Core22: 25.46        Core23: 32.06        
Core24: 24.93        Core25: 38.46        
Core26: 26.25        Core27: 56.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 45.16
DDR read Latency(ns)
Socket0: 43355.07
Socket1: 145.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.84        Core1: 45.19        
Core2: 23.42        Core3: 49.16        
Core4: 22.31        Core5: 45.98        
Core6: 22.60        Core7: 38.45        
Core8: 22.42        Core9: 36.80        
Core10: 23.21        Core11: 56.39        
Core12: 23.68        Core13: 55.80        
Core14: 23.57        Core15: 56.45        
Core16: 24.14        Core17: 30.49        
Core18: 25.68        Core19: 30.17        
Core20: 25.82        Core21: 39.54        
Core22: 25.69        Core23: 33.52        
Core24: 25.61        Core25: 37.81        
Core26: 25.70        Core27: 56.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 45.02
DDR read Latency(ns)
Socket0: 45019.41
Socket1: 148.13
irq_total: 459656.654931976
cpu_total: 46.46
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 99.87
cpu_8: 0.07
cpu_9: 14.70
cpu_10: 0.07
cpu_11: 99.27
cpu_12: 0.13
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 100.00
cpu_16: 0.07
cpu_17: 92.35
cpu_18: 0.13
cpu_19: 99.53
cpu_20: 0.07
cpu_21: 96.81
cpu_22: 0.07
cpu_23: 99.93
cpu_24: 0.13
cpu_25: 96.87
cpu_26: 0.20
cpu_27: 99.53
enp130s0f0_tx_bytes_phy: 5234033198
enp130s0f1_tx_bytes_phy: 4819317499
enp4s0f0_tx_bytes_phy: 4282411981
enp4s0f1_tx_bytes_phy: 2989904204
Total_tx_bytes_phy: 17325666882
enp130s0f0_tx_bytes: 5231796019
enp130s0f1_tx_bytes: 4817149027
enp4s0f0_tx_bytes: 4280486773
enp4s0f1_tx_bytes: 2987514334
Total_tx_bytes: 17316946153
enp130s0f0_rx_packets: 343882
enp130s0f1_rx_packets: 416243
enp4s0f0_rx_packets: 534376
enp4s0f1_rx_packets: 734086
Total_rx_packets: 2028587
enp130s0f0_tx_packets_phy: 598085
enp130s0f1_tx_packets_phy: 550192
enp4s0f0_tx_packets_phy: 490660
enp4s0f1_tx_packets_phy: 375087
Total_tx_packets_phy: 2014024
enp130s0f0_rx_packets_phy: 343957
enp130s0f1_rx_packets_phy: 416400
enp4s0f0_rx_packets_phy: 534369
enp4s0f1_rx_packets_phy: 734105
Total_rx_packets_phy: 2028831
enp130s0f0_rx_bytes: 2592668049
enp130s0f1_rx_bytes: 3208926807
enp4s0f0_rx_bytes: 4362762011
enp4s0f1_rx_bytes: 6351596880
Total_rx_bytes: 16515953747
enp130s0f0_tx_packets: 597950
enp130s0f1_tx_packets: 549621
enp4s0f0_tx_packets: 490584
enp4s0f1_tx_packets: 359966
Total_tx_packets: 1998121
enp130s0f0_rx_bytes_phy: 2610317060
enp130s0f1_rx_bytes_phy: 3230469343
enp4s0f0_rx_bytes_phy: 4392174403
enp4s0f1_rx_bytes_phy: 6394634509
Total_rx_bytes_phy: 16627595315


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 46.70        
Core2: 23.97        Core3: 49.31        
Core4: 14.95        Core5: 46.94        
Core6: 20.86        Core7: 39.09        
Core8: 21.18        Core9: 37.05        
Core10: 19.54        Core11: 56.53        
Core12: 19.92        Core13: 55.73        
Core14: 22.80        Core15: 56.68        
Core16: 23.79        Core17: 30.95        
Core18: 25.77        Core19: 30.13        
Core20: 24.00        Core21: 38.98        
Core22: 23.92        Core23: 33.21        
Core24: 24.33        Core25: 38.46        
Core26: 24.30        Core27: 56.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.20
Socket1: 45.36
DDR read Latency(ns)
Socket0: 44650.14
Socket1: 148.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 44.69        
Core2: 23.55        Core3: 49.74        
Core4: 22.25        Core5: 46.54        
Core6: 24.23        Core7: 38.70        
Core8: 23.18        Core9: 36.38        
Core10: 21.82        Core11: 56.62        
Core12: 22.27        Core13: 56.50        
Core14: 23.13        Core15: 56.84        
Core16: 23.82        Core17: 31.82        
Core18: 23.93        Core19: 30.84        
Core20: 25.84        Core21: 39.19        
Core22: 25.52        Core23: 33.29        
Core24: 26.34        Core25: 39.01        
Core26: 24.47        Core27: 56.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.91
Socket1: 45.46
DDR read Latency(ns)
Socket0: 45426.62
Socket1: 147.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 44.98        
Core2: 23.31        Core3: 49.32        
Core4: 24.77        Core5: 46.31        
Core6: 24.05        Core7: 38.82        
Core8: 21.82        Core9: 36.33        
Core10: 22.27        Core11: 56.25        
Core12: 23.02        Core13: 55.84        
Core14: 23.11        Core15: 56.16        
Core16: 23.96        Core17: 29.88        
Core18: 25.53        Core19: 29.34        
Core20: 25.58        Core21: 38.97        
Core22: 25.94        Core23: 32.04        
Core24: 26.35        Core25: 38.56        
Core26: 25.18        Core27: 56.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.04
Socket1: 44.76
DDR read Latency(ns)
Socket0: 45815.77
Socket1: 149.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 45.32        
Core2: 23.56        Core3: 49.23        
Core4: 23.37        Core5: 46.98        
Core6: 24.02        Core7: 38.39        
Core8: 22.98        Core9: 36.72        
Core10: 21.44        Core11: 56.52        
Core12: 22.42        Core13: 55.50        
Core14: 22.70        Core15: 56.59        
Core16: 24.06        Core17: 31.66        
Core18: 24.56        Core19: 29.07        
Core20: 24.16        Core21: 38.80        
Core22: 23.59        Core23: 31.31        
Core24: 25.18        Core25: 38.39        
Core26: 23.40        Core27: 56.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.57
Socket1: 44.92
DDR read Latency(ns)
Socket0: 44874.21
Socket1: 148.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1484
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14441093562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14441098882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220617080; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220617080; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7220621997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7220621997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220625028; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220625028; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7220630128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7220630128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017221512; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4588888; Consumed Joules: 280.08; Watts: 46.65; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2359696; Consumed DRAM Joules: 36.10; DRAM Watts: 6.01
S1P0; QPIClocks: 14441178486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14441182046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220674283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220674283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7220674410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7220674410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220674545; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220674545; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7220674365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7220674365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012277912; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9728814; Consumed Joules: 593.80; Watts: 98.90; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6649059; Consumed DRAM Joules: 101.73; DRAM Watts: 16.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     125 K    777 K    0.84    0.08    0.00    0.02     7560        0        1     69
   1    1     0.12   0.10   1.20    1.20     131 M    161 M    0.18    0.23    0.11    0.13     1736    12678       19     48
   2    0     0.00   0.50   0.00    0.60      35 K    252 K    0.86    0.10    0.00    0.02      952        0        0     68
   3    1     0.22   0.19   1.20    1.20     115 M    143 M    0.19    0.26    0.05    0.06     1960    10916       56     48
   4    0     0.00   0.68   0.00    0.60      16 K     77 K    0.79    0.14    0.00    0.01     1848        2        0     69
   5    1     0.19   0.16   1.20    1.20     124 M    154 M    0.19    0.25    0.07    0.08     2520    12088       30     49
   6    0     0.00   0.49   0.00    0.60    7907       90 K    0.91    0.12    0.00    0.02     1848        0        0     68
   7    1     0.24   0.20   1.20    1.20      96 M    125 M    0.23    0.33    0.04    0.05     1904     7569      548     48
   8    0     0.00   0.56   0.00    0.60    7213       85 K    0.92    0.15    0.00    0.02      168        0        1     67
   9    1     0.09   0.55   0.17    0.60    3734 K   7260 K    0.49    0.17    0.00    0.01        0      118       18     50
  10    0     0.00   0.53   0.00    0.60    7301       78 K    0.91    0.16    0.00    0.02      224        0        0     67
  11    1     0.08   0.07   1.19    1.20     179 M    205 M    0.13    0.15    0.22    0.26     1456    11392       18     46
  12    0     0.00   0.72   0.00    0.60      20 K    104 K    0.81    0.22    0.00    0.01      952        1        0     68
  13    1     0.21   0.18   1.20    1.20     141 M    169 M    0.16    0.20    0.07    0.08     2968    15063      142     46
  14    0     0.00   0.54   0.00    0.60    7481       64 K    0.88    0.16    0.00    0.02      224        0        0     68
  15    1     0.14   0.11   1.20    1.20     154 M    181 M    0.15    0.19    0.11    0.13     2912    10119       40     46
  16    0     0.00   0.50   0.00    0.60    7122       75 K    0.91    0.17    0.00    0.02      504        1        0     68
  17    1     0.17   0.15   1.11    1.20      83 M    111 M    0.26    0.35    0.05    0.07     2240     7672      102     46
  18    0     0.00   0.49   0.00    0.60    8301       87 K    0.90    0.12    0.00    0.02      560        0        0     69
  19    1     0.24   0.20   1.20    1.20      84 M    113 M    0.26    0.36    0.03    0.05     3360     8441       57     48
  20    0     0.00   0.47   0.00    0.61    7214       71 K    0.90    0.11    0.00    0.02      112        0        0     68
  21    1     0.22   0.19   1.17    1.20      94 M    126 M    0.25    0.29    0.04    0.06     2744     8018      450     48
  22    0     0.00   0.43   0.00    0.60    5694       63 K    0.91    0.10    0.00    0.02       56        0        0     69
  23    1     0.26   0.22   1.20    1.20      85 M    121 M    0.29    0.36    0.03    0.05     4648     8986       26     48
  24    0     0.00   0.40   0.00    0.60    5896       59 K    0.90    0.09    0.00    0.02      168        0        0     69
  25    1     0.22   0.19   1.17    1.20      95 M    123 M    0.23    0.31    0.04    0.06     3304     8412       32     48
  26    0     0.00   0.42   0.00    0.60    6529       64 K    0.90    0.10    0.00    0.02      504        0        0     69
  27    1     0.11   0.09   1.20    1.20     160 M    187 M    0.14    0.19    0.14    0.17     1400    11052       49     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     267 K   1952 K    0.86    0.11    0.00    0.02    15680        4        1     60
 SKT    1     0.18   0.16   1.11    1.19    1552 M   1933 M    0.20    0.26    0.06    0.08    33152   132524     1587     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.56    1.19    1552 M   1935 M    0.20    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.03 %

 C1 core residency: 5.94 %; C3 core residency: 0.07 %; C6 core residency: 46.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       53 G     53 G   |   55%    55%   
 SKT    1       43 G     43 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  192 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.31     0.44     234.57      29.93         163.17
 SKT   1    184.38    116.80     496.40      84.54         191.07
---------------------------------------------------------------------------------------------------------------
       *    185.69    117.24     730.97     114.47         191.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b77
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.92 --||-- Mem Ch  0: Reads (MB/s):  9280.65 --|
|--            Writes(MB/s):    25.84 --||--            Writes(MB/s):  5960.76 --|
|-- Mem Ch  1: Reads (MB/s):    63.15 --||-- Mem Ch  1: Reads (MB/s):  9283.83 --|
|--            Writes(MB/s):    21.45 --||--            Writes(MB/s):  5956.17 --|
|-- Mem Ch  2: Reads (MB/s):    68.76 --||-- Mem Ch  2: Reads (MB/s):  9305.18 --|
|--            Writes(MB/s):    25.63 --||--            Writes(MB/s):  5960.71 --|
|-- Mem Ch  3: Reads (MB/s):    65.32 --||-- Mem Ch  3: Reads (MB/s):  9302.99 --|
|--            Writes(MB/s):    21.38 --||--            Writes(MB/s):  5957.35 --|
|-- NODE 0 Mem Read (MB/s) :   269.15 --||-- NODE 1 Mem Read (MB/s) : 37172.66 --|
|-- NODE 0 Mem Write(MB/s) :    94.30 --||-- NODE 1 Mem Write(MB/s) : 23835.00 --|
|-- NODE 0 P. Write (T/s):     124369 --||-- NODE 1 P. Write (T/s):     425522 --|
|-- NODE 0 Memory (MB/s):      363.45 --||-- NODE 1 Memory (MB/s):    61007.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37441.80                --|
            |--                System Write Throughput(MB/s):      23929.30                --|
            |--               System Memory Throughput(MB/s):      61371.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c48
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     111 M       368 K  1714 K   643 K    159 M     0       0  
 1     150 M       171 K    52 M   603 M     97 M     0    1962 K
-----------------------------------------------------------------------
 *     262 M       539 K    54 M   604 M    257 M     0    1962 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 45.77        
Core2: 24.13        Core3: 49.80        
Core4: 25.13        Core5: 46.94        
Core6: 22.23        Core7: 37.71        
Core8: 22.45        Core9: 34.01        
Core10: 21.39        Core11: 56.11        
Core12: 21.64        Core13: 57.30        
Core14: 24.04        Core15: 57.22        
Core16: 24.45        Core17: 33.39        
Core18: 26.54        Core19: 37.39        
Core20: 25.94        Core21: 38.43        
Core22: 25.02        Core23: 31.91        
Core24: 25.10        Core25: 38.97        
Core26: 26.51        Core27: 57.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.90
Socket1: 46.04
DDR read Latency(ns)
Socket0: 44398.85
Socket1: 146.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.24        Core1: 44.20        
Core2: 24.23        Core3: 49.13        
Core4: 22.95        Core5: 46.01        
Core6: 21.68        Core7: 36.28        
Core8: 22.26        Core9: 32.53        
Core10: 21.20        Core11: 55.55        
Core12: 24.56        Core13: 56.64        
Core14: 24.71        Core15: 56.33        
Core16: 20.85        Core17: 32.67        
Core18: 22.85        Core19: 36.02        
Core20: 24.72        Core21: 39.58        
Core22: 23.21        Core23: 31.86        
Core24: 23.15        Core25: 38.33        
Core26: 23.08        Core27: 57.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 45.29
DDR read Latency(ns)
Socket0: 44177.21
Socket1: 148.24
irq_total: 436680.174990725
cpu_total: 46.46
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 97.34
cpu_8: 0.20
cpu_9: 31.00
cpu_10: 0.20
cpu_11: 83.30
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 99.87
cpu_16: 0.20
cpu_17: 91.95
cpu_18: 0.13
cpu_19: 99.87
cpu_20: 0.13
cpu_21: 98.34
cpu_22: 0.07
cpu_23: 97.87
cpu_24: 0.13
cpu_25: 98.67
cpu_26: 0.20
cpu_27: 99.93
enp130s0f0_tx_bytes_phy: 5196667044
enp130s0f1_tx_bytes_phy: 4769608065
enp4s0f0_tx_bytes_phy: 4127862248
enp4s0f1_tx_bytes_phy: 3127087326
Total_tx_bytes_phy: 17221224683
enp130s0f0_tx_packets_phy: 585128
enp130s0f1_tx_packets_phy: 548893
enp4s0f0_tx_packets_phy: 482626
enp4s0f1_tx_packets_phy: 369279
Total_tx_packets_phy: 1985926
enp130s0f0_tx_packets: 584862
enp130s0f1_tx_packets: 547727
enp4s0f0_tx_packets: 482535
enp4s0f1_tx_packets: 363093
Total_tx_packets: 1978217
enp130s0f0_tx_bytes: 5194024124
enp130s0f1_tx_bytes: 4767155414
enp4s0f0_tx_bytes: 4125914020
enp4s0f1_tx_bytes: 3125277467
Total_tx_bytes: 17212371025
enp130s0f0_rx_packets: 393868
enp130s0f1_rx_packets: 434574
enp4s0f0_rx_packets: 504648
enp4s0f1_rx_packets: 702026
Total_rx_packets: 2035116
enp130s0f0_rx_bytes: 3044511332
enp130s0f1_rx_bytes: 3284198690
enp4s0f0_rx_bytes: 4123364558
enp4s0f1_rx_bytes: 6079624094
Total_rx_bytes: 16531698674
enp130s0f0_rx_packets_phy: 394152
enp130s0f1_rx_packets_phy: 434799
enp4s0f0_rx_packets_phy: 504699
enp4s0f1_rx_packets_phy: 702050
Total_rx_packets_phy: 2035700
enp130s0f0_rx_bytes_phy: 3065358157
enp130s0f1_rx_bytes_phy: 3306687224
enp4s0f0_rx_bytes_phy: 4151708635
enp4s0f1_rx_bytes_phy: 6120671754
Total_rx_bytes_phy: 16644425770


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 45.00        
Core2: 24.23        Core3: 48.99        
Core4: 24.09        Core5: 47.21        
Core6: 22.21        Core7: 37.34        
Core8: 21.88        Core9: 33.19        
Core10: 11.17        Core11: 56.46        
Core12: 21.22        Core13: 56.89        
Core14: 15.98        Core15: 57.14        
Core16: 21.02        Core17: 33.36        
Core18: 21.50        Core19: 35.98        
Core20: 18.18        Core21: 40.90        
Core22: 22.08        Core23: 33.10        
Core24: 22.89        Core25: 38.32        
Core26: 24.25        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.11
Socket1: 46.03
DDR read Latency(ns)
Socket0: 43638.04
Socket1: 147.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.84        Core1: 46.94        
Core2: 24.08        Core3: 49.83        
Core4: 22.80        Core5: 48.50        
Core6: 21.73        Core7: 38.14        
Core8: 21.90        Core9: 34.07        
Core10: 25.33        Core11: 56.76        
Core12: 21.27        Core13: 57.81        
Core14: 22.05        Core15: 57.74        
Core16: 20.72        Core17: 33.54        
Core18: 22.58        Core19: 37.59        
Core20: 23.40        Core21: 41.91        
Core22: 23.57        Core23: 33.69        
Core24: 23.28        Core25: 38.64        
Core26: 23.45        Core27: 58.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.23
Socket1: 46.92
DDR read Latency(ns)
Socket0: 44455.52
Socket1: 145.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 45.52        
Core2: 23.76        Core3: 48.97        
Core4: 23.03        Core5: 44.44        
Core6: 21.75        Core7: 37.61        
Core8: 22.18        Core9: 33.51        
Core10: 21.24        Core11: 56.03        
Core12: 21.08        Core13: 56.68        
Core14: 21.92        Core15: 56.49        
Core16: 24.41        Core17: 31.44        
Core18: 26.18        Core19: 36.97        
Core20: 25.59        Core21: 39.45        
Core22: 24.30        Core23: 30.59        
Core24: 24.17        Core25: 37.36        
Core26: 23.71        Core27: 57.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 45.18
DDR read Latency(ns)
Socket0: 44390.81
Socket1: 148.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 46.53        
Core2: 24.25        Core3: 49.11        
Core4: 24.47        Core5: 46.21        
Core6: 22.28        Core7: 37.51        
Core8: 21.89        Core9: 34.43        
Core10: 21.87        Core11: 55.75        
Core12: 20.98        Core13: 57.02        
Core14: 23.51        Core15: 57.08        
Core16: 21.79        Core17: 32.84        
Core18: 25.02        Core19: 37.43        
Core20: 24.92        Core21: 40.58        
Core22: 22.48        Core23: 31.76        
Core24: 23.44        Core25: 37.33        
Core26: 23.08        Core27: 57.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.23
Socket1: 45.86
DDR read Latency(ns)
Socket0: 44199.60
Socket1: 146.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3559
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413255802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413260794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206728253; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206728253; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206724256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206724256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206724894; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206724894; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206717662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206717662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005618011; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4582791; Consumed Joules: 279.71; Watts: 46.58; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2354963; Consumed DRAM Joules: 36.03; DRAM Watts: 6.00
S1P0; QPIClocks: 14413324918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413328910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206748663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206748663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206748618; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206748618; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206748063; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206748063; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206748092; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206748092; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004710852; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9740557; Consumed Joules: 594.52; Watts: 99.00; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6649786; Consumed DRAM Joules: 101.74; DRAM Watts: 16.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ec1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     111 K    750 K    0.85    0.09    0.00    0.02     8400        1        0     69
   1    1     0.16   0.13   1.20    1.20     122 M    154 M    0.21    0.25    0.08    0.10     2296    13392      214     48
   2    0     0.00   0.49   0.00    0.60      30 K    242 K    0.87    0.09    0.00    0.02      280        0        0     67
   3    1     0.20   0.17   1.20    1.20     115 M    144 M    0.20    0.28    0.06    0.07     2296    13393      188     48
   4    0     0.00   0.46   0.00    0.61    8197       74 K    0.89    0.11    0.00    0.02      952        0        1     69
   5    1     0.13   0.10   1.20    1.20     132 M    162 M    0.18    0.23    0.11    0.13     3640    14141       18     48
   6    0     0.00   0.42   0.00    0.60    6289       61 K    0.90    0.09    0.00    0.02      504        0        0     68
   7    1     0.20   0.17   1.17    1.20      94 M    122 M    0.23    0.32    0.05    0.06     1960     8501      581     48
   8    0     0.00   0.41   0.00    0.60    5078       72 K    0.93    0.13    0.00    0.02      224        0        0     67
   9    1     0.22   0.63   0.36    0.82    7106 K     11 M    0.40    0.36    0.00    0.01      168      207      233     49
  10    0     0.00   0.47   0.00    0.60      10 K     96 K    0.90    0.13    0.00    0.02     2520        0        0     67
  11    1     0.08   0.07   1.01    1.20     147 M    169 M    0.13    0.16    0.20    0.23     2016    14114       47     47
  12    0     0.00   0.51   0.00    0.61      39 K    369 K    0.89    0.12    0.00    0.02     1008        0        1     68
  13    1     0.13   0.11   1.20    1.20     159 M    185 M    0.14    0.18    0.12    0.14     1064    10303      154     46
  14    0     0.01   0.52   0.01    0.60     216 K   1947 K    0.89    0.12    0.00    0.03      616        1        1     68
  15    1     0.09   0.08   1.20    1.20     166 M    193 M    0.14    0.17    0.18    0.21     2800    13184       46     46
  16    0     0.01   0.52   0.01    0.60     160 K   1479 K    0.89    0.11    0.00    0.03      672        0        1     68
  17    1     0.17   0.15   1.11    1.20      84 M    112 M    0.25    0.33    0.05    0.07     3192     8953       76     46
  18    0     0.00   0.50   0.00    0.60      63 K    590 K    0.89    0.07    0.00    0.03      448        0        0     69
  19    1     0.26   0.21   1.20    1.20      93 M    122 M    0.23    0.31    0.04    0.05     3080    11772       36     48
  20    0     0.00   0.55   0.00    0.60      40 K    227 K    0.82    0.10    0.00    0.02      896        1        0     69
  21    1     0.25   0.21   1.18    1.20      96 M    125 M    0.23    0.29    0.04    0.05      896     9961      535     48
  22    0     0.00   0.45   0.00    0.60    6441       67 K    0.90    0.09    0.00    0.02      224        0        0     69
  23    1     0.20   0.17   1.18    1.20      88 M    120 M    0.27    0.34    0.04    0.06     4368    10718       89     48
  24    0     0.00   0.57   0.00    0.60      48 K    117 K    0.58    0.20    0.01    0.02     4144        2        3     70
  25    1     0.24   0.20   1.19    1.20      94 M    124 M    0.24    0.33    0.04    0.05     2632    10329       63     48
  26    0     0.00   0.41   0.00    0.60    3384       47 K    0.93    0.08    0.00    0.02      392        0        0     69
  27    1     0.15   0.13   1.20    1.20     152 M    178 M    0.15    0.18    0.10    0.12     2800    20130       17     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.50   0.00    0.60     750 K   6143 K    0.88    0.11    0.00    0.02    21280        5        7     60
 SKT    1     0.18   0.16   1.11    1.19    1555 M   1926 M    0.19    0.25    0.06    0.08    33208   159098     2297     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.56    1.18    1556 M   1933 M    0.19    0.25    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.22 %

 C1 core residency: 5.08 %; C3 core residency: 0.31 %; C6 core residency: 47.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  188 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.46     233.88      29.95         177.07
 SKT   1    184.33    118.01     497.99      84.63         191.78
---------------------------------------------------------------------------------------------------------------
       *    185.66    118.47     731.87     114.58         191.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fac
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.65 --||-- Mem Ch  0: Reads (MB/s):  9249.92 --|
|--            Writes(MB/s):    25.56 --||--            Writes(MB/s):  5929.48 --|
|-- Mem Ch  1: Reads (MB/s):    60.98 --||-- Mem Ch  1: Reads (MB/s):  9247.87 --|
|--            Writes(MB/s):    21.46 --||--            Writes(MB/s):  5922.44 --|
|-- Mem Ch  2: Reads (MB/s):    66.21 --||-- Mem Ch  2: Reads (MB/s):  9269.18 --|
|--            Writes(MB/s):    25.45 --||--            Writes(MB/s):  5928.40 --|
|-- Mem Ch  3: Reads (MB/s):    61.92 --||-- Mem Ch  3: Reads (MB/s):  9263.61 --|
|--            Writes(MB/s):    21.38 --||--            Writes(MB/s):  5922.83 --|
|-- NODE 0 Mem Read (MB/s) :   259.75 --||-- NODE 1 Mem Read (MB/s) : 37030.59 --|
|-- NODE 0 Mem Write(MB/s) :    93.85 --||-- NODE 1 Mem Write(MB/s) : 23703.16 --|
|-- NODE 0 P. Write (T/s):     124476 --||-- NODE 1 P. Write (T/s):     419661 --|
|-- NODE 0 Memory (MB/s):      353.60 --||-- NODE 1 Memory (MB/s):    60733.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37290.34                --|
            |--                System Write Throughput(MB/s):      23797.00                --|
            |--               System Memory Throughput(MB/s):      61087.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 108c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     124 M       341 K  2895 K  2275 K    169 M     0    1368  
 1     168 M       174 K    59 M   629 M     94 M     0    2145 K
-----------------------------------------------------------------------
 *     293 M       516 K    61 M   631 M    264 M     0    2146 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.96        Core1: 43.06        
Core2: 21.74        Core3: 48.11        
Core4: 22.15        Core5: 46.89        
Core6: 23.49        Core7: 36.22        
Core8: 23.96        Core9: 36.95        
Core10: 24.01        Core11: 56.86        
Core12: 23.78        Core13: 56.65        
Core14: 24.96        Core15: 56.42        
Core16: 21.79        Core17: 31.23        
Core18: 23.86        Core19: 25.94        
Core20: 22.18        Core21: 39.45        
Core22: 22.33        Core23: 35.85        
Core24: 23.40        Core25: 38.96        
Core26: 23.49        Core27: 56.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 44.67
DDR read Latency(ns)
Socket0: 44740.10
Socket1: 144.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.93        Core1: 43.90        
Core2: 21.96        Core3: 48.85        
Core4: 21.83        Core5: 47.51        
Core6: 21.97        Core7: 36.34        
Core8: 22.41        Core9: 35.32        
Core10: 22.86        Core11: 57.04        
Core12: 23.64        Core13: 56.87        
Core14: 23.99        Core15: 56.79        
Core16: 23.88        Core17: 33.66        
Core18: 26.52        Core19: 26.21        
Core20: 21.85        Core21: 40.11        
Core22: 22.64        Core23: 36.50        
Core24: 23.29        Core25: 38.92        
Core26: 22.66        Core27: 56.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.34
Socket1: 45.27
DDR read Latency(ns)
Socket0: 45966.00
Socket1: 146.22
irq_total: 456613.825917332
cpu_total: 46.63
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 93.81
cpu_8: 0.40
cpu_9: 23.35
cpu_10: 0.27
cpu_11: 100.00
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 97.54
cpu_18: 0.13
cpu_19: 99.80
cpu_20: 0.27
cpu_21: 87.49
cpu_22: 0.13
cpu_23: 99.93
cpu_24: 0.07
cpu_25: 98.20
cpu_26: 0.13
cpu_27: 99.80
enp130s0f0_rx_packets_phy: 367381
enp130s0f1_rx_packets_phy: 395324
enp4s0f0_rx_packets_phy: 535684
enp4s0f1_rx_packets_phy: 716601
Total_rx_packets_phy: 2014990
enp130s0f0_tx_bytes: 5388509613
enp130s0f1_tx_bytes: 4939290110
enp4s0f0_tx_bytes: 4320110312
enp4s0f1_tx_bytes: 3336188335
Total_tx_bytes: 17984098370
enp130s0f0_tx_packets: 607256
enp130s0f1_tx_packets: 561229
enp4s0f0_tx_packets: 494738
enp4s0f1_tx_packets: 400940
Total_tx_packets: 2064163
enp130s0f0_rx_packets: 367180
enp130s0f1_rx_packets: 395141
enp4s0f0_rx_packets: 535669
enp4s0f1_rx_packets: 716559
Total_rx_packets: 2014549
enp130s0f0_rx_bytes: 2824576578
enp130s0f1_rx_bytes: 3007889716
enp4s0f0_rx_bytes: 4423724023
enp4s0f1_rx_bytes: 6141957545
Total_rx_bytes: 16398147862
enp130s0f0_tx_bytes_phy: 5390730399
enp130s0f1_tx_bytes_phy: 4941500582
enp4s0f0_tx_bytes_phy: 4322193314
enp4s0f1_tx_bytes_phy: 3338572488
Total_tx_bytes_phy: 17992996783
enp130s0f0_rx_bytes_phy: 2843876716
enp130s0f1_rx_bytes_phy: 3028363329
enp4s0f0_rx_bytes_phy: 4453691490
enp4s0f1_rx_bytes_phy: 6183549365
Total_rx_bytes_phy: 16509480900
enp130s0f0_tx_packets_phy: 607498
enp130s0f1_tx_packets_phy: 561985
enp4s0f0_tx_packets_phy: 494839
enp4s0f1_tx_packets_phy: 412723
Total_tx_packets_phy: 2077045


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 38.79        
Core2: 23.21        Core3: 48.45        
Core4: 22.01        Core5: 45.98        
Core6: 21.90        Core7: 36.40        
Core8: 22.42        Core9: 35.17        
Core10: 23.15        Core11: 56.65        
Core12: 13.92        Core13: 56.34        
Core14: 21.18        Core15: 56.18        
Core16: 19.14        Core17: 31.12        
Core18: 20.48        Core19: 24.34        
Core20: 21.88        Core21: 39.41        
Core22: 22.35        Core23: 36.85        
Core24: 21.77        Core25: 38.46        
Core26: 23.26        Core27: 55.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 44.03
DDR read Latency(ns)
Socket0: 46071.26
Socket1: 148.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.74        Core1: 45.64        
Core2: 24.12        Core3: 48.71        
Core4: 21.84        Core5: 45.86        
Core6: 25.36        Core7: 35.67        
Core8: 24.42        Core9: 37.13        
Core10: 24.13        Core11: 56.89        
Core12: 24.06        Core13: 56.46        
Core14: 26.57        Core15: 56.52        
Core16: 23.98        Core17: 30.74        
Core18: 24.89        Core19: 27.92        
Core20: 21.85        Core21: 38.83        
Core22: 22.04        Core23: 37.57        
Core24: 21.93        Core25: 39.05        
Core26: 22.27        Core27: 56.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 45.04
DDR read Latency(ns)
Socket0: 45873.39
Socket1: 147.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.71        Core1: 44.82        
Core2: 24.13        Core3: 47.89        
Core4: 21.80        Core5: 45.99        
Core6: 26.20        Core7: 34.91        
Core8: 23.97        Core9: 36.42        
Core10: 23.40        Core11: 56.40        
Core12: 24.66        Core13: 56.21        
Core14: 23.92        Core15: 56.10        
Core16: 23.82        Core17: 30.63        
Core18: 25.08        Core19: 27.54        
Core20: 21.71        Core21: 38.82        
Core22: 22.28        Core23: 37.15        
Core24: 22.30        Core25: 38.15        
Core26: 24.03        Core27: 55.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.52
Socket1: 44.60
DDR read Latency(ns)
Socket0: 45298.88
Socket1: 147.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 47.92        
Core2: 22.99        Core3: 48.62        
Core4: 23.01        Core5: 47.29        
Core6: 24.72        Core7: 36.17        
Core8: 23.15        Core9: 37.58        
Core10: 23.77        Core11: 56.92        
Core12: 23.50        Core13: 56.38        
Core14: 22.07        Core15: 56.45        
Core16: 23.41        Core17: 29.65        
Core18: 24.77        Core19: 29.03        
Core20: 23.93        Core21: 39.77        
Core22: 22.03        Core23: 37.49        
Core24: 21.84        Core25: 37.94        
Core26: 22.39        Core27: 56.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.54
Socket1: 45.34
DDR read Latency(ns)
Socket0: 46249.05
Socket1: 147.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4677
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419548618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419552086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209878465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209878465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209874536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209874536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209869973; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209869973; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209868781; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209868781; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008230471; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4591591; Consumed Joules: 280.25; Watts: 46.65; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355353; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14419602538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419604442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209886965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209886965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209886627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209886627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209886445; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209886445; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209885601; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209885601; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007682643; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9771762; Consumed Joules: 596.42; Watts: 99.27; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6641448; Consumed DRAM Joules: 101.61; DRAM Watts: 16.91
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1332
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     137 K    966 K    0.86    0.08    0.00    0.02     8008        1        0     69
   1    1     0.15   0.13   1.20    1.20     125 M    159 M    0.22    0.25    0.08    0.11     3136    16467       42     48
   2    0     0.00   0.47   0.00    0.60      39 K    303 K    0.87    0.09    0.00    0.02      168        0        0     67
   3    1     0.17   0.15   1.20    1.20     124 M    152 M    0.18    0.27    0.07    0.09     1960    13409      100     48
   4    0     0.00   0.43   0.00    0.60    5420       58 K    0.91    0.11    0.00    0.02      224        0        0     68
   5    1     0.17   0.14   1.20    1.20     127 M    157 M    0.19    0.24    0.08    0.09     3808    12839      150     48
   6    0     0.00   0.45   0.00    0.60    7276       60 K    0.88    0.11    0.00    0.02      280        0        0     68
   7    1     0.18   0.16   1.14    1.20      92 M    120 M    0.23    0.32    0.05    0.07     2240     8054      497     48
   8    0     0.00   0.40   0.00    0.60    6316       80 K    0.92    0.11    0.00    0.02      112        0        0     67
   9    1     0.17   0.58   0.28    0.74    6081 K   9768 K    0.38    0.34    0.00    0.01       56      190      113     49
  10    0     0.00   0.41   0.00    0.60    6055       61 K    0.90    0.15    0.00    0.02     1120        0        0     66
  11    1     0.12   0.10   1.20    1.20     166 M    194 M    0.14    0.18    0.14    0.16     2128    11829       25     46
  12    0     0.00   0.45   0.00    0.60    6772       72 K    0.91    0.17    0.00    0.02     1456        0        0     68
  13    1     0.18   0.15   1.20    1.20     152 M    179 M    0.15    0.19    0.08    0.10     1904    12889       30     46
  14    0     0.00   0.40   0.00    0.60    5491       57 K    0.90    0.14    0.00    0.02      280        0        0     68
  15    1     0.15   0.12   1.20    1.20     158 M    184 M    0.14    0.19    0.11    0.12     1512    13164       58     46
  16    0     0.00   0.50   0.01    0.60      76 K    678 K    0.89    0.12    0.00    0.02      448        0        0     68
  17    1     0.22   0.18   1.18    1.20      87 M    118 M    0.26    0.34    0.04    0.05     3416     8588      180     46
  18    0     0.00   0.50   0.01    0.60      77 K    715 K    0.89    0.07    0.00    0.03      616        0        0     69
  19    1     0.22   0.19   1.20    1.20      81 M    116 M    0.30    0.40    0.04    0.05     3808     9879       21     48
  20    0     0.00   0.48   0.00    0.60      27 K    272 K    0.90    0.07    0.00    0.03      168        0        0     69
  21    1     0.16   0.15   1.06    1.20      92 M    120 M    0.23    0.27    0.06    0.08     3360     9116      410     48
  22    0     0.00   0.50   0.01    0.60     102 K    972 K    0.89    0.07    0.00    0.03       56        1        0     69
  23    1     0.29   0.24   1.20    1.20      95 M    130 M    0.26    0.33    0.03    0.04     3304    11962      176     48
  24    0     0.00   0.53   0.01    0.60     135 K   1094 K    0.88    0.07    0.00    0.03     2128        0        3     69
  25    1     0.23   0.20   1.18    1.20      96 M    126 M    0.24    0.30    0.04    0.05     1736    10126       26     48
  26    0     0.00   0.51   0.01    0.60     106 K   1026 K    0.90    0.06    0.00    0.03     1568        0        1     69
  27    1     0.13   0.11   1.20    1.20     157 M    184 M    0.15    0.19    0.12    0.14      616     7101       36     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     741 K   6421 K    0.88    0.08    0.00    0.02    16632        2        4     60
 SKT    1     0.18   0.16   1.12    1.19    1565 M   1954 M    0.20    0.26    0.06    0.08    32984   145613     1864     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.56    1.18    1566 M   1961 M    0.20    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.38 %

 C1 core residency: 5.07 %; C3 core residency: 0.17 %; C6 core residency: 47.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   55%    54%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  193 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.29     0.47     234.63      30.06         176.41
 SKT   1    185.49    118.01     499.75      84.78         193.62
---------------------------------------------------------------------------------------------------------------
       *    186.78    118.49     734.38     114.84         193.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 141e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.47 --||-- Mem Ch  0: Reads (MB/s):  9374.92 --|
|--            Writes(MB/s):    24.34 --||--            Writes(MB/s):  5978.38 --|
|-- Mem Ch  1: Reads (MB/s):    56.97 --||-- Mem Ch  1: Reads (MB/s):  9372.89 --|
|--            Writes(MB/s):    20.45 --||--            Writes(MB/s):  5973.12 --|
|-- Mem Ch  2: Reads (MB/s):    64.58 --||-- Mem Ch  2: Reads (MB/s):  9394.59 --|
|--            Writes(MB/s):    24.20 --||--            Writes(MB/s):  5978.19 --|
|-- Mem Ch  3: Reads (MB/s):    60.19 --||-- Mem Ch  3: Reads (MB/s):  9385.17 --|
|--            Writes(MB/s):    20.27 --||--            Writes(MB/s):  5974.29 --|
|-- NODE 0 Mem Read (MB/s) :   248.21 --||-- NODE 1 Mem Read (MB/s) : 37527.57 --|
|-- NODE 0 Mem Write(MB/s) :    89.26 --||-- NODE 1 Mem Write(MB/s) : 23903.98 --|
|-- NODE 0 P. Write (T/s):     124397 --||-- NODE 1 P. Write (T/s):     435425 --|
|-- NODE 0 Memory (MB/s):      337.47 --||-- NODE 1 Memory (MB/s):    61431.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37775.78                --|
            |--                System Write Throughput(MB/s):      23993.23                --|
            |--               System Memory Throughput(MB/s):      61769.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14f0
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     114 M       341 K  2528 K  2144 K    168 M    36    1488  
 1     156 M       169 K    58 M   597 M     94 M   384    2107 K
-----------------------------------------------------------------------
 *     270 M       510 K    61 M   599 M    263 M   420    2109 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.14        Core1: 49.61        
Core2: 23.43        Core3: 50.69        
Core4: 25.23        Core5: 49.08        
Core6: 26.22        Core7: 40.25        
Core8: 21.59        Core9: 38.01        
Core10: 21.32        Core11: 59.24        
Core12: 21.38        Core13: 58.67        
Core14: 21.17        Core15: 58.70        
Core16: 21.86        Core17: 34.74        
Core18: 25.37        Core19: 32.39        
Core20: 24.02        Core21: 38.22        
Core22: 23.31        Core23: 37.34        
Core24: 25.47        Core25: 39.48        
Core26: 25.88        Core27: 58.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.20
Socket1: 47.56
DDR read Latency(ns)
Socket0: 47301.73
Socket1: 144.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 49.82        
Core2: 23.96        Core3: 50.84        
Core4: 24.66        Core5: 48.37        
Core6: 24.69        Core7: 40.55        
Core8: 21.96        Core9: 39.37        
Core10: 21.11        Core11: 58.80        
Core12: 21.47        Core13: 58.45        
Core14: 21.64        Core15: 57.95        
Core16: 23.90        Core17: 32.48        
Core18: 25.51        Core19: 31.64        
Core20: 24.58        Core21: 40.57        
Core22: 25.23        Core23: 36.46        
Core24: 24.28        Core25: 38.88        
Core26: 26.47        Core27: 58.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.20
Socket1: 47.21
DDR read Latency(ns)
Socket0: 48949.60
Socket1: 147.91
irq_total: 431084.837274098
cpu_total: 46.65
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 98.67
cpu_8: 1.40
cpu_9: 20.49
cpu_10: 0.73
cpu_11: 98.87
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 99.14
cpu_16: 0.13
cpu_17: 96.81
cpu_18: 0.07
cpu_19: 97.41
cpu_20: 0.07
cpu_21: 96.67
cpu_22: 0.07
cpu_23: 100.00
cpu_24: 0.07
cpu_25: 92.88
cpu_26: 0.20
cpu_27: 99.80
enp130s0f0_tx_packets: 555244
enp130s0f1_tx_packets: 559537
enp4s0f0_tx_packets: 502163
enp4s0f1_tx_packets: 342326
Total_tx_packets: 1959270
enp130s0f0_rx_bytes: 3084135884
enp130s0f1_rx_bytes: 2979863198
enp4s0f0_rx_bytes: 4320048064
enp4s0f1_rx_bytes: 6011186473
Total_rx_bytes: 16395233619
enp130s0f0_tx_bytes_phy: 4926514733
enp130s0f1_tx_bytes_phy: 4875941754
enp4s0f0_tx_bytes_phy: 4396504756
enp4s0f1_tx_bytes_phy: 2953187934
Total_tx_bytes_phy: 17152149177
enp130s0f0_rx_packets: 391401
enp130s0f1_rx_packets: 378342
enp4s0f0_rx_packets: 522335
enp4s0f1_rx_packets: 695134
Total_rx_packets: 1987212
enp130s0f0_tx_bytes: 4924178873
enp130s0f1_tx_bytes: 4873847845
enp4s0f0_tx_bytes: 4394430744
enp4s0f1_tx_bytes: 2950739755
Total_tx_bytes: 17143197217
enp130s0f0_tx_packets_phy: 555701
enp130s0f1_tx_packets_phy: 560508
enp4s0f0_tx_packets_phy: 502303
enp4s0f1_tx_packets_phy: 353895
Total_tx_packets_phy: 1972407
enp130s0f0_rx_packets_phy: 391508
enp130s0f1_rx_packets_phy: 378491
enp4s0f0_rx_packets_phy: 522372
enp4s0f1_rx_packets_phy: 695153
Total_rx_packets_phy: 1987524
enp130s0f0_rx_bytes_phy: 3105208719
enp130s0f1_rx_bytes_phy: 2999633007
enp4s0f0_rx_bytes_phy: 4349547335
enp4s0f1_rx_bytes_phy: 6051837699
Total_rx_bytes_phy: 16506226760


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.33        Core1: 50.55        
Core2: 22.90        Core3: 50.85        
Core4: 21.91        Core5: 47.06        
Core6: 20.96        Core7: 40.81        
Core8: 15.56        Core9: 41.16        
Core10: 20.95        Core11: 59.04        
Core12: 21.21        Core13: 58.27        
Core14: 18.87        Core15: 58.55        
Core16: 20.26        Core17: 33.06        
Core18: 24.80        Core19: 32.64        
Core20: 25.23        Core21: 39.43        
Core22: 24.14        Core23: 36.44        
Core24: 21.55        Core25: 39.40        
Core26: 22.00        Core27: 58.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 47.38
DDR read Latency(ns)
Socket0: 48199.40
Socket1: 147.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 51.43        
Core2: 24.15        Core3: 50.59        
Core4: 24.06        Core5: 50.15        
Core6: 26.81        Core7: 40.97        
Core8: 23.79        Core9: 40.84        
Core10: 21.07        Core11: 59.21        
Core12: 21.03        Core13: 58.45        
Core14: 22.05        Core15: 58.57        
Core16: 22.00        Core17: 33.98        
Core18: 24.62        Core19: 31.89        
Core20: 22.64        Core21: 38.95        
Core22: 26.32        Core23: 36.60        
Core24: 23.66        Core25: 39.05        
Core26: 26.62        Core27: 58.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.98
Socket1: 47.64
DDR read Latency(ns)
Socket0: 48696.69
Socket1: 146.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 50.09        
Core2: 23.58        Core3: 51.01        
Core4: 24.08        Core5: 49.95        
Core6: 24.03        Core7: 40.36        
Core8: 23.46        Core9: 38.69        
Core10: 20.88        Core11: 59.23        
Core12: 21.07        Core13: 58.29        
Core14: 21.30        Core15: 58.68        
Core16: 22.42        Core17: 33.96        
Core18: 25.37        Core19: 32.30        
Core20: 23.40        Core21: 38.73        
Core22: 27.03        Core23: 37.19        
Core24: 22.89        Core25: 39.85        
Core26: 26.51        Core27: 58.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 47.64
DDR read Latency(ns)
Socket0: 48733.45
Socket1: 147.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.43        Core1: 50.05        
Core2: 23.34        Core3: 50.69        
Core4: 24.80        Core5: 50.43        
Core6: 24.22        Core7: 41.47        
Core8: 24.75        Core9: 39.80        
Core10: 21.23        Core11: 59.06        
Core12: 21.42        Core13: 58.53        
Core14: 21.25        Core15: 58.38        
Core16: 21.04        Core17: 33.07        
Core18: 21.96        Core19: 32.74        
Core20: 25.16        Core21: 39.73        
Core22: 25.55        Core23: 37.60        
Core24: 25.16        Core25: 39.57        
Core26: 25.92        Core27: 58.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 47.81
DDR read Latency(ns)
Socket0: 48448.58
Socket1: 147.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5781
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14424818078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14424821350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212496997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212496997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7212497283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7212497283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212495572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212495572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7212496027; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7212496027; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010425245; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4619182; Consumed Joules: 281.93; Watts: 46.96; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2345489; Consumed DRAM Joules: 35.89; DRAM Watts: 5.98
S1P0; QPIClocks: 14424875094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14424877318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212521306; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212521306; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7212521107; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7212521107; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212521097; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212521097; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7212521142; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7212521142; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016517489; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9771984; Consumed Joules: 596.43; Watts: 99.34; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6678217; Consumed DRAM Joules: 102.18; DRAM Watts: 17.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1766
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     109 K    764 K    0.86    0.08    0.00    0.02     8344        0        1     69
   1    1     0.17   0.14   1.20    1.20     127 M    156 M    0.19    0.21    0.08    0.09     2520    13403       29     48
   2    0     0.00   0.46   0.00    0.60      29 K    238 K    0.88    0.09    0.00    0.02      672        1        0     67
   3    1     0.18   0.15   1.20    1.20     117 M    144 M    0.18    0.27    0.07    0.08     1960    12331       73     48
   4    0     0.00   0.46   0.00    0.60    6991       67 K    0.90    0.10    0.00    0.02      784        0        0     69
   5    1     0.16   0.13   1.20    1.20     127 M    157 M    0.19    0.25    0.08    0.10     3416    13762       56     48
   6    0     0.00   0.39   0.00    0.60    5037       59 K    0.91    0.09    0.00    0.02      392        0        0     68
   7    1     0.23   0.19   1.18    1.20      95 M    122 M    0.22    0.31    0.04    0.05     1512     9591      653     48
   8    0     0.00   0.39   0.00    0.60    4884       61 K    0.92    0.10    0.00    0.02     1288        0        0     67
   9    1     0.14   0.58   0.24    0.67    4754 K   7492 K    0.37    0.30    0.00    0.01       56      260       87     49
  10    0     0.00   0.41   0.00    0.60    4493       61 K    0.93    0.12    0.00    0.02      840        0        0     66
  11    1     0.13   0.11   1.19    1.20     159 M    185 M    0.14    0.16    0.12    0.14     2856    15749       34     46
  12    0     0.00   0.49   0.00    0.60      57 K    540 K    0.89    0.11    0.00    0.02      560        0        1     68
  13    1     0.12   0.10   1.20    1.20     159 M    186 M    0.15    0.18    0.13    0.15     2184    13735       10     46
  14    0     0.00   0.52   0.01    0.60     138 K    997 K    0.86    0.14    0.00    0.02     3752        4        2     68
  15    1     0.13   0.11   1.19    1.20     152 M    179 M    0.15    0.18    0.12    0.14     2688    12486       96     46
  16    0     0.00   0.47   0.00    0.60      19 K    198 K    0.90    0.12    0.00    0.02       56        0        0     68
  17    1     0.22   0.19   1.16    1.20      89 M    119 M    0.25    0.32    0.04    0.05     2688     9603       37     46
  18    0     0.00   0.50   0.01    0.60     104 K   1051 K    0.90    0.07    0.00    0.03      280        1        0     69
  19    1     0.19   0.16   1.18    1.20      87 M    121 M    0.28    0.35    0.05    0.06     3416    11997       18     48
  20    0     0.00   0.50   0.01    0.60     111 K   1099 K    0.90    0.08    0.00    0.03       56        0        0     69
  21    1     0.19   0.16   1.16    1.20      96 M    128 M    0.25    0.29    0.05    0.07     2408    10206      489     47
  22    0     0.00   0.49   0.00    0.60      53 K    526 K    0.90    0.07    0.00    0.03       56        0        0     69
  23    1     0.25   0.21   1.20    1.20      96 M    132 M    0.27    0.32    0.04    0.05     3640    12770       38     48
  24    0     0.00   0.48   0.00    0.60      44 K    452 K    0.90    0.07    0.00    0.03     1008        0        0     69
  25    1     0.17   0.15   1.13    1.20      93 M    121 M    0.23    0.29    0.06    0.07     2520    10091       31     48
  26    0     0.00   0.44   0.00    0.60      12 K    139 K    0.91    0.08    0.00    0.02      784        0        0     69
  27    1     0.11   0.09   1.20    1.20     155 M    182 M    0.15    0.19    0.14    0.16     2128    13852       16     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     701 K   6259 K    0.89    0.09    0.00    0.02    18872        6        4     60
 SKT    1     0.17   0.15   1.12    1.19    1564 M   1945 M    0.20    0.25    0.07    0.08    33992   159836     1667     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.15   0.56    1.18    1565 M   1951 M    0.20    0.25    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.40 %

 C1 core residency: 5.11 %; C3 core residency: 0.20 %; C6 core residency: 47.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       43 G     43 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  190 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.23     0.45     234.65      29.85         176.07
 SKT   1    187.85    119.20     498.85      85.25         200.05
---------------------------------------------------------------------------------------------------------------
       *    189.08    119.64     733.50     115.10         200.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 184d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.76 --||-- Mem Ch  0: Reads (MB/s):  9274.19 --|
|--            Writes(MB/s):    24.76 --||--            Writes(MB/s):  6032.58 --|
|-- Mem Ch  1: Reads (MB/s):    59.88 --||-- Mem Ch  1: Reads (MB/s):  9276.48 --|
|--            Writes(MB/s):    20.64 --||--            Writes(MB/s):  6027.15 --|
|-- Mem Ch  2: Reads (MB/s):    64.63 --||-- Mem Ch  2: Reads (MB/s):  9297.41 --|
|--            Writes(MB/s):    24.70 --||--            Writes(MB/s):  6034.60 --|
|-- Mem Ch  3: Reads (MB/s):    61.48 --||-- Mem Ch  3: Reads (MB/s):  9290.16 --|
|--            Writes(MB/s):    20.58 --||--            Writes(MB/s):  6030.66 --|
|-- NODE 0 Mem Read (MB/s) :   255.74 --||-- NODE 1 Mem Read (MB/s) : 37138.25 --|
|-- NODE 0 Mem Write(MB/s) :    90.67 --||-- NODE 1 Mem Write(MB/s) : 24124.98 --|
|-- NODE 0 P. Write (T/s):     124352 --||-- NODE 1 P. Write (T/s):     423441 --|
|-- NODE 0 Memory (MB/s):      346.41 --||-- NODE 1 Memory (MB/s):    61263.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37393.99                --|
            |--                System Write Throughput(MB/s):      24215.65                --|
            |--               System Memory Throughput(MB/s):      61609.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 191e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     111 M       322 K  3042 K  1727 K    146 M     0    1008  
 1     143 M       150 K    51 M   577 M    102 M    12    1889 K
-----------------------------------------------------------------------
 *     255 M       472 K    54 M   578 M    249 M    12    1890 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.96        Core1: 51.91        
Core2: 22.25        Core3: 49.85        
Core4: 21.60        Core5: 49.12        
Core6: 21.91        Core7: 42.62        
Core8: 24.30        Core9: 45.77        
Core10: 19.26        Core11: 58.48        
Core12: 21.52        Core13: 57.50        
Core14: 21.50        Core15: 57.71        
Core16: 21.27        Core17: 31.40        
Core18: 23.39        Core19: 36.56        
Core20: 25.08        Core21: 32.75        
Core22: 25.54        Core23: 37.04        
Core24: 24.05        Core25: 39.33        
Core26: 21.45        Core27: 58.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.03
Socket1: 47.13
DDR read Latency(ns)
Socket0: 44916.37
Socket1: 144.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 51.96        
Core2: 23.12        Core3: 50.11        
Core4: 21.83        Core5: 49.87        
Core6: 21.96        Core7: 42.93        
Core8: 21.76        Core9: 45.07        
Core10: 23.34        Core11: 58.48        
Core12: 21.43        Core13: 57.67        
Core14: 23.49        Core15: 57.66        
Core16: 23.71        Core17: 30.11        
Core18: 23.62        Core19: 36.75        
Core20: 24.22        Core21: 31.10        
Core22: 24.58        Core23: 36.76        
Core24: 23.60        Core25: 39.52        
Core26: 21.55        Core27: 57.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 46.89
DDR read Latency(ns)
Socket0: 45985.08
Socket1: 145.52
irq_total: 403184.231742672
cpu_total: 45.83
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.53
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 100.00
cpu_8: 0.13
cpu_9: 9.58
cpu_10: 0.13
cpu_11: 99.93
cpu_12: 0.07
cpu_13: 99.80
cpu_14: 0.07
cpu_15: 100.00
cpu_16: 0.20
cpu_17: 93.95
cpu_18: 0.13
cpu_19: 95.34
cpu_20: 0.13
cpu_21: 98.80
cpu_22: 0.07
cpu_23: 94.61
cpu_24: 0.13
cpu_25: 97.01
cpu_26: 1.20
cpu_27: 89.49
enp130s0f0_rx_bytes: 3210561793
enp130s0f1_rx_bytes: 2941833843
enp4s0f0_rx_bytes: 3896649630
enp4s0f1_rx_bytes: 5898311529
Total_rx_bytes: 15947356795
enp130s0f0_rx_bytes_phy: 3232178590
enp130s0f1_rx_bytes_phy: 2961826593
enp4s0f0_rx_bytes_phy: 3922864016
enp4s0f1_rx_bytes_phy: 5938109406
Total_rx_bytes_phy: 16054978605
enp130s0f0_rx_packets: 409450
enp130s0f1_rx_packets: 371472
enp4s0f0_rx_packets: 488199
enp4s0f1_rx_packets: 674346
Total_rx_packets: 1943467
enp130s0f0_tx_packets: 557800
enp130s0f1_tx_packets: 507506
enp4s0f0_tx_packets: 520163
enp4s0f1_tx_packets: 327890
Total_tx_packets: 1913359
enp130s0f0_tx_bytes_phy: 4940815070
enp130s0f1_tx_bytes_phy: 4405731035
enp4s0f0_tx_bytes_phy: 4576069223
enp4s0f1_tx_bytes_phy: 2694185763
Total_tx_bytes_phy: 16616801091
enp130s0f0_tx_bytes: 4938552707
enp130s0f1_tx_bytes: 4403799891
enp4s0f0_tx_bytes: 4573953786
enp4s0f1_tx_bytes: 2692311681
Total_tx_bytes: 16608618065
enp130s0f0_tx_packets_phy: 558284
enp130s0f1_tx_packets_phy: 508536
enp4s0f0_tx_packets_phy: 520368
enp4s0f1_tx_packets_phy: 337876
Total_tx_packets_phy: 1925064
enp130s0f0_rx_packets_phy: 409542
enp130s0f1_rx_packets_phy: 371719
enp4s0f0_rx_packets_phy: 488222
enp4s0f1_rx_packets_phy: 674342
Total_rx_packets_phy: 1943825


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.81        Core1: 51.82        
Core2: 23.19        Core3: 49.95        
Core4: 21.70        Core5: 49.15        
Core6: 23.94        Core7: 42.89        
Core8: 24.73        Core9: 46.39        
Core10: 22.78        Core11: 58.71        
Core12: 20.96        Core13: 57.63        
Core14: 22.79        Core15: 58.06        
Core16: 15.55        Core17: 31.44        
Core18: 19.26        Core19: 38.55        
Core20: 20.45        Core21: 34.23        
Core22: 24.06        Core23: 37.68        
Core24: 25.51        Core25: 39.27        
Core26: 22.18        Core27: 58.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.06
Socket1: 47.65
DDR read Latency(ns)
Socket0: 44859.42
Socket1: 143.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.52        Core1: 52.16        
Core2: 23.96        Core3: 50.34        
Core4: 21.61        Core5: 48.91        
Core6: 21.91        Core7: 42.65        
Core8: 21.23        Core9: 45.83        
Core10: 21.59        Core11: 59.09        
Core12: 21.15        Core13: 58.24        
Core14: 21.08        Core15: 57.83        
Core16: 24.66        Core17: 31.21        
Core18: 24.51        Core19: 38.78        
Core20: 23.72        Core21: 34.08        
Core22: 25.51        Core23: 37.19        
Core24: 24.87        Core25: 38.94        
Core26: 23.81        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.95
Socket1: 47.67
DDR read Latency(ns)
Socket0: 46649.09
Socket1: 147.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.45        Core1: 51.51        
Core2: 23.61        Core3: 50.45        
Core4: 21.54        Core5: 48.70        
Core6: 21.59        Core7: 42.66        
Core8: 22.18        Core9: 45.76        
Core10: 22.53        Core11: 58.83        
Core12: 21.16        Core13: 58.09        
Core14: 22.36        Core15: 58.15        
Core16: 23.95        Core17: 31.33        
Core18: 23.25        Core19: 37.88        
Core20: 23.44        Core21: 34.60        
Core22: 24.59        Core23: 36.66        
Core24: 25.14        Core25: 39.99        
Core26: 22.54        Core27: 58.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.10
Socket1: 47.56
DDR read Latency(ns)
Socket0: 46660.91
Socket1: 147.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.51        Core1: 52.06        
Core2: 23.20        Core3: 50.32        
Core4: 22.53        Core5: 50.87        
Core6: 21.63        Core7: 43.36        
Core8: 22.12        Core9: 46.62        
Core10: 22.97        Core11: 58.96        
Core12: 20.95        Core13: 58.24        
Core14: 20.54        Core15: 58.36        
Core16: 21.15        Core17: 31.52        
Core18: 22.70        Core19: 36.67        
Core20: 23.10        Core21: 35.74        
Core22: 23.92        Core23: 36.98        
Core24: 24.31        Core25: 39.41        
Core26: 23.74        Core27: 58.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.83
Socket1: 47.97
DDR read Latency(ns)
Socket0: 46893.38
Socket1: 147.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6850
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420511222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420514722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210334694; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210334694; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210339490; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210339490; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210343948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210343948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210336716; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210336716; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008614369; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4579424; Consumed Joules: 279.51; Watts: 46.54; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2351948; Consumed DRAM Joules: 35.98; DRAM Watts: 5.99
S1P0; QPIClocks: 14420507130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420509246; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210337686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210337686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210337741; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210337741; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210337802; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210337802; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210336710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210336710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006490673; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9648191; Consumed Joules: 588.88; Watts: 98.05; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6692771; Consumed DRAM Joules: 102.40; DRAM Watts: 17.05
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b93
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     108 K    762 K    0.86    0.08    0.00    0.02     7224        1        1     69
   1    1     0.19   0.16   1.20    1.20     128 M    155 M    0.17    0.20    0.07    0.08     3192    15920      311     48
   2    0     0.00   0.48   0.00    0.60      32 K    260 K    0.87    0.09    0.00    0.02      280        0        1     67
   3    1     0.20   0.16   1.20    1.20     117 M    143 M    0.18    0.28    0.06    0.07     2128     9993       52     48
   4    0     0.00   0.53   0.01    0.60     140 K   1149 K    0.88    0.07    0.00    0.03     2464        2        3     69
   5    1     0.18   0.15   1.20    1.20     128 M    157 M    0.19    0.23    0.07    0.09     3472    11292      269     48
   6    0     0.00   0.51   0.01    0.60      95 K    934 K    0.90    0.07    0.00    0.03      280        1        1     68
   7    1     0.26   0.21   1.20    1.20      99 M    124 M    0.20    0.31    0.04    0.05     1848    10111      894     48
   8    0     0.00   0.45   0.00    0.60      43 K    456 K    0.91    0.08    0.00    0.03      560        1        0     67
   9    1     0.07   0.53   0.12    0.60    2082 K   3485 K    0.40    0.18    0.00    0.01       56       92       10     49
  10    0     0.00   0.41   0.00    0.60    6540       84 K    0.92    0.16    0.00    0.01     1232        0        0     66
  11    1     0.10   0.08   1.20    1.20     171 M    198 M    0.14    0.16    0.18    0.20     3528    16732       52     46
  12    0     0.00   0.42   0.00    0.60      11 K    112 K    0.90    0.16    0.00    0.02      560        0        0     68
  13    1     0.10   0.08   1.20    1.20     166 M    193 M    0.14    0.17    0.17    0.20     1400    13447        7     46
  14    0     0.00   0.51   0.01    0.60     113 K   1074 K    0.89    0.12    0.00    0.02      840        0        1     68
  15    1     0.19   0.16   1.20    1.20     146 M    171 M    0.15    0.21    0.08    0.09     1792     9895       94     46
  16    0     0.00   0.47   0.00    0.61      30 K    294 K    0.90    0.12    0.00    0.02     1624        0        0     68
  17    1     0.16   0.15   1.12    1.20      88 M    116 M    0.24    0.33    0.05    0.07     2128    10634      108     47
  18    0     0.00   0.41   0.00    0.60    9830      121 K    0.92    0.11    0.00    0.02      728        0        0     69
  19    1     0.20   0.18   1.13    1.20      93 M    123 M    0.24    0.30    0.05    0.06     3304    11846       32     49
  20    0     0.00   0.40   0.00    0.60    5783       72 K    0.92    0.10    0.00    0.02      168        0        0     69
  21    1     0.20   0.17   1.20    1.20      93 M    124 M    0.25    0.33    0.05    0.06     3248    11332      522     48
  22    0     0.00   0.39   0.00    0.60    6556       66 K    0.90    0.09    0.00    0.02     2184        0        0     69
  23    1     0.18   0.16   1.14    1.20      93 M    121 M    0.23    0.31    0.05    0.07     3920    12061       58     48
  24    0     0.00   0.40   0.00    0.60    4108       63 K    0.94    0.09    0.00    0.02      728        0        0     70
  25    1     0.20   0.18   1.16    1.20      95 M    123 M    0.23    0.30    0.05    0.06     2016    11179       54     48
  26    0     0.00   0.39   0.00    0.60    4218       68 K    0.94    0.09    0.00    0.02     1680        0        0     69
  27    1     0.14   0.16   0.88    1.20     105 M    122 M    0.14    0.19    0.07    0.09     1904    10769      340     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.47   0.00    0.60     613 K   5522 K    0.89    0.09    0.00    0.02    20552        5        7     60
 SKT    1     0.17   0.16   1.08    1.19    1528 M   1878 M    0.19    0.25    0.06    0.08    33936   155303     2803     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.54    1.19    1529 M   1884 M    0.19    0.25    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.70 %

 C1 core residency: 6.03 %; C3 core residency: 0.13 %; C6 core residency: 48.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  183 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.27     0.45     232.52      30.00         175.33
 SKT   1    186.21    119.61     492.10      85.27         196.11
---------------------------------------------------------------------------------------------------------------
       *    187.48    120.07     724.62     115.27         196.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c87
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.61 --||-- Mem Ch  0: Reads (MB/s):  9130.06 --|
|--            Writes(MB/s):    24.83 --||--            Writes(MB/s):  5867.22 --|
|-- Mem Ch  1: Reads (MB/s):    62.67 --||-- Mem Ch  1: Reads (MB/s):  9129.32 --|
|--            Writes(MB/s):    21.00 --||--            Writes(MB/s):  5861.67 --|
|-- Mem Ch  2: Reads (MB/s):    67.77 --||-- Mem Ch  2: Reads (MB/s):  9158.47 --|
|--            Writes(MB/s):    24.59 --||--            Writes(MB/s):  5868.56 --|
|-- Mem Ch  3: Reads (MB/s):    65.46 --||-- Mem Ch  3: Reads (MB/s):  9148.32 --|
|--            Writes(MB/s):    20.94 --||--            Writes(MB/s):  5865.32 --|
|-- NODE 0 Mem Read (MB/s) :   269.51 --||-- NODE 1 Mem Read (MB/s) : 36566.17 --|
|-- NODE 0 Mem Write(MB/s) :    91.36 --||-- NODE 1 Mem Write(MB/s) : 23462.78 --|
|-- NODE 0 P. Write (T/s):     124404 --||-- NODE 1 P. Write (T/s):     375205 --|
|-- NODE 0 Memory (MB/s):      360.88 --||-- NODE 1 Memory (MB/s):    60028.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36835.68                --|
            |--                System Write Throughput(MB/s):      23554.14                --|
            |--               System Memory Throughput(MB/s):      60389.82                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d58
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     124 M       320 K  2847 K  1962 K    161 M     0    1020  
 1     152 M       198 K    56 M   646 M     98 M     0    2040 K
-----------------------------------------------------------------------
 *     277 M       519 K    59 M   648 M    259 M     0    2041 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 45.92        
Core2: 23.27        Core3: 46.12        
Core4: 24.36        Core5: 46.61        
Core6: 24.37        Core7: 31.45        
Core8: 23.54        Core9: 42.34        
Core10: 22.80        Core11: 54.09        
Core12: 27.26        Core13: 53.68        
Core14: 21.98        Core15: 54.09        
Core16: 22.24        Core17: 26.14        
Core18: 22.53        Core19: 25.60        
Core20: 22.15        Core21: 34.24        
Core22: 21.84        Core23: 36.53        
Core24: 22.16        Core25: 34.35        
Core26: 23.37        Core27: 52.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 42.31
DDR read Latency(ns)
Socket0: 43157.67
Socket1: 149.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 45.63        
Core2: 23.95        Core3: 45.73        
Core4: 24.38        Core5: 45.75        
Core6: 23.69        Core7: 31.29        
Core8: 23.06        Core9: 41.33        
Core10: 23.03        Core11: 53.82        
Core12: 23.49        Core13: 53.06        
Core14: 23.80        Core15: 53.77        
Core16: 22.83        Core17: 25.28        
Core18: 24.06        Core19: 24.89        
Core20: 22.35        Core21: 33.70        
Core22: 22.07        Core23: 36.04        
Core24: 22.21        Core25: 35.04        
Core26: 22.27        Core27: 52.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 41.91
DDR read Latency(ns)
Socket0: 43956.56
Socket1: 155.51
irq_total: 431665.696328662
cpu_total: 45.89
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.33
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 92.81
cpu_8: 0.20
cpu_9: 10.31
cpu_10: 0.07
cpu_11: 100.00
cpu_12: 0.20
cpu_13: 100.00
cpu_14: 0.20
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 96.47
cpu_18: 0.53
cpu_19: 99.47
cpu_20: 0.60
cpu_21: 84.03
cpu_22: 0.73
cpu_23: 100.00
cpu_24: 0.40
cpu_25: 99.73
cpu_26: 0.20
cpu_27: 97.34
enp130s0f0_rx_packets_phy: 412089
enp130s0f1_rx_packets_phy: 389455
enp4s0f0_rx_packets_phy: 574551
enp4s0f1_rx_packets_phy: 619152
Total_rx_packets_phy: 1995247
enp130s0f0_tx_packets: 608286
enp130s0f1_tx_packets: 497216
enp4s0f0_tx_packets: 502750
enp4s0f1_tx_packets: 429482
Total_tx_packets: 2037734
enp130s0f0_rx_bytes: 3258344242
enp130s0f1_rx_bytes: 3025648707
enp4s0f0_rx_bytes: 4766757647
enp4s0f1_rx_bytes: 5301015617
Total_rx_bytes: 16351766213
enp130s0f0_tx_bytes: 5397042364
enp130s0f1_tx_bytes: 4346818310
enp4s0f0_tx_bytes: 4413034458
enp4s0f1_tx_bytes: 3503225939
Total_tx_bytes: 17660121071
enp130s0f0_tx_bytes_phy: 5399526394
enp130s0f1_tx_bytes_phy: 4348853411
enp4s0f0_tx_bytes_phy: 4415164942
enp4s0f1_tx_bytes_phy: 3505563256
Total_tx_bytes_phy: 17669108003
enp130s0f0_tx_packets_phy: 608813
enp130s0f1_tx_packets_phy: 498020
enp4s0f0_tx_packets_phy: 503321
enp4s0f1_tx_packets_phy: 439895
Total_tx_packets_phy: 2050049
enp130s0f0_rx_bytes_phy: 3280665705
enp130s0f1_rx_bytes_phy: 3045902580
enp4s0f0_rx_bytes_phy: 4798729155
enp4s0f1_rx_bytes_phy: 5324913896
Total_rx_bytes_phy: 16450211336
enp130s0f0_rx_packets: 411400
enp130s0f1_rx_packets: 389394
enp4s0f0_rx_packets: 574524
enp4s0f1_rx_packets: 619118
Total_rx_packets: 1994436


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.51        Core1: 44.79        
Core2: 21.70        Core3: 45.75        
Core4: 22.46        Core5: 46.41        
Core6: 22.99        Core7: 31.38        
Core8: 15.86        Core9: 40.61        
Core10: 20.90        Core11: 53.73        
Core12: 19.79        Core13: 53.09        
Core14: 20.39        Core15: 53.80        
Core16: 19.91        Core17: 25.49        
Core18: 24.60        Core19: 25.14        
Core20: 25.01        Core21: 33.34        
Core22: 22.00        Core23: 36.30        
Core24: 22.39        Core25: 34.40        
Core26: 22.00        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.28
Socket1: 41.88
DDR read Latency(ns)
Socket0: 44335.87
Socket1: 154.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 45.94        
Core2: 21.64        Core3: 45.32        
Core4: 21.93        Core5: 44.62        
Core6: 21.67        Core7: 31.08        
Core8: 22.98        Core9: 41.94        
Core10: 22.07        Core11: 53.43        
Core12: 24.48        Core13: 52.73        
Core14: 22.34        Core15: 53.63        
Core16: 23.47        Core17: 24.58        
Core18: 24.22        Core19: 24.21        
Core20: 25.10        Core21: 33.15        
Core22: 21.61        Core23: 36.16        
Core24: 21.86        Core25: 34.66        
Core26: 22.57        Core27: 51.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 41.45
DDR read Latency(ns)
Socket0: 44396.40
Socket1: 156.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 44.42        
Core2: 22.04        Core3: 45.53        
Core4: 21.83        Core5: 45.70        
Core6: 22.22        Core7: 30.93        
Core8: 21.96        Core9: 41.46        
Core10: 23.66        Core11: 53.20        
Core12: 23.83        Core13: 52.74        
Core14: 23.26        Core15: 53.48        
Core16: 21.80        Core17: 23.11        
Core18: 22.53        Core19: 24.30        
Core20: 23.58        Core21: 33.30        
Core22: 23.65        Core23: 35.70        
Core24: 23.26        Core25: 33.46        
Core26: 22.82        Core27: 51.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.33
Socket1: 41.13
DDR read Latency(ns)
Socket0: 44356.18
Socket1: 155.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 44.12        
Core2: 21.63        Core3: 45.58        
Core4: 21.63        Core5: 45.78        
Core6: 22.68        Core7: 31.37        
Core8: 23.51        Core9: 41.87        
Core10: 23.04        Core11: 53.46        
Core12: 22.01        Core13: 52.96        
Core14: 23.31        Core15: 53.66        
Core16: 21.83        Core17: 24.95        
Core18: 22.83        Core19: 26.44        
Core20: 23.56        Core21: 33.17        
Core22: 23.24        Core23: 36.44        
Core24: 23.18        Core25: 34.62        
Core26: 22.80        Core27: 51.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.19
Socket1: 41.82
DDR read Latency(ns)
Socket0: 44955.89
Socket1: 156.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7929
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421326534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421330834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210732490; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210732490; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210736965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210736965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210741170; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210741170; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210742621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210742621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008982507; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4571801; Consumed Joules: 279.04; Watts: 46.47; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2351101; Consumed DRAM Joules: 35.97; DRAM Watts: 5.99
S1P0; QPIClocks: 14421406186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421408486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210788361; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210788361; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210788616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210788616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210788554; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210788554; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210788623; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210788623; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007998027; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9695318; Consumed Joules: 591.76; Watts: 98.54; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6571385; Consumed DRAM Joules: 100.54; DRAM Watts: 16.74
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fcf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60      97 K    734 K    0.87    0.08    0.00    0.02     7784        1        0     69
   1    1     0.19   0.16   1.20    1.20     131 M    161 M    0.19    0.24    0.07    0.08     3360    15962       27     48
   2    0     0.00   0.46   0.00    0.60      33 K    297 K    0.89    0.09    0.00    0.02     1400        0        0     68
   3    1     0.19   0.16   1.20    1.20     129 M    158 M    0.18    0.27    0.07    0.08     3080    11509      215     48
   4    0     0.00   0.49   0.00    0.60      59 K    588 K    0.90    0.08    0.00    0.02      448        0        1     69
   5    1     0.23   0.20   1.20    1.20     127 M    157 M    0.19    0.24    0.05    0.07     3472    10618      140     48
   6    0     0.00   0.50   0.01    0.60     123 K   1128 K    0.89    0.07    0.00    0.03      280        0        3     68
   7    1     0.19   0.16   1.13    1.20      84 M    115 M    0.26    0.35    0.05    0.06     2408     6353      454     48
   8    0     0.01   0.50   0.01    0.60     171 K   1626 K    0.89    0.08    0.00    0.03     1736        0        6     68
   9    1     0.07   0.50   0.14    0.62    2618 K   4245 K    0.38    0.13    0.00    0.01       56      102       10     50
  10    0     0.00   0.49   0.00    0.60      57 K    569 K    0.90    0.10    0.00    0.02      560        0        1     66
  11    1     0.19   0.16   1.20    1.20     154 M    182 M    0.16    0.18    0.08    0.10      952     7865       46     46
  12    0     0.00   0.47   0.00    0.60      13 K    142 K    0.91    0.12    0.00    0.02      392        0        0     68
  13    1     0.15   0.13   1.20    1.20     172 M    200 M    0.14    0.17    0.11    0.13     1624    13188       22     46
  14    0     0.00   0.41   0.00    0.60    5699       54 K    0.90    0.13    0.00    0.02      560        0        1     68
  15    1     0.15   0.13   1.20    1.20     165 M    191 M    0.14    0.17    0.11    0.13     1400     8978       57     46
  16    0     0.00   0.39   0.00    0.60    6825       58 K    0.88    0.13    0.00    0.02      392        0        0     68
  17    1     0.21   0.18   1.16    1.20      75 M    105 M    0.29    0.40    0.04    0.05     2184     6297       50     46
  18    0     0.00   0.40   0.00    0.60    6286       61 K    0.90    0.12    0.00    0.02      280        0        0     69
  19    1     0.23   0.19   1.20    1.20      81 M    120 M    0.32    0.42    0.04    0.05     3584     7520       19     48
  20    0     0.00   0.46   0.00    0.60    7425       68 K    0.89    0.15    0.00    0.02       56        0        0     68
  21    1     0.16   0.15   1.04    1.20      85 M    116 M    0.27    0.31    0.05    0.07     2520     6122      399     48
  22    0     0.00   0.41   0.00    0.60    7063       77 K    0.91    0.11    0.00    0.02      168        0        0     69
  23    1     0.45   0.37   1.20    1.20      91 M    123 M    0.26    0.27    0.02    0.03     2968     9600       38     48
  24    0     0.00   0.59   0.00    0.60      41 K    107 K    0.62    0.16    0.01    0.02     3416        2        2     69
  25    1     0.28   0.23   1.20    1.20      93 M    127 M    0.27    0.34    0.03    0.05     3192     7074      502     48
  26    0     0.00   0.41   0.00    0.60    6603       61 K    0.89    0.09    0.00    0.02     1624        0        0     69
  27    1     0.11   0.09   1.17    1.20     174 M    202 M    0.14    0.18    0.17    0.19     2800    12822       14     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.47   0.00    0.60     636 K   5578 K    0.89    0.09    0.00    0.02    19096        3       14     60
 SKT    1     0.20   0.18   1.10    1.19    1569 M   1967 M    0.20    0.26    0.06    0.07    33600   124010     1993     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.18   0.55    1.19    1569 M   1972 M    0.20    0.26    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.64 %

 C1 core residency: 6.48 %; C3 core residency: 0.10 %; C6 core residency: 46.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  190 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.46     233.82      30.11         169.39
 SKT   1    181.65    114.00     496.18      83.93         181.36
---------------------------------------------------------------------------------------------------------------
       *    182.98    114.46     730.00     114.04         181.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20b8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    68.52 --||-- Mem Ch  0: Reads (MB/s):  9355.68 --|
|--            Writes(MB/s):    25.23 --||--            Writes(MB/s):  5980.47 --|
|-- Mem Ch  1: Reads (MB/s):    59.40 --||-- Mem Ch  1: Reads (MB/s):  9357.75 --|
|--            Writes(MB/s):    21.20 --||--            Writes(MB/s):  5975.06 --|
|-- Mem Ch  2: Reads (MB/s):    65.99 --||-- Mem Ch  2: Reads (MB/s):  9375.59 --|
|--            Writes(MB/s):    24.94 --||--            Writes(MB/s):  5981.20 --|
|-- Mem Ch  3: Reads (MB/s):    62.99 --||-- Mem Ch  3: Reads (MB/s):  9372.46 --|
|--            Writes(MB/s):    21.10 --||--            Writes(MB/s):  5977.15 --|
|-- NODE 0 Mem Read (MB/s) :   256.90 --||-- NODE 1 Mem Read (MB/s) : 37461.48 --|
|-- NODE 0 Mem Write(MB/s) :    92.47 --||-- NODE 1 Mem Write(MB/s) : 23913.88 --|
|-- NODE 0 P. Write (T/s):     124407 --||-- NODE 1 P. Write (T/s):     429553 --|
|-- NODE 0 Memory (MB/s):      349.37 --||-- NODE 1 Memory (MB/s):    61375.37 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37718.39                --|
            |--                System Write Throughput(MB/s):      24006.35                --|
            |--               System Memory Throughput(MB/s):      61724.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2189
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     115 M       302 K  2369 K  2377 K    143 M     0    1560  
 1     150 M       157 K    51 M   566 M     97 M     0    2157 K
-----------------------------------------------------------------------
 *     266 M       459 K    54 M   568 M    241 M     0    2159 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.06        Core1: 49.88        
Core2: 21.59        Core3: 50.61        
Core4: 21.71        Core5: 49.76        
Core6: 21.91        Core7: 37.53        
Core8: 22.87        Core9: 33.43        
Core10: 22.44        Core11: 58.41        
Core12: 23.94        Core13: 58.42        
Core14: 22.99        Core15: 59.59        
Core16: 22.24        Core17: 38.06        
Core18: 23.53        Core19: 29.41        
Core20: 23.17        Core21: 40.71        
Core22: 25.61        Core23: 35.49        
Core24: 23.92        Core25: 40.12        
Core26: 24.92        Core27: 58.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 47.39
DDR read Latency(ns)
Socket0: 44669.86
Socket1: 145.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 49.67        
Core2: 22.28        Core3: 51.71        
Core4: 21.79        Core5: 49.17        
Core6: 21.75        Core7: 38.92        
Core8: 22.63        Core9: 35.17        
Core10: 22.19        Core11: 59.14        
Core12: 22.03        Core13: 58.89        
Core14: 23.90        Core15: 60.07        
Core16: 22.87        Core17: 38.43        
Core18: 22.79        Core19: 30.71        
Core20: 23.63        Core21: 40.65        
Core22: 23.43        Core23: 36.23        
Core24: 22.44        Core25: 40.00        
Core26: 24.25        Core27: 59.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.28
Socket1: 47.85
DDR read Latency(ns)
Socket0: 46271.73
Socket1: 144.99
irq_total: 431159.432318613
cpu_total: 46.61
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.66
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 97.81
cpu_8: 0.13
cpu_9: 21.88
cpu_10: 0.33
cpu_11: 99.73
cpu_12: 0.20
cpu_13: 99.53
cpu_14: 0.20
cpu_15: 100.00
cpu_16: 0.47
cpu_17: 96.94
cpu_18: 0.27
cpu_19: 95.74
cpu_20: 0.93
cpu_21: 96.61
cpu_22: 0.47
cpu_23: 94.15
cpu_24: 0.40
cpu_25: 96.48
cpu_26: 0.47
cpu_27: 99.93
enp130s0f0_rx_packets: 408291
enp130s0f1_rx_packets: 406456
enp4s0f0_rx_packets: 484667
enp4s0f1_rx_packets: 586864
Total_rx_packets: 1886278
enp130s0f0_tx_packets: 531701
enp130s0f1_tx_packets: 553501
enp4s0f0_tx_packets: 491541
enp4s0f1_tx_packets: 360762
Total_tx_packets: 1937505
enp130s0f0_tx_packets_phy: 532812
enp130s0f1_tx_packets_phy: 555125
enp4s0f0_tx_packets_phy: 491833
enp4s0f1_tx_packets_phy: 367972
Total_tx_packets_phy: 1947742
enp130s0f0_rx_bytes_phy: 3258851694
enp130s0f1_rx_bytes_phy: 3162050710
enp4s0f0_rx_bytes_phy: 3946745537
enp4s0f1_rx_bytes_phy: 5051809546
Total_rx_bytes_phy: 15419457487
enp130s0f0_rx_bytes: 3236848606
enp130s0f1_rx_bytes: 3140655688
enp4s0f0_rx_bytes: 3920000612
enp4s0f1_rx_bytes: 5017971806
Total_rx_bytes: 15315476712
enp130s0f0_tx_bytes: 4715410514
enp130s0f1_tx_bytes: 4857997543
enp4s0f0_tx_bytes: 4302230975
enp4s0f1_tx_bytes: 3060987524
Total_tx_bytes: 16936626556
enp130s0f0_tx_bytes_phy: 4717167182
enp130s0f1_tx_bytes_phy: 4860396607
enp4s0f0_tx_bytes_phy: 4304238854
enp4s0f1_tx_bytes_phy: 3062840193
Total_tx_bytes_phy: 16944642836
enp130s0f0_rx_packets_phy: 408392
enp130s0f1_rx_packets_phy: 406955
enp4s0f0_rx_packets_phy: 484691
enp4s0f1_rx_packets_phy: 586872
Total_rx_packets_phy: 1886910


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 48.43        
Core2: 22.27        Core3: 50.92        
Core4: 18.81        Core5: 49.12        
Core6: 21.96        Core7: 39.51        
Core8: 21.74        Core9: 32.98        
Core10: 16.95        Core11: 57.58        
Core12: 19.24        Core13: 58.25        
Core14: 22.72        Core15: 59.34        
Core16: 22.21        Core17: 38.27        
Core18: 23.03        Core19: 30.12        
Core20: 22.44        Core21: 40.63        
Core22: 23.66        Core23: 33.49        
Core24: 23.36        Core25: 39.89        
Core26: 24.06        Core27: 58.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 47.13
DDR read Latency(ns)
Socket0: 45645.98
Socket1: 146.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 47.83        
Core2: 23.70        Core3: 51.33        
Core4: 21.94        Core5: 51.93        
Core6: 21.64        Core7: 39.30        
Core8: 22.21        Core9: 36.78        
Core10: 23.71        Core11: 59.01        
Core12: 25.05        Core13: 59.00        
Core14: 24.38        Core15: 60.11        
Core16: 23.41        Core17: 37.82        
Core18: 23.74        Core19: 32.36        
Core20: 24.25        Core21: 40.44        
Core22: 24.73        Core23: 33.25        
Core24: 23.50        Core25: 39.99        
Core26: 24.29        Core27: 59.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 47.82
DDR read Latency(ns)
Socket0: 47166.33
Socket1: 147.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.76        Core1: 50.61        
Core2: 23.73        Core3: 50.62        
Core4: 21.84        Core5: 50.43        
Core6: 21.76        Core7: 38.12        
Core8: 21.55        Core9: 36.29        
Core10: 21.41        Core11: 59.20        
Core12: 23.65        Core13: 58.52        
Core14: 23.30        Core15: 59.66        
Core16: 23.09        Core17: 38.70        
Core18: 24.14        Core19: 32.33        
Core20: 23.16        Core21: 39.74        
Core22: 25.21        Core23: 32.56        
Core24: 24.51        Core25: 40.33        
Core26: 24.20        Core27: 59.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 47.69
DDR read Latency(ns)
Socket0: 47338.08
Socket1: 147.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 49.77        
Core2: 24.43        Core3: 51.34        
Core4: 21.81        Core5: 50.30        
Core6: 21.96        Core7: 38.53        
Core8: 21.95        Core9: 35.14        
Core10: 21.17        Core11: 58.95        
Core12: 23.10        Core13: 58.70        
Core14: 23.49        Core15: 59.86        
Core16: 22.53        Core17: 38.48        
Core18: 23.28        Core19: 31.49        
Core20: 24.10        Core21: 40.49        
Core22: 23.82        Core23: 35.09        
Core24: 24.39        Core25: 39.67        
Core26: 23.71        Core27: 59.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 47.82
DDR read Latency(ns)
Socket0: 47123.77
Socket1: 147.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9001
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416882718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416886350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208525096; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208525096; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208521412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208521412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208523449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208523449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208523350; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208523350; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007121404; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4565911; Consumed Joules: 278.68; Watts: 46.41; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355318; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14416942182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416946530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208558102; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208558102; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208558049; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208558049; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208557901; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208557901; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208557865; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208557865; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005113876; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9702972; Consumed Joules: 592.22; Watts: 98.62; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6688855; Consumed DRAM Joules: 102.34; DRAM Watts: 17.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23fa
Program exited with status 0
Cleaning up

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     114 K    786 K    0.85    0.09    0.00    0.02     8568        0        2     69
   1    1     0.12   0.10   1.20    1.20     129 M    157 M    0.18    0.22    0.11    0.13     4088    18078       22     48
   2    0     0.00   0.52   0.00    0.60      58 K    280 K    0.79    0.14    0.00    0.02     2408        1        1     67
   3    1     0.22   0.18   1.20    1.20     110 M    138 M    0.20    0.27    0.05    0.06     2352    12284      243     48
   4    0     0.00   0.42   0.00    0.60    4957       67 K    0.93    0.09    0.00    0.02     1904        0        0     69
   5    1     0.17   0.14   1.20    1.20     127 M    155 M    0.18    0.21    0.07    0.09     2968    15008      240     48
   6    0     0.00   0.42   0.00    0.60    6500       80 K    0.92    0.10    0.00    0.02      280        0        0     68
   7    1     0.17   0.15   1.17    1.20      96 M    123 M    0.21    0.31    0.05    0.07     2352    11240      585     48
   8    0     0.00   0.49   0.00    0.60      31 K    304 K    0.90    0.08    0.00    0.02      728        0        1     67
   9    1     0.15   0.60   0.24    0.68    4615 K   7714 K    0.40    0.37    0.00    0.01        0      207       31     49
  10    0     0.00   0.52   0.01    0.60     134 K   1274 K    0.89    0.10    0.00    0.03     1120        1        1     67
  11    1     0.27   0.23   1.20    1.20     127 M    153 M    0.17    0.21    0.05    0.06     1008    10145       77     46
  12    0     0.00   0.53   0.01    0.60     124 K   1192 K    0.90    0.11    0.00    0.03      896        0        3     68
  13    1     0.09   0.07   1.20    1.20     163 M    190 M    0.14    0.17    0.18    0.21     1960    22036        8     46
  14    0     0.00   0.51   0.01    0.60     125 K   1191 K    0.90    0.12    0.00    0.03      280        0        3     68
  15    1     0.15   0.12   1.20    1.20     149 M    175 M    0.15    0.18    0.10    0.12     1400    11806      131     46
  16    0     0.00   0.52   0.01    0.60     109 K   1036 K    0.89    0.11    0.00    0.03      336        0        1     68
  17    1     0.20   0.18   1.17    1.20      97 M    122 M    0.20    0.29    0.05    0.06     2800    11633      162     46
  18    0     0.00   0.37   0.00    0.60    9349       89 K    0.90    0.11    0.00    0.02     1176        0        1     69
  19    1     0.17   0.15   1.15    1.20      84 M    115 M    0.27    0.33    0.05    0.07     2856    13335       20     48
  20    0     0.00   0.46   0.00    0.60    9300       71 K    0.87    0.15    0.00    0.01      280        0        0     69
  21    1     0.19   0.16   1.17    1.20      96 M    125 M    0.23    0.29    0.05    0.06     3080    11330      466     48
  22    0     0.00   0.48   0.00    0.60    8283       83 K    0.90    0.15    0.00    0.01      280        0        0     70
  23    1     0.17   0.15   1.13    1.20      86 M    114 M    0.25    0.30    0.05    0.07     4032    14150       24     48
  24    0     0.00   0.48   0.00    0.60    5885       70 K    0.92    0.14    0.00    0.01      336        0        0     70
  25    1     0.17   0.15   1.16    1.20      96 M    124 M    0.22    0.29    0.06    0.07     2576    12633       21     48
  26    0     0.00   0.47   0.00    0.60    8848       81 K    0.89    0.13    0.00    0.01     1064        0        0     69
  27    1     0.13   0.11   1.20    1.20     147 M    173 M    0.15    0.20    0.11    0.13     1960    11714      168     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.49   0.00    0.60     750 K   6611 K    0.89    0.11    0.00    0.02    19656        2       13     60
 SKT    1     0.17   0.15   1.11    1.19    1518 M   1878 M    0.19    0.25    0.06    0.08    33432   175599     2198     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.15   0.56    1.18    1519 M   1885 M    0.19    0.25    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.24 %

 C1 core residency: 5.42 %; C3 core residency: 0.24 %; C6 core residency: 47.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   49%    49%   
 SKT    1       43 G     43 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  183 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.28     0.47     235.51      30.35         175.88
 SKT   1    187.20    119.47     496.29      85.20         201.35
---------------------------------------------------------------------------------------------------------------
       *    188.48    119.94     731.80     115.55         200.38
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24e7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    68.14 --||-- Mem Ch  0: Reads (MB/s):  9174.35 --|
|--            Writes(MB/s):    21.93 --||--            Writes(MB/s):  6009.72 --|
|-- Mem Ch  1: Reads (MB/s):    56.94 --||-- Mem Ch  1: Reads (MB/s):  9177.59 --|
|--            Writes(MB/s):    17.85 --||--            Writes(MB/s):  6004.97 --|
|-- Mem Ch  2: Reads (MB/s):    63.94 --||-- Mem Ch  2: Reads (MB/s):  9197.25 --|
|--            Writes(MB/s):    21.60 --||--            Writes(MB/s):  6010.39 --|
|-- Mem Ch  3: Reads (MB/s):    59.24 --||-- Mem Ch  3: Reads (MB/s):  9195.78 --|
|--            Writes(MB/s):    18.05 --||--            Writes(MB/s):  6007.69 --|
|-- NODE 0 Mem Read (MB/s) :   248.26 --||-- NODE 1 Mem Read (MB/s) : 36744.98 --|
|-- NODE 0 Mem Write(MB/s) :    79.43 --||-- NODE 1 Mem Write(MB/s) : 24032.76 --|
|-- NODE 0 P. Write (T/s):     124375 --||-- NODE 1 P. Write (T/s):     412917 --|
|-- NODE 0 Memory (MB/s):      327.69 --||-- NODE 1 Memory (MB/s):    60777.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36993.24                --|
            |--                System Write Throughput(MB/s):      24112.19                --|
            |--               System Memory Throughput(MB/s):      61105.43                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25be
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     122 M       338 K  2396 K  2326 K    166 M     0    1356  
 1     166 M       177 K    59 M   628 M    103 M     0    2186 K
-----------------------------------------------------------------------
 *     289 M       515 K    61 M   630 M    270 M     0    2187 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 41.24        
Core2: 23.57        Core3: 49.75        
Core4: 21.69        Core5: 47.14        
Core6: 24.70        Core7: 35.42        
Core8: 25.85        Core9: 40.04        
Core10: 24.30        Core11: 57.15        
Core12: 21.07        Core13: 56.96        
Core14: 20.67        Core15: 56.35        
Core16: 21.18        Core17: 33.02        
Core18: 23.93        Core19: 29.91        
Core20: 25.27        Core21: 38.57        
Core22: 25.32        Core23: 30.31        
Core24: 24.54        Core25: 40.23        
Core26: 25.45        Core27: 56.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 44.65
DDR read Latency(ns)
Socket0: 48737.15
Socket1: 148.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.81        Core1: 43.26        
Core2: 23.80        Core3: 50.14        
Core4: 21.76        Core5: 49.13        
Core6: 21.99        Core7: 36.74        
Core8: 25.26        Core9: 41.22        
Core10: 25.25        Core11: 57.15        
Core12: 22.86        Core13: 57.22        
Core14: 20.83        Core15: 56.69        
Core16: 21.15        Core17: 32.52        
Core18: 25.03        Core19: 34.45        
Core20: 24.42        Core21: 38.95        
Core22: 24.76        Core23: 30.74        
Core24: 24.89        Core25: 40.52        
Core26: 24.25        Core27: 56.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 45.66
DDR read Latency(ns)
Socket0: 49999.87
Socket1: 149.71
irq_total: 439354.253477087
cpu_total: 46.59
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 0.67
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 96.54
cpu_8: 0.33
cpu_9: 16.43
cpu_10: 0.33
cpu_11: 99.14
cpu_12: 0.47
cpu_13: 100.00
cpu_14: 0.47
cpu_15: 98.54
cpu_16: 0.13
cpu_17: 98.80
cpu_18: 0.13
cpu_19: 99.20
cpu_20: 0.07
cpu_21: 97.27
cpu_22: 0.07
cpu_23: 99.93
cpu_24: 0.07
cpu_25: 96.54
cpu_26: 0.67
cpu_27: 96.67
enp130s0f0_rx_bytes_phy: 3048355156
enp130s0f1_rx_bytes_phy: 3351466931
enp4s0f0_rx_bytes_phy: 4145861097
enp4s0f1_rx_bytes_phy: 6396554778
Total_rx_bytes_phy: 16942237962
enp130s0f0_rx_packets: 387680
enp130s0f1_rx_packets: 420081
enp4s0f0_rx_packets: 505393
enp4s0f1_rx_packets: 732960
Total_rx_packets: 2046114
enp130s0f0_tx_bytes: 5385663194
enp130s0f1_tx_bytes: 5087102153
enp4s0f0_tx_bytes: 4379200189
enp4s0f1_tx_bytes: 3239889528
Total_tx_bytes: 18091855064
enp130s0f0_tx_bytes_phy: 5388090571
enp130s0f1_tx_bytes_phy: 5089490539
enp4s0f0_tx_bytes_phy: 4381137186
enp4s0f1_tx_bytes_phy: 3242282456
Total_tx_bytes_phy: 18101000752
enp130s0f0_rx_bytes: 3027670176
enp130s0f1_rx_bytes: 3329056118
enp4s0f0_rx_bytes: 4117726974
enp4s0f1_rx_bytes: 6353588167
Total_rx_bytes: 16828041435
enp130s0f0_tx_packets_phy: 607297
enp130s0f1_tx_packets_phy: 580519
enp4s0f0_tx_packets_phy: 498983
enp4s0f1_tx_packets_phy: 391508
Total_tx_packets_phy: 2078307
enp130s0f0_rx_packets_phy: 387899
enp130s0f1_rx_packets_phy: 420186
enp4s0f0_rx_packets_phy: 505419
enp4s0f1_rx_packets_phy: 732989
Total_rx_packets_phy: 2046493
enp130s0f0_tx_packets: 606964
enp130s0f1_tx_packets: 579470
enp4s0f0_tx_packets: 498863
enp4s0f1_tx_packets: 380250
Total_tx_packets: 2065547


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.68        Core1: 41.08        
Core2: 24.76        Core3: 49.47        
Core4: 21.71        Core5: 48.20        
Core6: 21.39        Core7: 36.22        
Core8: 15.29        Core9: 41.14        
Core10: 20.45        Core11: 56.52        
Core12: 18.65        Core13: 56.69        
Core14: 20.83        Core15: 56.08        
Core16: 19.62        Core17: 31.93        
Core18: 25.37        Core19: 33.15        
Core20: 25.00        Core21: 39.24        
Core22: 24.74        Core23: 30.36        
Core24: 24.28        Core25: 39.10        
Core26: 25.36        Core27: 56.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 44.85
DDR read Latency(ns)
Socket0: 48067.18
Socket1: 150.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.34        Core1: 42.98        
Core2: 24.02        Core3: 49.74        
Core4: 21.91        Core5: 48.20        
Core6: 23.73        Core7: 36.08        
Core8: 26.62        Core9: 41.62        
Core10: 21.06        Core11: 56.97        
Core12: 20.84        Core13: 56.96        
Core14: 20.81        Core15: 56.29        
Core16: 21.07        Core17: 32.31        
Core18: 25.37        Core19: 33.53        
Core20: 24.51        Core21: 38.57        
Core22: 24.25        Core23: 30.58        
Core24: 23.07        Core25: 39.69        
Core26: 24.26        Core27: 56.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.79
Socket1: 45.22
DDR read Latency(ns)
Socket0: 49889.02
Socket1: 149.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.57        Core1: 44.41        
Core2: 23.90        Core3: 49.92        
Core4: 21.94        Core5: 46.82        
Core6: 23.01        Core7: 35.35        
Core8: 25.87        Core9: 41.07        
Core10: 20.90        Core11: 57.15        
Core12: 20.72        Core13: 56.78        
Core14: 20.96        Core15: 56.33        
Core16: 21.43        Core17: 33.16        
Core18: 22.55        Core19: 33.34        
Core20: 24.47        Core21: 39.43        
Core22: 24.31        Core23: 29.40        
Core24: 23.76        Core25: 40.07        
Core26: 24.05        Core27: 56.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 45.26
DDR read Latency(ns)
Socket0: 49563.88
Socket1: 150.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 42.75        
Core2: 23.64        Core3: 50.02        
Core4: 21.67        Core5: 48.84        
Core6: 21.87        Core7: 35.53        
Core8: 25.70        Core9: 40.41        
Core10: 20.93        Core11: 56.93        
Core12: 20.85        Core13: 57.14        
Core14: 22.03        Core15: 56.34        
Core16: 23.67        Core17: 32.44        
Core18: 24.96        Core19: 31.66        
Core20: 24.56        Core21: 38.28        
Core22: 24.63        Core23: 29.63        
Core24: 24.14        Core25: 40.32        
Core26: 22.94        Core27: 56.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.12
Socket1: 44.96
DDR read Latency(ns)
Socket0: 49981.12
Socket1: 149.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10077
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423132730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423132878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211641171; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211641171; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7211646072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7211646072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211646491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211646491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7211648609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7211648609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009723891; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4593804; Consumed Joules: 280.38; Watts: 46.69; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2351248; Consumed DRAM Joules: 35.97; DRAM Watts: 5.99
S1P0; QPIClocks: 14423190798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423193194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211679304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211679304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7211679407; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7211679407; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211679396; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211679396; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7211679465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7211679465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005906483; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9806330; Consumed Joules: 598.53; Watts: 99.67; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6658704; Consumed DRAM Joules: 101.88; DRAM Watts: 16.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2833
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     106 K    714 K    0.85    0.08    0.00    0.02     7168        0        1     69
   1    1     0.13   0.11   1.20    1.20     122 M    155 M    0.21    0.27    0.09    0.12     3080    11616       27     48
   2    0     0.00   0.46   0.00    0.60      18 K    151 K    0.88    0.09    0.00    0.02      616        0        0     68
   3    1     0.25   0.21   1.20    1.20     111 M    139 M    0.20    0.27    0.05    0.06      952    11109      207     48
   4    0     0.00   0.39   0.00    0.60    4639       51 K    0.91    0.09    0.00    0.02      560        0        1     69
   5    1     0.18   0.15   1.20    1.20     128 M    159 M    0.20    0.23    0.07    0.09     2576    12322       23     48
   6    0     0.00   0.42   0.00    0.60    3952       44 K    0.91    0.08    0.00    0.02      224        0        0     68
   7    1     0.18   0.16   1.16    1.20      92 M    119 M    0.23    0.32    0.05    0.07     2408     7587      502     48
   8    0     0.01   0.53   0.01    0.60     162 K   1543 K    0.89    0.07    0.00    0.03      784        1        5     67
   9    1     0.11   0.56   0.20    0.63    3910 K   6329 K    0.38    0.28    0.00    0.01      224      162       14     49
  10    0     0.01   0.53   0.01    0.60     135 K   1326 K    0.90    0.10    0.00    0.03     1400        0        4     66
  11    1     0.15   0.12   1.19    1.20     164 M    189 M    0.13    0.18    0.11    0.13     2408    14234       33     46
  12    0     0.00   0.53   0.01    0.60     119 K   1191 K    0.90    0.11    0.00    0.03     1400        1        3     68
  13    1     0.14   0.12   1.20    1.20     159 M    186 M    0.15    0.19    0.11    0.13     3136    13223      150     46
  14    0     0.00   0.52   0.01    0.60      65 K    635 K    0.90    0.12    0.00    0.02      560        0        2     68
  15    1     0.10   0.08   1.18    1.20     167 M    193 M    0.14    0.17    0.17    0.20     1624    10845       59     46
  16    0     0.00   0.51   0.00    0.60      21 K    183 K    0.88    0.14    0.00    0.02      784        0        1     68
  17    1     0.22   0.18   1.18    1.20      92 M    127 M    0.27    0.35    0.04    0.06     3528     7898      120     46
  18    0     0.00   0.47   0.00    0.60    9273       79 K    0.88    0.18    0.00    0.01      448        0        0     69
  19    1     0.24   0.20   1.19    1.20      92 M    122 M    0.24    0.33    0.04    0.05     4144     9172       23     49
  20    0     0.00   0.46   0.00    0.60    8571       72 K    0.88    0.14    0.00    0.02      392        0        0     69
  21    1     0.21   0.18   1.17    1.20      95 M    127 M    0.25    0.29    0.05    0.06     2464     8194      483     48
  22    0     0.00   0.43   0.00    0.60    5915       66 K    0.91    0.11    0.00    0.02      952        0        0     69
  23    1     0.24   0.20   1.20    1.20      91 M    124 M    0.27    0.35    0.04    0.05     3976     9706       42     48
  24    0     0.00   0.40   0.00    0.60    4662       59 K    0.92    0.10    0.00    0.02       56        0        0     69
  25    1     0.21   0.18   1.17    1.20      96 M    126 M    0.24    0.30    0.05    0.06     2744     9474      282     47
  26    0     0.00   0.37   0.00    0.60    4926       49 K    0.90    0.08    0.00    0.02      504        0        0     69
  27    1     0.12   0.11   1.17    1.20     154 M    181 M    0.15    0.19    0.12    0.15      560    11199      120     49
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.50   0.00    0.60     670 K   6170 K    0.89    0.10    0.00    0.02    15848        2       17     60
 SKT    1     0.18   0.16   1.11    1.19    1573 M   1960 M    0.20    0.26    0.06    0.08    33824   136741     2085     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.56    1.18    1574 M   1966 M    0.20    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.29 %

 C1 core residency: 5.35 %; C3 core residency: 0.14 %; C6 core residency: 47.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  192 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.22     0.39     234.59      29.90         171.84
 SKT   1    183.65    119.80     501.08      85.12         192.76
---------------------------------------------------------------------------------------------------------------
       *    184.87    120.19     735.67     115.02         192.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 291b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    69.48 --||-- Mem Ch  0: Reads (MB/s):  9409.56 --|
|--            Writes(MB/s):    24.42 --||--            Writes(MB/s):  5946.60 --|
|-- Mem Ch  1: Reads (MB/s):    60.94 --||-- Mem Ch  1: Reads (MB/s):  9411.74 --|
|--            Writes(MB/s):    20.71 --||--            Writes(MB/s):  5941.14 --|
|-- Mem Ch  2: Reads (MB/s):    67.58 --||-- Mem Ch  2: Reads (MB/s):  9432.63 --|
|--            Writes(MB/s):    24.34 --||--            Writes(MB/s):  5944.84 --|
|-- Mem Ch  3: Reads (MB/s):    61.15 --||-- Mem Ch  3: Reads (MB/s):  9425.80 --|
|--            Writes(MB/s):    20.42 --||--            Writes(MB/s):  5941.69 --|
|-- NODE 0 Mem Read (MB/s) :   259.15 --||-- NODE 1 Mem Read (MB/s) : 37679.73 --|
|-- NODE 0 Mem Write(MB/s) :    89.89 --||-- NODE 1 Mem Write(MB/s) : 23774.27 --|
|-- NODE 0 P. Write (T/s):     124379 --||-- NODE 1 P. Write (T/s):     422614 --|
|-- NODE 0 Memory (MB/s):      349.04 --||-- NODE 1 Memory (MB/s):    61454.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37938.88                --|
            |--                System Write Throughput(MB/s):      23864.16                --|
            |--               System Memory Throughput(MB/s):      61803.04                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29ec
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     115 M       298 K  1748 K  1907 K    158 M     0    1164  
 1     143 M       157 K    51 M   593 M     98 M     0    1845 K
-----------------------------------------------------------------------
 *     259 M       455 K    53 M   595 M    256 M     0    1846 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.09        Core1: 52.34        
Core2: 22.55        Core3: 50.36        
Core4: 22.80        Core5: 50.79        
Core6: 27.03        Core7: 40.20        
Core8: 24.09        Core9: 41.43        
Core10: 26.03        Core11: 59.13        
Core12: 24.30        Core13: 59.52        
Core14: 24.39        Core15: 59.09        
Core16: 26.42        Core17: 35.94        
Core18: 26.58        Core19: 40.03        
Core20: 26.95        Core21: 35.64        
Core22: 25.29        Core23: 33.47        
Core24: 25.67        Core25: 40.16        
Core26: 22.26        Core27: 59.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 48.50
DDR read Latency(ns)
Socket0: 45499.35
Socket1: 141.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.82        Core1: 52.16        
Core2: 21.91        Core3: 50.27        
Core4: 21.94        Core5: 49.69        
Core6: 22.21        Core7: 38.69        
Core8: 23.57        Core9: 39.46        
Core10: 23.79        Core11: 58.60        
Core12: 22.65        Core13: 58.92        
Core14: 22.69        Core15: 58.58        
Core16: 22.85        Core17: 35.36        
Core18: 25.65        Core19: 40.78        
Core20: 25.65        Core21: 34.37        
Core22: 26.11        Core23: 32.38        
Core24: 24.52        Core25: 38.90        
Core26: 22.83        Core27: 59.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 47.78
DDR read Latency(ns)
Socket0: 45795.32
Socket1: 143.85
irq_total: 404058.791041043
cpu_total: 46.60
cpu_0: 1.20
cpu_1: 100.00
cpu_2: 0.86
cpu_3: 100.00
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 99.20
cpu_8: 0.20
cpu_9: 18.83
cpu_10: 0.13
cpu_11: 97.27
cpu_12: 0.13
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 99.53
cpu_16: 0.07
cpu_17: 96.74
cpu_18: 0.07
cpu_19: 95.28
cpu_20: 0.07
cpu_21: 97.27
cpu_22: 0.07
cpu_23: 96.61
cpu_24: 0.67
cpu_25: 99.60
cpu_26: 1.00
cpu_27: 99.33
enp130s0f0_tx_packets: 502724
enp130s0f1_tx_packets: 543012
enp4s0f0_tx_packets: 514719
enp4s0f1_tx_packets: 333590
Total_tx_packets: 1894045
enp130s0f0_tx_packets_phy: 503139
enp130s0f1_tx_packets_phy: 544437
enp4s0f0_tx_packets_phy: 514953
enp4s0f1_tx_packets_phy: 342594
Total_tx_packets_phy: 1905123
enp130s0f0_tx_bytes: 4446541570
enp130s0f1_tx_bytes: 4769813793
enp4s0f0_tx_bytes: 4482497947
enp4s0f1_tx_bytes: 2870136605
Total_tx_bytes: 16568989915
enp130s0f0_rx_bytes_phy: 3361309080
enp130s0f1_rx_bytes_phy: 2708387616
enp4s0f0_rx_bytes_phy: 3713151575
enp4s0f1_rx_bytes_phy: 6433945473
Total_rx_bytes_phy: 16216793744
enp130s0f0_rx_bytes: 3338488221
enp130s0f1_rx_bytes: 2690053162
enp4s0f0_rx_bytes: 3692996743
enp4s0f1_rx_bytes: 6390758465
Total_rx_bytes: 16112296591
enp130s0f0_tx_bytes_phy: 4448825095
enp130s0f1_tx_bytes_phy: 4772001761
enp4s0f0_tx_bytes_phy: 4484595966
enp4s0f1_tx_bytes_phy: 2872261204
Total_tx_bytes_phy: 16577684026
enp130s0f0_rx_packets_phy: 417196
enp130s0f1_rx_packets_phy: 341958
enp4s0f0_rx_packets_phy: 451747
enp4s0f1_rx_packets_phy: 736151
Total_rx_packets_phy: 1947052
enp130s0f0_rx_packets: 417048
enp130s0f1_rx_packets: 341510
enp4s0f0_rx_packets: 451713
enp4s0f1_rx_packets: 736143
Total_rx_packets: 1946414


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.86        Core1: 52.34        
Core2: 21.75        Core3: 49.81        
Core4: 21.98        Core5: 48.55        
Core6: 22.37        Core7: 38.10        
Core8: 14.82        Core9: 39.21        
Core10: 18.47        Core11: 58.36        
Core12: 20.07        Core13: 58.80        
Core14: 19.04        Core15: 58.54        
Core16: 24.45        Core17: 32.73        
Core18: 25.55        Core19: 39.07        
Core20: 23.09        Core21: 35.42        
Core22: 25.42        Core23: 32.41        
Core24: 25.02        Core25: 40.02        
Core26: 23.66        Core27: 58.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.20
Socket1: 47.37
DDR read Latency(ns)
Socket0: 45557.95
Socket1: 145.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.81        Core1: 52.24        
Core2: 21.89        Core3: 50.46        
Core4: 21.87        Core5: 49.83        
Core6: 21.65        Core7: 39.84        
Core8: 24.08        Core9: 40.45        
Core10: 23.77        Core11: 58.71        
Core12: 24.47        Core13: 59.03        
Core14: 23.03        Core15: 58.70        
Core16: 23.08        Core17: 34.73        
Core18: 24.99        Core19: 40.30        
Core20: 24.39        Core21: 34.58        
Core22: 24.74        Core23: 30.61        
Core24: 24.96        Core25: 39.56        
Core26: 23.42        Core27: 59.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 47.72
DDR read Latency(ns)
Socket0: 45655.78
Socket1: 143.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 52.43        
Core2: 21.95        Core3: 50.19        
Core4: 22.09        Core5: 50.54        
Core6: 22.65        Core7: 38.77        
Core8: 24.34        Core9: 40.52        
Core10: 25.05        Core11: 58.40        
Core12: 22.40        Core13: 58.38        
Core14: 23.66        Core15: 58.43        
Core16: 23.99        Core17: 33.27        
Core18: 23.85        Core19: 39.75        
Core20: 24.72        Core21: 35.67        
Core22: 24.63        Core23: 30.96        
Core24: 23.82        Core25: 39.84        
Core26: 24.93        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 47.53
DDR read Latency(ns)
Socket0: 46731.71
Socket1: 145.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 52.66        
Core2: 22.66        Core3: 50.53        
Core4: 22.19        Core5: 49.98        
Core6: 22.04        Core7: 40.09        
Core8: 22.35        Core9: 39.97        
Core10: 24.31        Core11: 59.15        
Core12: 24.91        Core13: 59.42        
Core14: 25.58        Core15: 59.03        
Core16: 23.34        Core17: 36.47        
Core18: 23.57        Core19: 40.24        
Core20: 26.00        Core21: 35.54        
Core22: 26.00        Core23: 33.45        
Core24: 24.03        Core25: 40.74        
Core26: 25.56        Core27: 59.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.82
Socket1: 48.54
DDR read Latency(ns)
Socket0: 46757.13
Socket1: 143.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11150
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14443785454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14443790482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7221965281; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7221965281; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7221970058; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7221970058; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7221973844; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7221973844; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7221976471; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7221976471; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6018318976; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4594749; Consumed Joules: 280.44; Watts: 46.69; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2354599; Consumed DRAM Joules: 36.03; DRAM Watts: 6.00
S1P0; QPIClocks: 14443794910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14443799474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7221986695; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7221986695; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7221986620; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7221986620; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7221986419; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7221986419; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7221986364; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7221986364; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007990757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9722814; Consumed Joules: 593.43; Watts: 98.81; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6678056; Consumed DRAM Joules: 102.17; DRAM Watts: 17.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c5f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.61     157 K    832 K    0.81    0.13    0.00    0.02     7056        5        3     69
   1    1     0.15   0.12   1.20    1.20     130 M    159 M    0.18    0.22    0.09    0.11     2632    15168       35     48
   2    0     0.00   0.57   0.00    0.60      59 K    327 K    0.82    0.15    0.00    0.01     1848        2        1     67
   3    1     0.28   0.23   1.20    1.20     101 M    128 M    0.21    0.29    0.04    0.05     1232     8843      210     48
   4    0     0.00   0.47   0.00    0.60      79 K    191 K    0.59    0.21    0.01    0.01     2744        2        4     69
   5    1     0.29   0.24   1.20    1.20     114 M    144 M    0.21    0.21    0.04    0.05     2240    15244       46     48
   6    0     0.00   0.48   0.00    0.60      26 K    206 K    0.87    0.18    0.00    0.01     1344        1        0     68
   7    1     0.23   0.19   1.19    1.20      94 M    122 M    0.23    0.30    0.04    0.05     2464    10003      958     48
   8    0     0.01   0.50   0.01    0.60     169 K   1497 K    0.89    0.09    0.00    0.02      952        0        7     67
   9    1     0.12   0.56   0.22    0.65    4427 K   7171 K    0.38    0.29    0.00    0.01       56      125      138     50
  10    0     0.01   0.52   0.01    0.60     184 K   1503 K    0.88    0.12    0.00    0.02     1736        2        8     66
  11    1     0.08   0.07   1.16    1.20     170 M    196 M    0.13    0.15    0.22    0.25     2352    16544      145     46
  12    0     0.00   0.51   0.00    0.60      42 K    397 K    0.89    0.15    0.00    0.02      392        1        1     68
  13    1     0.08   0.07   1.20    1.20     171 M    199 M    0.14    0.16    0.20    0.24     2520    15255        5     46
  14    0     0.00   0.48   0.00    0.66      25 K    182 K    0.86    0.17    0.00    0.02      560        0        1     68
  15    1     0.11   0.09   1.19    1.20     160 M    186 M    0.14    0.18    0.15    0.17     4144    21281       88     46
  16    0     0.00   0.52   0.01    0.60      82 K    640 K    0.87    0.15    0.00    0.02     2800        2        2     68
  17    1     0.22   0.19   1.16    1.20      89 M    118 M    0.24    0.31    0.04    0.05     2184    10267      106     46
  18    0     0.00   0.48   0.00    0.60      10 K    101 K    0.90    0.23    0.00    0.01      616        1        0     69
  19    1     0.19   0.17   1.15    1.20      95 M    124 M    0.24    0.29    0.05    0.06     1960    12573       45     48
  20    0     0.00   0.47   0.00    0.60      10 K     91 K    0.89    0.24    0.00    0.01      560        0        1     69
  21    1     0.17   0.15   1.17    1.20      90 M    122 M    0.26    0.31    0.05    0.07     3528    10679      527     47
  22    0     0.00   0.44   0.00    0.60    8686       90 K    0.90    0.21    0.00    0.01     2128        0        0     70
  23    1     0.18   0.15   1.17    1.20      85 M    113 M    0.25    0.34    0.05    0.06     4928    12504       25     48
  24    0     0.00   0.41   0.00    0.60      12 K     86 K    0.86    0.22    0.00    0.01      336        0        1     69
  25    1     0.24   0.20   1.20    1.20      95 M    127 M    0.25    0.32    0.04    0.05     2800    11463      259     48
  26    0     0.00   0.44   0.00    0.60    7837       81 K    0.90    0.22    0.00    0.01      560        1        0     69
  27    1     0.12   0.10   1.19    1.20     158 M    185 M    0.14    0.16    0.13    0.15      952    12074       59     49
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.50   0.00    0.60     876 K   6230 K    0.86    0.14    0.00    0.02    23632       17       28     60
 SKT    1     0.18   0.16   1.11    1.19    1563 M   1938 M    0.19    0.24    0.06    0.08    33992   172023     2646     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.56    1.18    1563 M   1944 M    0.20    0.24    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.26 %

 C1 core residency: 5.56 %; C3 core residency: 0.17 %; C6 core residency: 47.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   53%    53%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  192 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.30     0.46     237.08      30.34         179.62
 SKT   1    190.54    120.51     502.92      86.24         198.71
---------------------------------------------------------------------------------------------------------------
       *    191.84    120.97     740.01     116.58         199.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d66
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    66.85 --||-- Mem Ch  0: Reads (MB/s):  9276.11 --|
|--            Writes(MB/s):    23.43 --||--            Writes(MB/s):  6045.05 --|
|-- Mem Ch  1: Reads (MB/s):    58.37 --||-- Mem Ch  1: Reads (MB/s):  9277.62 --|
|--            Writes(MB/s):    19.26 --||--            Writes(MB/s):  6038.33 --|
|-- Mem Ch  2: Reads (MB/s):    65.57 --||-- Mem Ch  2: Reads (MB/s):  9296.08 --|
|--            Writes(MB/s):    23.09 --||--            Writes(MB/s):  6046.42 --|
|-- Mem Ch  3: Reads (MB/s):    61.10 --||-- Mem Ch  3: Reads (MB/s):  9290.75 --|
|--            Writes(MB/s):    19.20 --||--            Writes(MB/s):  6042.03 --|
|-- NODE 0 Mem Read (MB/s) :   251.88 --||-- NODE 1 Mem Read (MB/s) : 37140.56 --|
|-- NODE 0 Mem Write(MB/s) :    84.98 --||-- NODE 1 Mem Write(MB/s) : 24171.83 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     427542 --|
|-- NODE 0 Memory (MB/s):      336.87 --||-- NODE 1 Memory (MB/s):    61312.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37392.44                --|
            |--                System Write Throughput(MB/s):      24256.81                --|
            |--               System Memory Throughput(MB/s):      61649.25                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e38
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     105 M       319 K  2283 K  1908 K    162 M     0    1440  
 1     155 M       137 K    50 M   578 M     99 M     0    2006 K
-----------------------------------------------------------------------
 *     261 M       457 K    52 M   580 M    261 M     0    2008 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.82        Core1: 50.48        
Core2: 22.45        Core3: 50.78        
Core4: 22.90        Core5: 46.84        
Core6: 26.06        Core7: 37.95        
Core8: 23.92        Core9: 44.27        
Core10: 24.62        Core11: 59.89        
Core12: 22.51        Core13: 59.81        
Core14: 23.04        Core15: 59.88        
Core16: 23.89        Core17: 39.07        
Core18: 24.92        Core19: 37.65        
Core20: 23.16        Core21: 43.35        
Core22: 25.54        Core23: 34.72        
Core24: 21.77        Core25: 43.97        
Core26: 22.28        Core27: 59.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 49.01
DDR read Latency(ns)
Socket0: 47315.18
Socket1: 145.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.65        Core1: 50.42        
Core2: 21.74        Core3: 50.78        
Core4: 22.46        Core5: 48.13        
Core6: 26.08        Core7: 36.53        
Core8: 26.67        Core9: 47.44        
Core10: 25.12        Core11: 59.89        
Core12: 23.76        Core13: 59.99        
Core14: 25.52        Core15: 60.03        
Core16: 25.10        Core17: 40.04        
Core18: 25.54        Core19: 37.60        
Core20: 24.33        Core21: 42.74        
Core22: 26.60        Core23: 36.55        
Core24: 22.26        Core25: 43.78        
Core26: 21.95        Core27: 59.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 49.24
DDR read Latency(ns)
Socket0: 47023.31
Socket1: 144.83
irq_total: 391142.512139943
cpu_total: 45.97
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 99.00
cpu_8: 0.13
cpu_9: 10.51
cpu_10: 0.13
cpu_11: 99.93
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.13
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 92.48
cpu_18: 0.86
cpu_19: 99.73
cpu_20: 0.53
cpu_21: 86.76
cpu_22: 0.40
cpu_23: 93.75
cpu_24: 0.47
cpu_25: 100.00
cpu_26: 0.53
cpu_27: 99.53
enp130s0f0_rx_packets_phy: 378778
enp130s0f1_rx_packets_phy: 418830
enp4s0f0_rx_packets_phy: 504150
enp4s0f1_rx_packets_phy: 663356
Total_rx_packets_phy: 1965114
enp130s0f0_rx_bytes: 2934183230
enp130s0f1_rx_bytes: 3270448014
enp4s0f0_rx_bytes: 4247961486
enp4s0f1_rx_bytes: 5747507120
Total_rx_bytes: 16200099850
enp130s0f0_tx_packets_phy: 555932
enp130s0f1_tx_packets_phy: 530268
enp4s0f0_tx_packets_phy: 411455
enp4s0f1_tx_packets_phy: 376923
Total_tx_packets_phy: 1874578
enp130s0f0_tx_bytes: 4927456454
enp130s0f1_tx_bytes: 4663319931
enp4s0f0_tx_bytes: 3559547929
enp4s0f1_tx_bytes: 3140916553
Total_tx_bytes: 16291240867
enp130s0f0_rx_bytes_phy: 2954201327
enp130s0f1_rx_bytes_phy: 3291961441
enp4s0f0_rx_bytes_phy: 4276869124
enp4s0f1_rx_bytes_phy: 5786452350
Total_rx_bytes_phy: 16309484242
enp130s0f0_rx_packets: 378659
enp130s0f1_rx_packets: 418528
enp4s0f0_rx_packets: 504121
enp4s0f1_rx_packets: 663336
Total_rx_packets: 1964644
enp130s0f0_tx_bytes_phy: 4929664306
enp130s0f1_tx_bytes_phy: 4665564951
enp4s0f0_tx_bytes_phy: 3561171724
enp4s0f1_tx_bytes_phy: 3143307763
Total_tx_bytes_phy: 16299708744
enp130s0f0_tx_packets: 555402
enp130s0f1_tx_packets: 529145
enp4s0f0_tx_packets: 411322
enp4s0f1_tx_packets: 364979
Total_tx_packets: 1860848


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 50.67        
Core2: 22.69        Core3: 50.26        
Core4: 23.89        Core5: 42.75        
Core6: 14.19        Core7: 37.09        
Core8: 18.48        Core9: 47.71        
Core10: 18.48        Core11: 59.63        
Core12: 22.98        Core13: 59.33        
Core14: 23.19        Core15: 58.94        
Core16: 23.01        Core17: 38.99        
Core18: 24.18        Core19: 36.91        
Core20: 24.59        Core21: 42.09        
Core22: 26.12        Core23: 36.30        
Core24: 21.72        Core25: 43.49        
Core26: 21.51        Core27: 59.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.08
Socket1: 48.37
DDR read Latency(ns)
Socket0: 46814.88
Socket1: 147.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.41        Core1: 49.74        
Core2: 21.91        Core3: 50.13        
Core4: 24.20        Core5: 41.57        
Core6: 25.85        Core7: 36.27        
Core8: 24.80        Core9: 46.45        
Core10: 24.14        Core11: 58.85        
Core12: 24.53        Core13: 58.80        
Core14: 22.97        Core15: 58.45        
Core16: 23.68        Core17: 37.95        
Core18: 25.29        Core19: 36.22        
Core20: 23.81        Core21: 43.24        
Core22: 25.31        Core23: 34.41        
Core24: 21.76        Core25: 43.33        
Core26: 21.68        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.25
Socket1: 47.70
DDR read Latency(ns)
Socket0: 47065.22
Socket1: 147.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.31        Core1: 49.13        
Core2: 22.41        Core3: 49.61        
Core4: 24.33        Core5: 43.43        
Core6: 26.06        Core7: 35.71        
Core8: 25.64        Core9: 45.52        
Core10: 23.47        Core11: 58.53        
Core12: 23.36        Core13: 58.32        
Core14: 23.73        Core15: 58.16        
Core16: 23.44        Core17: 36.80        
Core18: 23.32        Core19: 36.26        
Core20: 23.70        Core21: 42.59        
Core22: 24.42        Core23: 32.81        
Core24: 22.11        Core25: 42.59        
Core26: 21.84        Core27: 58.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 47.25
DDR read Latency(ns)
Socket0: 48211.53
Socket1: 150.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.80        Core1: 48.87        
Core2: 23.31        Core3: 49.76        
Core4: 23.86        Core5: 43.79        
Core6: 23.78        Core7: 35.99        
Core8: 24.96        Core9: 46.91        
Core10: 24.35        Core11: 58.83        
Core12: 23.04        Core13: 58.48        
Core14: 23.38        Core15: 58.30        
Core16: 23.75        Core17: 38.48        
Core18: 23.04        Core19: 35.81        
Core20: 23.80        Core21: 42.64        
Core22: 24.39        Core23: 34.17        
Core24: 21.62        Core25: 42.92        
Core26: 21.83        Core27: 58.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 47.61
DDR read Latency(ns)
Socket0: 47512.01
Socket1: 149.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12247
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14458319554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14458324414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229230978; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229230978; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7229235964; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7229235964; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7229240290; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7229240290; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7229241417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7229241417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024370709; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4589623; Consumed Joules: 280.13; Watts: 46.63; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2354357; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14458337818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14458341482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7229254738; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7229254738; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7229254901; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7229254901; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7229254749; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7229254749; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7229254876; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7229254876; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010038015; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9682924; Consumed Joules: 591.00; Watts: 98.37; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6660830; Consumed DRAM Joules: 101.91; DRAM Watts: 16.96
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30a8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     128 K   1018 K    0.87    0.08    0.00    0.02     7840        1        0     69
   1    1     0.11   0.10   1.20    1.20     130 M    158 M    0.18    0.22    0.11    0.14     3136    12717       15     48
   2    0     0.01   0.52   0.01    0.60     163 K   1582 K    0.90    0.08    0.00    0.03     1120        1        1     67
   3    1     0.23   0.20   1.20    1.20     110 M    137 M    0.19    0.29    0.05    0.06     3360    12973       68     48
   4    0     0.00   0.51   0.01    0.60      81 K    836 K    0.90    0.07    0.00    0.03      448        1        0     68
   5    1     0.12   0.10   1.20    1.20     124 M    155 M    0.20    0.26    0.10    0.13     2464    11528       30     48
   6    0     0.00   0.50   0.00    0.60      31 K    332 K    0.91    0.07    0.00    0.02     1232        0        0     68
   7    1     0.19   0.16   1.19    1.20      90 M    120 M    0.25    0.34    0.05    0.06     2632     7652      497     48
   8    0     0.00   0.44   0.00    0.60    8670       82 K    0.90    0.12    0.00    0.02      392        0        0     67
   9    1     0.07   0.50   0.14    0.60    2674 K   4159 K    0.36    0.15    0.00    0.01        0      106       10     49
  10    0     0.00   0.42   0.00    0.60    5494       64 K    0.92    0.13    0.00    0.02      728        0        0     67
  11    1     0.11   0.09   1.20    1.20     162 M    188 M    0.14    0.17    0.14    0.17     1960    13311       30     46
  12    0     0.00   0.54   0.00    0.60      70 K    376 K    0.81    0.18    0.00    0.02     3976        4        1     68
  13    1     0.12   0.10   1.20    1.20     155 M    183 M    0.15    0.18    0.13    0.15      784     5691       29     46
  14    0     0.00   0.40   0.00    0.60    5239       59 K    0.91    0.12    0.00    0.02      336        0        0     68
  15    1     0.19   0.16   1.20    1.20     142 M    168 M    0.15    0.19    0.08    0.09     1288     7779      279     46
  16    0     0.00   0.40   0.00    0.60    4119       62 K    0.93    0.12    0.00    0.02      504        0        0     68
  17    1     0.20   0.17   1.12    1.20      89 M    115 M    0.22    0.27    0.05    0.06     2632     7672       25     46
  18    0     0.00   0.37   0.00    0.60    3861       68 K    0.94    0.09    0.00    0.02      168        0        0     69
  19    1     0.22   0.18   1.20    1.20      94 M    123 M    0.23    0.32    0.04    0.06     3808     9370       87     48
  20    0     0.00   0.45   0.00    0.60    5561       76 K    0.93    0.11    0.00    0.02      224        0        1     69
  21    1     0.13   0.13   1.05    1.20      89 M    113 M    0.22    0.25    0.07    0.08     3080     8400      367     48
  22    0     0.00   0.42   0.00    0.60    5941       66 K    0.91    0.09    0.00    0.02      280        0        0     69
  23    1     0.17   0.15   1.14    1.20      86 M    116 M    0.26    0.32    0.05    0.07     4592     9166       14     48
  24    0     0.00   0.51   0.01    0.60      78 K    806 K    0.90    0.07    0.00    0.03      280        1        1     69
  25    1     0.33   0.28   1.20    1.20      91 M    118 M    0.22    0.29    0.03    0.04     2296     8543      162     48
  26    0     0.00   0.51   0.01    0.60      71 K    709 K    0.90    0.06    0.00    0.03      560        0        2     69
  27    1     0.09   0.08   1.20    1.20     161 M    187 M    0.14    0.18    0.17    0.20     1120     7448        3     49
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.49   0.00    0.60     664 K   6143 K    0.89    0.08    0.00    0.02    18088        8        6     60
 SKT    1     0.16   0.15   1.10    1.19    1532 M   1890 M    0.19    0.25    0.07    0.08    33152   122356     1616     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.15   0.55    1.19    1532 M   1896 M    0.19    0.25    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.66 %

 C1 core residency: 5.45 %; C3 core residency: 0.12 %; C6 core residency: 47.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.06 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    52%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  185 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.26     0.43     234.60      30.09         172.68
 SKT   1    184.69    119.94     497.83      85.46         195.16
---------------------------------------------------------------------------------------------------------------
       *    185.95    120.37     732.42     115.55         195.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
