--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Summator_Sche.twx Summator_Sche.ncd -o Summator_Sche.twr
Summator_Sche.pcf -ucf Summator_Sche.ucf

Design file:              Summator_Sche.ncd
Physical constraint file: Summator_Sche.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW0            |LD3            |   10.355|
SW0            |LD4            |   11.837|
SW0            |LD5            |    9.111|
SW0            |LD6            |    7.060|
SW0            |LD7            |    7.902|
SW1            |LD3            |    9.610|
SW1            |LD4            |   10.478|
SW1            |LD5            |    9.563|
SW1            |LD6            |    8.558|
SW2            |LD3            |    8.842|
SW2            |LD4            |    9.472|
SW2            |LD5            |    6.957|
SW3            |LD3            |    9.370|
SW3            |LD4            |    8.518|
SW4            |LD3            |   10.476|
SW4            |LD4            |   11.958|
SW4            |LD5            |    8.387|
SW4            |LD6            |    7.290|
SW4            |LD7            |    8.063|
SW5            |LD3            |    9.691|
SW5            |LD4            |   10.481|
SW5            |LD5            |    9.644|
SW5            |LD6            |    8.639|
SW6            |LD3            |    8.962|
SW6            |LD4            |   10.220|
SW6            |LD5            |    8.365|
SW7            |LD3            |    9.165|
SW7            |LD4            |    8.207|
---------------+---------------+---------+


Analysis completed Fri Oct 13 10:13:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 145 MB



