{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622732371235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622732371235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 21:59:31 2021 " "Processing started: Thu Jun 03 21:59:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622732371235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622732371235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off luckydraw -c luckydraw --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off luckydraw -c luckydraw --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622732371235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622732371854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622732371854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "D:/BTL_TKLL/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622732382708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622732382708 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "tb_count.v(9) " "Verilog HDL error at tb_count.v(9): constant value overflow" {  } { { "../testbech/tb_count.v" "" { Text "D:/testbech/tb_count.v" 9 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1622732382708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testbech/tb_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /testbech/tb_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_count " "Found entity 1: tb_count" {  } { { "../testbech/tb_count.v" "" { Text "D:/testbech/tb_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622732382708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622732382708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7.v 1 1 " "Found 1 design units, including 1 entities, in source file led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7 " "Found entity 1: led7" {  } { { "led7.v" "" { Text "D:/BTL_TKLL/led7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622732382712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622732382712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/testbech/tb_led7.v 1 1 " "Found 1 design units, including 1 entities, in source file /testbech/tb_led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_led7 " "Found entity 1: tb_led7" {  } { { "../testbech/tb_led7.v" "" { Text "D:/testbech/tb_led7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622732382712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622732382712 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i tb_led7.v(6) " "Verilog HDL error at tb_led7.v(6): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../testbech/tb_led7.v" "" { Text "D:/testbech/tb_led7.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1622732382716 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i tb_led7.v(7) " "Verilog HDL error at tb_led7.v(7): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../testbech/tb_led7.v" "" { Text "D:/testbech/tb_led7.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1622732382716 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622732382736 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 03 21:59:42 2021 " "Processing ended: Thu Jun 03 21:59:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622732382736 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622732382736 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622732382736 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622732382736 ""}
