Copy this into your verilator/examples directory and do "make"
Experiment by changing RTL in "custom_logic.v"