Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FFT_Core_behav xil_defaultlib.tb_FFT_Core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.smpl_ram
Compiling module xil_defaultlib.coeff_rom(FILE="coeff_real.txt")
Compiling module xil_defaultlib.coeff_rom(FILE="coeff_imag.txt")
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b10,B_REG=2'b1...
Compiling module xil_defaultlib.dsp_25x18(A_REG=2'b01,B_REG=2'b0...
Compiling module xil_defaultlib.butterfly_default
Compiling module xil_defaultlib.dsp_25x18(A_REG=1,B_REG=1)
Compiling module xil_defaultlib.FFT_Core_default
Compiling module xil_defaultlib.test_rom(FILE="test_input.txt")
Compiling module xil_defaultlib.tb_FFT_Core
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FFT_Core_behav
