/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module stuv_flat(CMP, ADDR_10, ADDR_11, ADDR_12, ADDR_13, ADDR_14, ADDR_15, ADDR_16, ADDR_17, ADDR_18, ADDR_19, ADDR_20, ADDR_21, ADDR_22, ADDR_23, ADDR_24, ADDR_25, ADDR_26, ADDR_27, ADDR_28, ADDR_29
, ADDR_30, ADDR_31, ADDR_32, TAG_10, TAG_11, TAG_12, TAG_13, TAG_14, TAG_15, TAG_16, TAG_17, TAG_18, TAG_19, TAG_20, TAG_21, TAG_22, TAG_23, TAG_24, TAG_25, TAG_26, TAG_27
, TAG_28, TAG_29, TAG_30, TAG_31, TAG_32);
  output CMP;
  wire CMP;
  input ADDR_10;
  wire ADDR_10;
  input ADDR_11;
  wire ADDR_11;
  input ADDR_12;
  wire ADDR_12;
  input ADDR_13;
  wire ADDR_13;
  input ADDR_14;
  wire ADDR_14;
  input ADDR_15;
  wire ADDR_15;
  input ADDR_16;
  wire ADDR_16;
  input ADDR_17;
  wire ADDR_17;
  input ADDR_18;
  wire ADDR_18;
  input ADDR_19;
  wire ADDR_19;
  input ADDR_20;
  wire ADDR_20;
  input ADDR_21;
  wire ADDR_21;
  input ADDR_22;
  wire ADDR_22;
  input ADDR_23;
  wire ADDR_23;
  input ADDR_24;
  wire ADDR_24;
  input ADDR_25;
  wire ADDR_25;
  input ADDR_26;
  wire ADDR_26;
  input ADDR_27;
  wire ADDR_27;
  input ADDR_28;
  wire ADDR_28;
  input ADDR_29;
  wire ADDR_29;
  input ADDR_30;
  wire ADDR_30;
  input ADDR_31;
  wire ADDR_31;
  input ADDR_32;
  wire ADDR_32;
  input TAG_10;
  wire TAG_10;
  input TAG_11;
  wire TAG_11;
  input TAG_12;
  wire TAG_12;
  input TAG_13;
  wire TAG_13;
  input TAG_14;
  wire TAG_14;
  input TAG_15;
  wire TAG_15;
  input TAG_16;
  wire TAG_16;
  input TAG_17;
  wire TAG_17;
  input TAG_18;
  wire TAG_18;
  input TAG_19;
  wire TAG_19;
  input TAG_20;
  wire TAG_20;
  input TAG_21;
  wire TAG_21;
  input TAG_22;
  wire TAG_22;
  input TAG_23;
  wire TAG_23;
  input TAG_24;
  wire TAG_24;
  input TAG_25;
  wire TAG_25;
  input TAG_26;
  wire TAG_26;
  input TAG_27;
  wire TAG_27;
  input TAG_28;
  wire TAG_28;
  input TAG_29;
  wire TAG_29;
  input TAG_30;
  wire TAG_30;
  input TAG_31;
  wire TAG_31;
  input TAG_32;
  wire TAG_32;
  assign CMP = { TAG_32, TAG_31, TAG_30, TAG_29, TAG_28, TAG_27, TAG_26, TAG_25, TAG_24, TAG_23, TAG_22, TAG_21, TAG_20, TAG_19, TAG_18, TAG_17, TAG_16, TAG_15, TAG_14, TAG_13, TAG_12, TAG_11, TAG_10 } != { ADDR_32, ADDR_31, ADDR_30, ADDR_29, ADDR_28, ADDR_27, ADDR_26, ADDR_25, ADDR_24, ADDR_23, ADDR_22, ADDR_21, ADDR_20, ADDR_19, ADDR_18, ADDR_17, ADDR_16, ADDR_15, ADDR_14, ADDR_13, ADDR_12, ADDR_11, ADDR_10 };
endmodule
