# Learning_SV
This repo contains experiments to help people deal with systemverilog constructs through examples.
Pre-requisites: Verilog
