Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 20:11:03 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_84_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.355%)  route 2.445ns (73.645%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 6.274 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.783ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.712ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=78763, routed)       1.956     2.907    Delay1No25_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X149Y620       FDCE                                         r  Delay1No25_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y620       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.985 r  Delay1No25_instance/Y_reg[27]/Q
                         net (fo=7, routed)           0.721     3.706    Delay1No24_instance/Y_reg[33]_0[27]
    SLICE_X145Y575       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.829 r  Delay1No24_instance/geqOp_carry__0_i_11__0/O
                         net (fo=1, routed)           0.022     3.851    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X145Y575       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.010 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.036    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y576       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.088 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.357     4.445    Delay1No25_instance/CO[0]
    SLICE_X142Y575       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.511 r  Delay1No25_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.352     4.863    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X143Y575       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.960 r  Delay1No24_instance/shiftedFracY_d1[49]_i_6__0/O
                         net (fo=1, routed)           0.088     5.048    Delay1No24_instance/shiftedFracY_d1[49]_i_6__0_n_0
    SLICE_X143Y575       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.098 r  Delay1No24_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=2, routed)           0.233     5.331    Delay1No24_instance/Sum10_5_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X144Y577       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.382 r  Delay1No24_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.417     5.799    Delay1No25_instance/shiftVal__5[1]
    SLICE_X143Y568       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     5.947 r  Delay1No25_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.178     6.125    Delay1No24_instance/Y_reg[26]_0[7]
    SLICE_X144Y568       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.176 r  Delay1No24_instance/shiftedFracY_d1[30]_i_1__0/O
                         net (fo=1, routed)           0.051     6.227    Sum10_5_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X144Y568       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=78763, routed)       1.614     6.274    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X144Y568       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.362     6.636    
                         clock uncertainty           -0.035     6.601    
    SLICE_X144Y568       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.626    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.626    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  0.399    




