// Seed: 572970646
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4
);
  wire id_6;
  ;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1#(.id_14(-1'b0)),
    output supply1 id_2,
    output tri id_3
    , id_15, id_16,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output supply0 id_8,
    inout logic id_9,
    output wor id_10,
    input tri0 id_11,
    input tri id_12
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_12,
      id_4
  );
  always begin : LABEL_0
    id_9 <= 1;
  end
endmodule
