#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  3 13:18:09 2018
# Process ID: 788
# Current directory: C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7600 C:\Users\Reiji\Documents\GitHub\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.xpr
# Log file: C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/vivado.log
# Journal file: C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.xpr
open_bd_design {C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_output_buffer_0_0
update_module_reference design_1_audio_clk_gen_0_0
update_module_reference design_1_phase_generator_0_0
update_module_reference design_1_DAC_IF_0_0
close [ open C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/PhaseGen256.v w ]
add_files C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/PhaseGen256.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/PhaseGen256.v] -no_script -reset -force -quiet
remove_files  C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/PhaseGen256.v
close [ open C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/phase_gen_256.v w ]
add_files C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/phase_gen_256.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference phase_gen_256 DSP/phase_gen_256_0
set_property location {2 398 502} [get_bd_cells DSP/phase_gen_256_0]
copy_bd_objs DSP  [get_bd_cells {DSP/DSP_Sin/cordic_0}]
set_property location {3 625 532} [get_bd_cells DSP/cordic_0]
connect_bd_intf_net [get_bd_intf_pins DSP/phase_gen_256_0/m_axis_phase] [get_bd_intf_pins DSP/cordic_0/S_AXIS_PHASE]
regenerate_bd_layout -hierarchy [get_bd_cell DSP] -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 DSP/mult_gen_0
endgroup
set_property location {3.5 1002 478} [get_bd_cells DSP/mult_gen_0]
delete_bd_objs [get_bd_cells DSP/mult_gen_0]
close [ open C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v w ]
add_files C:/Users/Reiji/Documents/GitHub/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/mult_sum.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mult_sum DSP/mult_sum_0
create_bd_cell -type module -reference mult_sum DSP/mult_sum_0
create_bd_cell -type module -reference mult_sum DSP/mult_sum_0
set_property location {4 984 292} [get_bd_cells DSP/mult_sum_0]
set_property location {2 395 371} [get_bd_cells DSP/blk_mem_gen_0]
set_property location {2 459 384} [get_bd_cells DSP/blk_mem_gen_0]
set_property location {4 971 489} [get_bd_cells DSP/mult_sum_0]
update_module_reference design_1_mult_sum_0_0
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins DSP/cordic_0/M_AXIS_DOUT] [get_bd_intf_pins DSP/mult_sum_0/s_axis_in]
update_module_reference design_1_mult_sum_0_0
delete_bd_objs [get_bd_intf_nets DSP/cordic_0_M_AXIS_DOUT]
connect_bd_intf_net [get_bd_intf_pins DSP/mult_sum_0/s_axis_sin] [get_bd_intf_pins DSP/cordic_0/M_AXIS_DOUT]
update_module_reference design_1_mult_sum_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 DSP/mult_gen_0
endgroup
set_property -dict [list CONFIG.PortAWidth.VALUE_SRC USER CONFIG.PortBWidth.VALUE_SRC USER] [get_bd_cells DSP/mult_gen_0]
set_property -dict [list CONFIG.PortAWidth {16} CONFIG.PortBWidth {16} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {31} CONFIG.PipeStages {3}] [get_bd_cells DSP/mult_gen_0]
update_module_reference design_1_mult_sum_0_0
connect_bd_net [get_bd_pins DSP/mult_sum_0/mult_A] [get_bd_pins DSP/mult_gen_0/A]
connect_bd_net [get_bd_pins DSP/mult_sum_0/mult_B] [get_bd_pins DSP/mult_gen_0/B]
connect_bd_net [get_bd_pins DSP/mult_gen_0/P] [get_bd_pins DSP/mult_sum_0/mult_P]
set_property location {4 1049 672} [get_bd_cells DSP/mult_gen_0]
set_property location {4.5 1289 521} [get_bd_cells DSP/mult_gen_0]
set_property location {5 1286 472} [get_bd_cells DSP/mult_gen_0]
update_module_reference design_1_mult_sum_0_0
regenerate_bd_layout -hierarchy [get_bd_cell DSP] -routing
connect_bd_net [get_bd_pins DSP/phase_gen_256_0/nReset] [get_bd_pins DSP/DSP_register_0/sysNReset]
connect_bd_net [get_bd_pins DSP/mult_sum_0/nReset] [get_bd_pins DSP/DSP_register_0/sysNReset]
connect_bd_net [get_bd_pins DSP/sysClk] [get_bd_pins DSP/phase_gen_256_0/sysClk]
connect_bd_net [get_bd_pins DSP/sysClk] [get_bd_pins DSP/mult_gen_0/CLK]
connect_bd_net [get_bd_pins DSP/sysClk] [get_bd_pins DSP/mult_sum_0/sysClk]
connect_bd_net [get_bd_pins DSP/sysClk] [get_bd_pins DSP/cordic_0/aclk]
connect_bd_net [get_bd_pins DSP/phase_gen_256_0/audioClk] [get_bd_pins DSP/audio_clk_gen_0/audioClk]
update_module_reference design_1_mult_sum_0_0
regenerate_bd_layout -hierarchy [get_bd_cell DSP] -routing
