0.7
2020.2
Oct 14 2022
05:20:55
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sim_1/new/testbench.v,1759655170,verilog,,,,testbench,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ADDER_4.v,1759654688,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ADDER_BRANCH.v,,ADDER_4,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ADDER_BRANCH.v,1759654760,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ALU.v,,ADDER_BRANCH,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ALU.v,1759654587,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ALU_CONTROL.v,,ALU,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/ALU_CONTROL.v,1759655003,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/AND_BRANCH.v,,ALU_CONTROL,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/AND_BRANCH.v,1759654976,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/CONTROL_UNIT.v,,AND_BRANCH,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/CONTROL_UNIT.v,1759655058,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/DATA_MEMORY.v,,CONTROL_UNIT,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/DATA_MEMORY.v,1759654645,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/IMEM.v,,DATA_MEMORY,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/IMEM.v,1759654489,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MIPS.v,,IMEM,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MIPS.v,1759655103,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_ALU.v,,MIPS,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_ALU.v,1759654907,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_BRANCH.v,,MUX_ALU,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_BRANCH.v,1759654874,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_DATA_MEM.v,,MUX_BRANCH,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_DATA_MEM.v,1759654827,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_REGISTER.v,,MUX_DATA_MEM,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/MUX_REGISTER.v,1759654798,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/PC.v,,MUX_REGISTER,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/PC.v,1759654395,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/REGISTER_FILE.v,,PC,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/REGISTER_FILE.v,1759654549,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/SHIFTER.v,,REGISTER_FILE,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/SHIFTER.v,1759654728,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/SIGN_EXTEND.v,,SHIFTER,,,,,,,,
E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sources_1/new/SIGN_EXTEND.v,1759654950,verilog,,E:/VIVADO_PROJECT/MIPS_PROCESSOR/MIPS/MIPS.srcs/sim_1/new/testbench.v,,SIGN_EXTEND,,,,,,,,
