{"Source Block": ["oh/spi/hdl/spi_slave_regs.v@111:125@HdlStmProcess", "   \n   //#####################################\n   //# PACKET SIZE [3]\n   //#####################################\n\n   always @ (posedge spi_clk or negedge nreset)\n     if(!nreset)\n       spi_psize[7:0] <= PW;\n     else if(spi_psize_write)\n       spi_psize[7:0] <= spi_data[7:0];\n   \n   //#####################################\n   //# CORE DATA [15:8]\n   //#####################################\n\n"], "Clone Blocks": [["oh/spi/hdl/spi_slave_regs.v@83:97", "   //#####################################\n   //[0]    = 1--> user regs valid (default is off)\n   //[1]    = 1--> disable spi port (default is enabled)\n   //[7:2]  = reserved\n\n   always @ (posedge spi_clk or negedge nreset)\n     if(!nreset)\n       spi_config[7:0] <= 'b0;\n     else if(spi_config_write)\n       spi_config[7:0] <= spi_data[7:0];\n   \n   //#####################################\n   //# STATUS [1]\n   //#####################################\n\n"]], "Diff Content": {"Delete": [[116, "   always @ (posedge spi_clk or negedge nreset)\n"], [117, "     if(!nreset)\n"], [118, "       spi_psize[7:0] <= PW;\n"], [119, "     else if(spi_psize_write)\n"], [120, "       spi_psize[7:0] <= spi_data[7:0];\n"]], "Add": []}}