/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.9
Hash     : 59d0f0d
Date     : Sep 27 2024
Type     : Engineering
Log Time   : Fri Sep 27 10:13:48 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.9
Hash     : 59d0f0d
Date     : Sep 27 2024
Type     : Engineering
Log Time   : Fri Sep 27 10:13:48 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.9
Hash     : 59d0f0d
Date     : Sep 27 2024
Type     : Engineering
Log Time   : Fri Sep 27 10:13:48 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 52417c1f4, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/adder_tree/run_1/synth_1_1/analysis/adder_tree_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_27_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/adder_tree/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:64:1: Compile module "work@add".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:34:1: Compile module "work@add_pairs".
[INF:CP0303] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:5:1: Compile module "work@adder_tree".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:39:35: Implicit port type (wire) for "result".
[NTE:CP0309] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:10:35: Implicit port type (wire) for "result".
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:18:5: Compile generate block "work@adder_tree.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[8]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[9]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[10]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[11]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[12]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[13]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[14]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.add_pairs_inst.a[15]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:18:5: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[4]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[5]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[6]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[7]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:18:5: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[2]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[3]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:18:5: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[0]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:45:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.add_pairs_inst.a[1]".
[INF:CP0335] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:14:4: Compile generate block "work@adder_tree.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1.adder_tree_inst.genblk1".
[WRN:EL0534] Cmd line top level is not a top level "adder_tree".
[NTE:EL0503] /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Jira_Testcase/EDA-3183/rerun/rtl/adder_tree.sv:5:1: Top level module "work@adder_tree".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 11.
[NTE:EL0510] Nb instances: 40.
[NTE:EL0511] Nb leaf instances: 31.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 7
Warning: Removing unelaborated module: \add from the design.
Warning: Removing unelaborated module: \add_pairs from the design.
Generating RTLIL representation for module `$paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\add'.
Generating RTLIL representation for module `$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\add'.
Generating RTLIL representation for module `$paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\add_pairs'.
Generating RTLIL representation for module `$paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\add_pairs'.
Generating RTLIL representation for module `\adder_tree'.
Generating RTLIL representation for module `$paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\adder_tree'.
Generating RTLIL representation for module `$paramod$ff696d23422842e18a2dcad684feb2e2638be74a\add_pairs'.
Generating RTLIL representation for module `$paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\adder_tree'.
Generating RTLIL representation for module `$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\add'.
Generating RTLIL representation for module `$paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\adder_tree'.
Generating RTLIL representation for module `$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\add'.
Generating RTLIL representation for module `$paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\adder_tree'.
Generating RTLIL representation for module `$paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\add_pairs'.
Generating RTLIL representation for module `$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\add'.

-- Running command `hierarchy -top adder_tree' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \adder_tree
Used module:     $paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\adder_tree
Used module:         $paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\adder_tree
Used module:             $paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\adder_tree
Used module:                 $paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\adder_tree
Used module:                     $paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\add
Used module:                 $paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\add_pairs
Used module:                     $paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\add
Used module:             $paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\add_pairs
Used module:                 $paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\add
Used module:         $paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\add_pairs
Used module:             $paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\add
Used module:     $paramod$ff696d23422842e18a2dcad684feb2e2638be74a\add_pairs
Used module:         $paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\add

3.2. Analyzing design hierarchy..
Top module:  \adder_tree
Used module:     $paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\adder_tree
Used module:         $paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\adder_tree
Used module:             $paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\adder_tree
Used module:                 $paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\adder_tree
Used module:                     $paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\add
Used module:                 $paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\add_pairs
Used module:                     $paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\add
Used module:             $paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\add_pairs
Used module:                 $paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\add
Used module:         $paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\add_pairs
Used module:             $paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\add
Used module:     $paramod$ff696d23422842e18a2dcad684feb2e2638be74a\add_pairs
Used module:         $paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\add
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$13fb26c5a7fa64a1a9064a3910abb319f733dbdf\\add"
 Process module "$paramod$30b32c88b1cad57f4dbead86a2f4c4a83bf0d35b\\add"
 Process module "$paramod$570d09c8188f310822d1c783e8cafbbde8757fd2\\add"
 Process module "$paramod$6f440ffaba97bf608814de4399849c0a3debb6c4\\add"
 Process module "$paramod$7c1824755b1ebebec0f267fe59ffd6412e96dbeb\\add_pairs"
 Process module "$paramod$8acec77f41b61651e3316d94f05ce71673ae43bd\\adder_tree"
 Process module "$paramod$a4c83f9b75f0e94455f2897f43aa089b6ab370d1\\add"
 Process module "$paramod$b417b0d3be58a2cff5d999ec6dde9121777d54cd\\add_pairs"
 Process module "$paramod$ca4c512e7e1fc9bc336817b02cb02b4536d6a6bb\\adder_tree"
 Process module "$paramod$ccbca2dc636cbf6ef78fb05a626e6c3d80a93246\\add_pairs"
 Process module "$paramod$d8071744b8388eaaf3c39916c46842a9ea324d4a\\adder_tree"
 Process module "$paramod$dd8852f223f23fde1593a36c20814c6598fbac2b\\adder_tree"
 Process module "$paramod$ff696d23422842e18a2dcad684feb2e2638be74a\\add_pairs"
Dumping file port_info.json ...

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: a3e94ca936, CPU: user 0.96s system 0.05s, MEM: 47.07 MB peak
Yosys 0.38 (git sha1 52417c1f4, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 2x read_systemverilog (0 sec), 2% 1x plugin (0 sec), ...
