Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips_tb_isim_beh.exe -prj C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/WREG.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/NPC.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/MUX_GRF_WD.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/MUX_GRF_WA.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/MUX_ALU_B.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/MREG.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/MCU.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/IFU.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/HMUX_DM_M.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/HMUX_CMP_D.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/HMUX_ALU_E.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/HCU.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/GRF.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/EXT.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/EREG.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/DREG.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/DM.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/CMP.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/ALU.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips.v" into library work
Analyzing Verilog file "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips.v" Line 169: Port RegWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips.v" Line 255: Port Sel_GRF_WA is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips.v" Line 306: Port Sel_GRF_WA is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips.v" Line 354: Port Sel_GRF_WA is not connected to this instance
Completed static elaboration
Compiling module IFU
Compiling module DREG
Compiling module MCU
Compiling module GRF
Compiling module CMP
Compiling module MUX_GRF_WA
Compiling module EXT
Compiling module NPC
Compiling module EREG
Compiling module MUX_ALU_B
Compiling module ALU
Compiling module MREG
Compiling module DM
Compiling module WREG
Compiling module MUX_GRF_WD
Compiling module HCU
Compiling module HMUX_CMP_D
Compiling module HMUX_ALU_E
Compiling module HMUX_DM_M
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/hp/Desktop/co/CPU_P5/CPU5/mips_tb_isim_beh.exe
Fuse Memory Usage: 35552 KB
Fuse CPU Usage: 1171 ms
