# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/Lab3 {C:/Users/carib/CST 231/Lab3/seg_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:59 on Jan 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/Lab3" C:/Users/carib/CST 231/Lab3/seg_7.v 
# -- Compiling module seg_7
# 
# Top level modules:
# 	seg_7
# End time: 16:49:59 on Jan 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.seg_7
# vsim work.seg_7 
# Start time: 16:50:24 on Jan 31,2023
# Loading work.seg_7
add wave sim:/seg_7/*
force -freeze sim:/seg_7/display 1000000 0
noforce sim:/seg_7/display
force -freeze {sim:/seg_7/num[0]} 0 0, 1 {50 ps} -r 100
force -freeze {sim:/seg_7/num[1]} 0 0, 1 {100 ps} -r 200
force -freeze {sim:/seg_7/num[1]} 0 0, 1 {100 ps} -r 200
noforce {sim:/seg_7/num[1]}
force -freeze {sim:/seg_7/num[1]} 0 0, 1 {100 ps} -r 200
force -freeze {sim:/seg_7/num[2]} 0 0, 1 {200 ps} -r 400
force -freeze {sim:/seg_7/num[3]} 0 0, 1 {400 ps} -r 800
run
run
run
run
run
run
run
# End time: 17:04:40 on Jan 31,2023, Elapsed time: 0:14:16
# Errors: 0, Warnings: 0
