Fitter report for ucu_gpu
Fri Jun 11 14:56:37 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jun 11 14:56:36 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ucu_gpu                                     ;
; Top-level Entity Name           ; ucu_gpu_top                                 ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 11,929 / 41,910 ( 28 % )                    ;
; Total registers                 ; 11903                                       ;
; Total pins                      ; 172 / 314 ( 55 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,865,088 / 5,662,720 ( 68 % )              ;
; Total RAM Blocks                ; 470 / 553 ( 85 % )                          ;
; Total DSP Blocks                ; 8 / 112 ( 7 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Auto Packed Registers                                              ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                           ; On                                    ; Auto                                  ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.1%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   7.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                                         ; DIVCLK                   ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                                 ; OUTCLK                   ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|END_OK~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; counter[12]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[42]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[42]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[89]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[89]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[96]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[96]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[152]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[152]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[176]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[176]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[183]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[183]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[209]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[209]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[271]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[271]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[291]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[291]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[311]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[311]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[315]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[315]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[326]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[326]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[364]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[364]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[365]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[365]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]~DUPLICATE                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[688]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[688]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[718]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[718]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[756]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[756]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[800]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[800]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[843]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[933]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[933]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[958]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[958]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[967]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[967]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[972]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[972]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[993]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[993]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[999]~DUPLICATE                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1028]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1028]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1050]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1050]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1057]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1057]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1062]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1062]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1068]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1068]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1069]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1069]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1101]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1101]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1104]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1104]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1110]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1110]~DUPLICATE                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[2]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[4]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[4]~DUPLICATE                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[5]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[17]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[27]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_writedata[27]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[5]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[17]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[30]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a7                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a8                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a9                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a11                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a13                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a13~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a10                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a10~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdemp_eq_comp_lsb_aeb~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[7]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|wrptr_g[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][2]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][2]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][6]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][6]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][15]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][15]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][3]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][5]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][6]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][6]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][8]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][8]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][13]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|enable_threshold_reg                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|enable_threshold_reg~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|reset_counters                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|reset_counters~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|task_reg[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|av_st_dout_endofpacket                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|av_st_dout_endofpacket~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__STREAM_MARKER_SEND_LINE                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|state.MAIN__STREAM_MARKER_SEND_LINE~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|av_st_dout_valid~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|gen_command_encoder.gen_arg_cycles_two.second_arg~DUPLICATE                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTROL_PACKET                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTROL_PACKET~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[4]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[7]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem[0][83]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|address_reg[8]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|byte_cnt_reg[5]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:axi_lw_master_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:axi_lw_master_bridge_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:video_dma_0_ctrl_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:video_dma_0_ctrl_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:videocard_new_0_memory_control_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:on_chip_to_dma_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:on_chip_to_dma_bridge_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:axi_master_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:axi_master_bridge_m0_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|av_readdata_pre[25]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:videocard_new_0_memory_main_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[6]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[6]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[8]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[8]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[13]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[15]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[15]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[17]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[17]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[28]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core0[28]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[4]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[4]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[5]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[5]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[14]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[14]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[15]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[15]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[23]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[23]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[24]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[29]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core1[29]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[9]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[9]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[11]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[13]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[18]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[18]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[19]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[19]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[21]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[21]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[23]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[23]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[24]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[27]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[27]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[29]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[29]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[31]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_out_core3[31]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|response[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|response[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|wait_memory                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|wait_memory~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|alu_opcode[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|alu_opcode[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|alu_opcode[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|alu_opcode[3]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[7]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[14]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[15]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[15]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|interrupt                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|interrupt~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[5]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[26]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|ip[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|my_stack_end[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|my_stack_end[12]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[30]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[26]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[27]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[28]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[30]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|state[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|dump_core_counter[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|dump_core_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|alu_opcode[2]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|alu_opcode[2]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|mem_en                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|mem_en~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[25]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|ip[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[20]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[29]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|state[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[22]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[29]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|ip[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[30]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[10]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[30]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|dump_core_counter[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|dump_core_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|mov_type[0]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|mov_type[0]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[11]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[19]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[21]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[22]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[28]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|ip[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[30]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[16]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[29]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[9]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[28]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|result[15]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|result[15]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[16]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[22]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[23]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[24]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[26]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[27]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[28]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                        ; Ignored Value          ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Synchronizer Identification                               ; alt_vip_common_sync                         ;              ; data_out_sync0[1]                                                                                 ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                         ; on                     ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; PLL Compensation Mode                                     ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                                  ; DIRECT                 ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer      ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer      ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer      ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer      ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]         ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]         ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]         ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]         ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]        ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]        ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]        ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]        ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                    ; OFF                    ; QSF Assignment             ;
; Global Signal                                             ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                               ; OFF                    ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; ucu_gpu_top                                 ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                             ; ON                     ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 31406 ) ; 0.00 % ( 0 / 31406 )       ; 0.00 % ( 0 / 31406 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 31406 ) ; 0.00 % ( 0 / 31406 )       ; 0.00 % ( 0 / 31406 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                        ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                             ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                      ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Top                                        ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                               ;
; pzdyqx:nabboc                              ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                                                 ;
; sld_hub:auto_hub                           ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                              ;
; sld_signaltap:auto_signaltap_0             ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                                                ;
; soc_system_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst             ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                ;
+--------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                 ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                             ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                        ; 0.00 % ( 0 / 22369 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                              ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                           ; 0.00 % ( 0 / 254 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0             ; 0.00 % ( 0 / 7755 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst             ; 0.00 % ( 0 / 39 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11,929 / 41,910       ; 28 %  ;
; ALMs needed [=A-B+C]                                        ; 11,929                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14,388 / 41,910       ; 34 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,364                 ;       ;
;         [b] ALMs used for LUT logic                         ; 8,955                 ;       ;
;         [c] ALMs used for registers                         ; 3,069                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,786 / 41,910        ; 7 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 327 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 327                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,881 / 4,191         ; 45 %  ;
;     -- Logic LABs                                           ; 1,881                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 18,291                ;       ;
;     -- 7 input functions                                    ; 138                   ;       ;
;     -- 6 input functions                                    ; 5,031                 ;       ;
;     -- 5 input functions                                    ; 2,734                 ;       ;
;     -- 4 input functions                                    ; 5,172                 ;       ;
;     -- <=3 input functions                                  ; 5,216                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,554                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 11,677                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 10,865 / 83,820       ; 13 %  ;
;         -- Secondary logic registers                        ; 812 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 11,102                ;       ;
;         -- Routing optimization registers                   ; 575                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 172 / 314             ; 55 %  ;
;     -- Clock pins                                           ; 5 / 8                 ; 63 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 470 / 553             ; 85 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 3,865,088 / 5,662,720 ; 68 %  ;
; Total block memory implementation bits                      ; 4,812,800 / 5,662,720 ; 85 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 8 / 112               ; 7 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 8 / 16                ; 50 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 15.9% / 16.3% / 14.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 49.6% / 50.2% / 47.9% ;       ;
; Maximum fan-out                                             ; 3863                  ;       ;
; Highest non-global fan-out                                  ; 2317                  ;       ;
; Total fan-out                                               ; 139591                ;       ;
; Average fan-out                                             ; 3.98                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+--------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; soc_system_ARM_A9_HPS_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+--------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10718 / 41910 ( 26 % ) ; 60 / 41910 ( < 1 % ) ; 93 / 41910 ( < 1 % )  ; 1058 / 41910 ( 3 % )           ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 10718                  ; 60                   ; 93                    ; 1058                           ; 0                                          ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11245 / 41910 ( 27 % ) ; 74 / 41910 ( < 1 % ) ; 107 / 41910 ( < 1 % ) ; 2964 / 41910 ( 7 % )           ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1659                   ; 12                   ; 33                    ; 661                            ; 0                                          ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 8750                   ; 37                   ; 48                    ; 120                            ; 0                                          ; 0                              ;
;         [c] ALMs used for registers                         ; 836                    ; 25                   ; 26                    ; 2183                           ; 0                                          ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 854 / 41910 ( 2 % )    ; 14 / 41910 ( < 1 % ) ; 14 / 41910 ( < 1 % )  ; 1907 / 41910 ( 5 % )           ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 327 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )     ; 1 / 41910 ( < 1 % )            ; 0 / 41910 ( 0 % )                          ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;         [c] Due to LAB input limits                         ; 327                    ; 0                    ; 0                     ; 1                              ; 0                                          ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                   ; Low                            ; Low                                        ; Low                            ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Total LABs:  partially or completely used                   ; 1522 / 4191 ( 36 % )   ; 12 / 4191 ( < 1 % )  ; 17 / 4191 ( < 1 % )   ; 340 / 4191 ( 8 % )             ; 0 / 4191 ( 0 % )                           ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1522                   ; 12                   ; 17                    ; 340                            ; 0                                          ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Combinational ALUT usage for logic                          ; 16568                  ; 91                   ; 138                   ; 1494                           ; 0                                          ; 0                              ;
;     -- 7 input functions                                    ; 130                    ; 4                    ; 4                     ; 0                              ; 0                                          ; 0                              ;
;     -- 6 input functions                                    ; 4810                   ; 12                   ; 24                    ; 185                            ; 0                                          ; 0                              ;
;     -- 5 input functions                                    ; 2266                   ; 15                   ; 30                    ; 423                            ; 0                                          ; 0                              ;
;     -- 4 input functions                                    ; 5103                   ; 17                   ; 21                    ; 31                             ; 0                                          ; 0                              ;
;     -- <=3 input functions                                  ; 4259                   ; 43                   ; 59                    ; 855                            ; 0                                          ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 905                    ; 31                   ; 26                    ; 2592                           ; 0                                          ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
;         -- Primary logic registers                          ; 4989 / 83820 ( 6 % )   ; 72 / 83820 ( < 1 % ) ; 116 / 83820 ( < 1 % ) ; 5688 / 83820 ( 7 % )           ; 0 / 83820 ( 0 % )                          ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 514 / 83820 ( < 1 % )  ; 6 / 83820 ( < 1 % )  ; 5 / 83820 ( < 1 % )   ; 287 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )                          ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                       ;                                ;                                            ;                                ;
;         -- Design implementation registers                  ; 5023                   ; 72                   ; 116                   ; 5891                           ; 0                                          ; 0                              ;
;         -- Routing optimization registers                   ; 480                    ; 6                    ; 5                     ; 84                             ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
; I/O pins                                                    ; 99                     ; 0                    ; 0                     ; 0                              ; 71                                         ; 2                              ;
; I/O registers                                               ; 50                     ; 0                    ; 0                     ; 0                              ; 176                                        ; 0                              ;
; Total block memory bits                                     ; 3674624                ; 0                    ; 0                     ; 190464                         ; 0                                          ; 0                              ;
; Total block memory implementation bits                      ; 4618240                ; 0                    ; 0                     ; 194560                         ; 0                                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 451 / 553 ( 81 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )       ; 19 / 553 ( 3 % )               ; 0 / 553 ( 0 % )                            ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 8 / 112 ( 7 % )        ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                            ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                             ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )                            ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                             ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ; 186 / 1325 ( 14 % )                        ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 66 / 400 ( 16 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 40 / 425 ( 9 % )                           ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 2 / 8 ( 25 % )                             ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ; 124 / 1300 ( 9 % )                         ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 40 / 400 ( 10 % )                          ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 5 / 400 ( 1 % )                            ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 6 / 36 ( 16 % )                            ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ; 26 / 175 ( 14 % )                          ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                             ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                             ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                             ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                             ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                             ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                              ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                              ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                           ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                            ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 0 / 54 ( 0 % )                             ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                              ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                              ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                            ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Connections                                                 ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Input Connections                                    ; 7283                   ; 64                   ; 183                   ; 7770                           ; 76                                         ; 253                            ;
;     -- Registered Input Connections                         ; 6264                   ; 29                   ; 128                   ; 6423                           ; 0                                          ; 0                              ;
;     -- Output Connections                                   ; 1763                   ; 4                    ; 343                   ; 34                             ; 101                                        ; 13384                          ;
;     -- Registered Output Connections                        ; 110                    ; 3                    ; 337                   ; 0                              ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Internal Connections                                        ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Total Connections                                    ; 124863                 ; 570                  ; 1351                  ; 26059                          ; 5203                                       ; 13760                          ;
;     -- Registered Connections                               ; 57403                  ; 345                  ; 1015                  ; 17698                          ; 100                                        ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; External Connections                                        ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Top                                                  ; 14                     ; 1                    ; 72                    ; 1485                           ; 49                                         ; 7425                           ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                    ; 36                    ; 0                              ; 0                                          ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 72                     ; 36                   ; 20                    ; 236                            ; 0                                          ; 162                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 1485                   ; 0                    ; 236                   ; 64                             ; 0                                          ; 6019                           ;
;     -- soc_system_ARM_A9_HPS_hps_io_border:border           ; 49                     ; 0                    ; 0                     ; 0                              ; 128                                        ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 7425                   ; 31                   ; 162                   ; 6019                           ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Partition Interface                                         ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Input Ports                                          ; 42                     ; 11                   ; 111                   ; 1182                           ; 12                                         ; 257                            ;
;     -- Output Ports                                         ; 86                     ; 4                    ; 128                   ; 757                            ; 44                                         ; 371                            ;
;     -- Bidir Ports                                          ; 71                     ; 0                    ; 0                     ; 0                              ; 64                                         ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Registered Ports                                            ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 2                     ; 431                            ; 0                                          ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 71                    ; 743                            ; 0                                          ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                            ;                                ;
; Port Connectivity                                           ;                        ;                      ;                       ;                                ;                                            ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 6                     ; 1127                           ; 0                                          ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 42                    ; 2                              ; 0                                          ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                     ; 19                             ; 0                                          ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                     ; 1                              ; 0                                          ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 81                    ; 3                              ; 0                                          ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                          ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 86                    ; 17                             ; 0                                          ; 25                             ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 71                    ; 745                            ; 0                                          ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+--------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50        ; V11   ; 3B       ; 32           ; 0            ; 0            ; 35                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 18                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT         ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HDMI_TX_CLK         ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE          ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]        ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]       ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]       ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]       ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]       ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]       ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]       ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]       ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]       ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]       ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]       ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]        ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]       ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]       ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]       ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]       ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]        ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]        ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]        ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]        ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]        ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]        ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]        ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]        ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS          ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS          ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HDMI_I2C_SCL      ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HDMI_I2C_SDA      ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO (inverted)                                                                                                                                                                                                                                                                                               ;
; HDMI_I2S          ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HDMI_LRCLK        ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HDMI_MCLK         ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HDMI_SCLK         ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK     ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY           ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 26 / 32 ( 81 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 5 / 68 ( 7 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Preserved Component                                                                              ; Removed Component                                                                               ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                              ;                                                                                                 ;
;  soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                                                                                                 ;
;   --                                                                                             ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER ;
; Clock enable blocks                                                                              ;                                                                                                 ;
;  soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0             ;                                                                                                 ;
;   --                                                                                             ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0             ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HDMI_TX_D[0]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]       ; Missing drive strength and slew rate ;
; HDMI_TX_DE          ; Missing drive strength and slew rate ;
; HDMI_TX_HS          ; Missing drive strength and slew rate ;
; HDMI_TX_VS          ; Missing drive strength and slew rate ;
; LED[0]              ; Missing drive strength and slew rate ;
; HDMI_TX_CLK         ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; LED[1]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL        ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA        ; Missing drive strength and slew rate ;
; HDMI_I2S            ; Missing drive strength and slew rate ;
; HDMI_LRCLK          ; Missing drive strength and slew rate ;
; HDMI_MCLK           ; Missing drive strength and slew rate ;
; HDMI_SCLK           ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                                   ;                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                       ;                                                                                                                            ;
;     -- PLL Type                                                                                                                                   ; Integer PLL                                                                                                                ;
;     -- PLL Location                                                                                                                               ; FRACTIONALPLL_X0_Y1_N0                                                                                                     ;
;     -- PLL Feedback clock type                                                                                                                    ; none                                                                                                                       ;
;     -- PLL Bandwidth                                                                                                                              ; Auto                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                    ; 800000 to 400000 Hz                                                                                                        ;
;     -- Reference Clock Frequency                                                                                                                  ; 50.0 MHz                                                                                                                   ;
;     -- Reference Clock Sourced by                                                                                                                 ; Dedicated Pin                                                                                                              ;
;     -- PLL VCO Frequency                                                                                                                          ; 460.0 MHz                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                         ; Direct                                                                                                                     ;
;     -- PLL Freq Min Lock                                                                                                                          ; 32.608696 MHz                                                                                                              ;
;     -- PLL Freq Max Lock                                                                                                                          ; 86.956521 MHz                                                                                                              ;
;     -- PLL Enable                                                                                                                                 ; On                                                                                                                         ;
;     -- PLL Fractional Division                                                                                                                    ; N/A                                                                                                                        ;
;     -- M Counter                                                                                                                                  ; 46                                                                                                                         ;
;     -- N Counter                                                                                                                                  ; 5                                                                                                                          ;
;     -- PLL Refclk Select                                                                                                                          ;                                                                                                                            ;
;             -- PLL Refclk Select Location                                                                                                         ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                   ;
;             -- PLL Reference Clock Input 0 source                                                                                                 ; core_ref_clk                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                                                 ; ref_clk1                                                                                                                   ;
;             -- ADJPLLIN source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CORECLKIN source                                                                                                                   ; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                                 ; N/A                                                                                                                        ;
;             -- PLLIQCLKIN source                                                                                                                  ; N/A                                                                                                                        ;
;             -- RXIQCLKIN source                                                                                                                   ; N/A                                                                                                                        ;
;             -- CLKIN(0) source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CLKIN(1) source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CLKIN(2) source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CLKIN(3) source                                                                                                                    ; N/A                                                                                                                        ;
;     -- PLL Output Counter                                                                                                                         ;                                                                                                                            ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                        ;                                                                                                                            ;
;             -- Output Clock Frequency                                                                                                             ; 10.0 MHz                                                                                                                   ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y5_N1                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; Off                                                                                                                        ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                                                                                                                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                                          ; 46                                                                                                                         ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                                                                                                                          ;
;             -- C Counter PRST                                                                                                                     ; 1                                                                                                                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER                                        ;                                                                                                                            ;
;             -- Output Clock Frequency                                                                                                             ; 65.714285 MHz                                                                                                              ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y8_N1                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; On                                                                                                                         ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                                                                                                                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                                          ; 7                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                                                                                                                          ;
;             -- C Counter PRST                                                                                                                     ; 1                                                                                                                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER                                        ;                                                                                                                            ;
;             -- Output Clock Frequency                                                                                                             ; 115.0 MHz                                                                                                                  ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y4_N1                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; Off                                                                                                                        ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                                                                                                                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                                          ; 4                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                                                                                                                          ;
;             -- C Counter PRST                                                                                                                     ; 1                                                                                                                          ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                        ;                                                                                                                            ;
;             -- Output Clock Frequency                                                                                                             ; 1.0 MHz                                                                                                                    ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y6_N1                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; Off                                                                                                                        ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                                                                                                                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                                          ; 460                                                                                                                        ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                                                                                                                          ;
;             -- C Counter PRST                                                                                                                     ; 1                                                                                                                          ;
;                                                                                                                                                   ;                                                                                                                            ;
; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                            ;
;     -- PLL Type                                                                                                                                   ; Integer PLL                                                                                                                ;
;     -- PLL Location                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0                                                                                                    ;
;     -- PLL Feedback clock type                                                                                                                    ; none                                                                                                                       ;
;     -- PLL Bandwidth                                                                                                                              ; Auto                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                    ; 2100000 to 1400000 Hz                                                                                                      ;
;     -- Reference Clock Frequency                                                                                                                  ; 50.0 MHz                                                                                                                   ;
;     -- Reference Clock Sourced by                                                                                                                 ; Dedicated Pin                                                                                                              ;
;     -- PLL VCO Frequency                                                                                                                          ; 300.0 MHz                                                                                                                  ;
;     -- PLL Operation Mode                                                                                                                         ; Direct                                                                                                                     ;
;     -- PLL Freq Min Lock                                                                                                                          ; 50.000000 MHz                                                                                                              ;
;     -- PLL Freq Max Lock                                                                                                                          ; 133.333333 MHz                                                                                                             ;
;     -- PLL Enable                                                                                                                                 ; On                                                                                                                         ;
;     -- PLL Fractional Division                                                                                                                    ; N/A                                                                                                                        ;
;     -- M Counter                                                                                                                                  ; 12                                                                                                                         ;
;     -- N Counter                                                                                                                                  ; 2                                                                                                                          ;
;     -- PLL Refclk Select                                                                                                                          ;                                                                                                                            ;
;             -- PLL Refclk Select Location                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0                                                                                                  ;
;             -- PLL Reference Clock Input 0 source                                                                                                 ; clk_0                                                                                                                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                 ; ref_clk1                                                                                                                   ;
;             -- ADJPLLIN source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CORECLKIN source                                                                                                                   ; N/A                                                                                                                        ;
;             -- IQTXRXCLKIN source                                                                                                                 ; N/A                                                                                                                        ;
;             -- PLLIQCLKIN source                                                                                                                  ; N/A                                                                                                                        ;
;             -- RXIQCLKIN source                                                                                                                   ; N/A                                                                                                                        ;
;             -- CLKIN(0) source                                                                                                                    ; FPGA_CLK1_50~input                                                                                                         ;
;             -- CLKIN(1) source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CLKIN(2) source                                                                                                                    ; N/A                                                                                                                        ;
;             -- CLKIN(3) source                                                                                                                    ; N/A                                                                                                                        ;
;     -- PLL Output Counter                                                                                                                         ;                                                                                                                            ;
;         -- soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                            ;
;             -- Output Clock Frequency                                                                                                             ; 50.0 MHz                                                                                                                   ;
;             -- Output Clock Location                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1                                                                                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                             ; Off                                                                                                                        ;
;             -- Duty Cycle                                                                                                                         ; 50.0000                                                                                                                    ;
;             -- Phase Shift                                                                                                                        ; 0.000000 degrees                                                                                                           ;
;             -- C Counter                                                                                                                          ; 6                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                                                              ; 0                                                                                                                          ;
;             -- C Counter PRST                                                                                                                     ; 1                                                                                                                          ;
;                                                                                                                                                   ;                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ucu_gpu_top                                                                                                                            ; 11928.5 (19.8)       ; 14387.0 (20.5)                   ; 2785.5 (0.7)                                      ; 327.0 (0.0)                      ; 0.0 (0.0)            ; 18291 (35)          ; 11677 (28)                ; 226 (226)     ; 3865088           ; 470   ; 8          ; 172  ; 0            ; |ucu_gpu_top                                                                                                                                                                                                                                                                                                                                                                        ; ucu_gpu_top                                       ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                                  ; 60.5 (28.8)          ; 63.5 (29.6)                      ; 3.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (50)             ; 74 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                                                                      ; I2C_HDMI_Config                                   ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 31.8 (0.0)           ; 33.9 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                    ; I2C_Controller                                    ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 31.8 (31.8)          ; 33.9 (33.9)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                                   ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 14.5 (0.0)           ; 19.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                               ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 14.5 (0.0)           ; 19.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                     ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 14.5 (0.8)           ; 19.5 (0.8)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                      ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 13.7 (6.7)           ; 18.7 (9.7)                       ; 5.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 23 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                             ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.0 (7.0)            ; 9.0 (9.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                   ; sld_rom_sr                                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 60.0 (0.0)           ; 72.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 60.0 (6.5)           ; 72.5 (7.5)                       ; 12.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 78 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                             ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (15.5)                      ; 6.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                               ; GHVD5181                                          ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 16.2 (16.2)          ; 18.5 (18.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                             ; JEQQ5299                                          ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 11.2 (11.2)          ; 14.7 (14.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                           ; JEQQ5299                                          ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                           ; JKWY9152                                          ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 7.5 (7.5)            ; 9.5 (9.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                           ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93.0 (0.5)           ; 106.0 (0.5)                      ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (1)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92.5 (0.0)           ; 105.5 (0.0)                      ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92.5 (0.0)           ; 105.5 (0.0)                      ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (0)             ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92.5 (1.5)           ; 105.5 (3.5)                      ; 13.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (1)             ; 121 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91.0 (0.0)           ; 102.0 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91.0 (66.0)          ; 102.0 (75.8)                     ; 11.0 (9.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (97)            ; 114 (83)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.7 (11.7)          ; 13.4 (13.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                             ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1057.5 (-27.2)       ; 2964.0 (323.9)                   ; 1907.0 (351.1)                                    ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1494 (2)            ; 5975 (743)                ; 0 (0)         ; 190464            ; 19    ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1084.7 (0.0)         ; 2640.1 (0.0)                     ; 1555.9 (0.0)                                      ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1492 (0)            ; 5232 (0)                  ; 0 (0)         ; 190464            ; 19    ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1084.7 (46.1)        ; 2640.1 (780.3)                   ; 1555.9 (734.3)                                    ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1492 (67)           ; 5232 (1562)               ; 0 (0)         ; 190464            ; 19    ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                            ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 10.3 (9.5)           ; 29.0 (28.2)                      ; 18.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                             ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                         ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                               ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190464            ; 19    ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_se84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 190464            ; 19    ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated                                                                                                                                                                             ; altsyncram_se84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0.5 (0.5)            ; 3.3 (3.3)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.8 (3.8)            ; 8.0 (8.0)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                    ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 36.9 (36.9)          ; 45.7 (45.7)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                 ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 727.9 (2.1)          ; 1510.7 (2.6)                     ; 782.7 (0.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1274 (3)            ; 3068 (5)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                              ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 17.0 (17.0)          ; 159.4 (159.4)                    ; 142.4 (142.4)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 386 (386)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                                                ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; -0.5 (-0.5)          ; 1.8 (1.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 234.2 (0.0)          ; 875.0 (0.0)                      ; 640.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 371 (0)             ; 1917 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                         ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 10.0 (10.0)          ; 476.3 (476.3)                    ; 466.3 (466.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1175 (1175)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                              ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 224.2 (0.0)          ; 398.7 (0.0)                      ; 174.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 371 (0)             ; 742 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                          ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1                                  ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                    ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                   ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                    ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 45.5 (42.9)          ; 45.5 (42.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                              ; sld_mbpmg                                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                        ; sld_sbpmg                                         ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 420.5 (51.3)         ; 424.8 (53.8)                     ; 4.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 820 (78)            ; 742 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                                                ; sld_transition_detector                           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:100:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:100:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:101:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:101:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:102:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:102:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:103:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:103:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:104:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:104:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:105:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:105:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:106:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:106:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:107:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:107:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:108:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:108:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:109:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:109:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:110:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:110:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:111:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:111:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:112:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:112:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:113:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:113:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:114:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:114:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:115:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:115:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:116:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:116:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:117:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:117:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:118:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:118:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:119:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:119:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:120:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:120:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:121:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:121:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:122:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:122:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:123:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:123:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:124:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:124:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:125:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:125:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:126:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:126:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:127:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:127:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:128:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:128:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:129:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:129:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:130:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:130:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:131:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:131:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:132:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:132:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:133:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:133:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:134:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:134:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:135:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:135:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:136:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:136:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:137:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:137:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:138:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:138:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:139:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:139:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:140:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:140:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:141:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:141:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:142:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:142:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:143:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:143:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:144:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:144:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:145:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:145:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:146:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:146:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:147:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:147:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:148:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:148:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:149:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:149:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:150:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:150:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:151:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:151:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:152:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:152:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:153:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:153:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:154:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:154:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:155:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:155:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:156:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:156:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:157:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:157:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:158:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:158:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:159:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:159:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:160:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:160:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:161:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:161:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:162:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:162:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:163:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:163:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:164:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:164:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:165:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:165:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:166:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:166:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:167:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:167:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:168:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:168:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:169:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:169:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:170:td|                                                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:170:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:171:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:171:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:172:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:172:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:173:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:173:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:174:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:174:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:175:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:175:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:176:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:176:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:177:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:177:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:178:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:178:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:179:td|                                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:179:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:180:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:180:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:181:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:181:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:182:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:182:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:183:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:183:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:184:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:184:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:185:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:185:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:186:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:186:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:187:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:187:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:188:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:188:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:189:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:189:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:190:td|                                                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:190:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:191:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:191:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:192:td|                                                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:192:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:193:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:193:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:194:td|                                                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:194:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:195:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:195:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:196:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:196:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:197:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:197:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:198:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:198:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:199:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:199:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:200:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:200:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:201:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:201:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:202:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:202:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:203:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:203:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:204:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:204:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:205:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:205:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:206:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:206:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:207:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:207:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:208:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:208:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:209:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:209:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:210:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:210:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:211:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:211:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:212:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:212:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:213:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:213:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:214:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:214:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:215:td|                                                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:215:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:216:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:216:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:217:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:217:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:218:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:218:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:219:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:219:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:220:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:220:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:221:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:221:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:222:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:222:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:223:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:223:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:224:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:224:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:225:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:225:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:226:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:226:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:227:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:227:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:228:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:228:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:229:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:229:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:230:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:230:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:231:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:231:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:232:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:232:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:233:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:233:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:234:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:234:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:235:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:235:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:236:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:236:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:237:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:237:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:238:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:238:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:239:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:239:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:240:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:240:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:241:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:241:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:242:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:242:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:243:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:243:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:244:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:244:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:245:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:245:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:246:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:246:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:247:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:247:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:248:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:248:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:249:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:249:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:250:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:250:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:251:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:251:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:252:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:252:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:253:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:253:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:254:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:254:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:255:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:255:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:256:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:256:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:257:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:257:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:258:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:258:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:259:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:259:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:260:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:260:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:261:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:261:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:262:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:262:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:263:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:263:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:264:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:264:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:265:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:265:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:266:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:266:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:267:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:267:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:268:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:268:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:269:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:269:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:270:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:270:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:271:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:271:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:272:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:272:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:273:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:273:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:274:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:274:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:275:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:275:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:276:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:276:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:277:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:277:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:278:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:278:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:279:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:279:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:280:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:280:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:281:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:281:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:282:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:282:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:283:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:283:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:284:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:284:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:285:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:285:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:286:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:286:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:287:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:287:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:288:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:288:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:289:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:289:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:290:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:290:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:291:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:291:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:292:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:292:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:293:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:293:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:294:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:294:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:295:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:295:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:296:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:296:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:297:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:297:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:298:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:298:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:299:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:299:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:300:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:300:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:301:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:301:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:302:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:302:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:303:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:303:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:304:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:304:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:305:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:305:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:306:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:306:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:307:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:307:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:308:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:308:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:309:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:309:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:310:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:310:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:311:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:311:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:312:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:312:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:313:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:313:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:314:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:314:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:315:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:315:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:316:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:316:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:317:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:317:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:318:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:318:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:319:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:319:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:320:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:320:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:321:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:321:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:322:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:322:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:323:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:323:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:324:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:324:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:325:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:325:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:326:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:326:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:327:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:327:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:328:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:328:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:329:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:329:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:330:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:330:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:331:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:331:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:332:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:332:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:333:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:333:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:334:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:334:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:335:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:335:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:336:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:336:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:337:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:337:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:338:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:338:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:339:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:339:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:340:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:340:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:341:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:341:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:342:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:342:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:343:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:343:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:344:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:344:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:345:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:345:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:346:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:346:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:347:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:347:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:348:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:348:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:349:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:349:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:350:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:350:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:351:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:351:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:352:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:352:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:353:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:353:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:354:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:354:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:355:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:355:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:356:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:356:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:357:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:357:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:358:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:358:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:359:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:359:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:360:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:360:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:361:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:361:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:362:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:362:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:363:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:363:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:364:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:364:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:365:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:365:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:366:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:366:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:367:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:367:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:368:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:368:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:369:td|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:369:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:370:td|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:370:td                                                                                                                               ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:99:td|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:99:td                                                                                                                                ; sld_transition_detect                             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                                                 ; sld_transition_detect                             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                          ; sld_gap_detector                                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 234.0 (6.2)          ; 237.0 (6.4)                      ; 3.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (12)             ; 437 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                           ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                 ; lpm_counter                                       ; work         ;
;                   |cntr_rai:auto_generated|                                                                                             ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated                                                                                         ; cntr_rai                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 4.5 (0.0)            ; 7.9 (0.0)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                          ; lpm_counter                                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 4.5 (4.5)            ; 7.9 (7.9)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                                                  ; cntr_3vi                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                ; lpm_counter                                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                                                        ; cntr_59i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                   ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                           ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 186.0 (186.0)        ; 186.3 (186.3)                    ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 372 (372)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 15.3 (15.3)          ; 16.3 (16.3)                      ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                      ; sld_rom_sr                                        ; work         ;
;    |soc_system:u0|                                                                                                                      ; 10623.1 (0.0)        ; 11141.0 (0.0)                    ; 844.4 (0.0)                                       ; 326.5 (0.0)                      ; 0.0 (0.0)            ; 16412 (0)           ; 5378 (0)                  ; 0 (0)         ; 3674624           ; 451   ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0                                                                                                                                                                                                                                                                                                                                                          ; soc_system                                        ; soc_system   ;
;       |altera_avalon_mm_bridge:axi_lw_master_bridge|                                                                                    ; 30.7 (30.7)          ; 44.7 (44.7)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge                                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_avalon_mm_bridge:axi_master_bridge|                                                                                       ; 36.5 (36.5)          ; 71.7 (71.7)                      ; 35.2 (35.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_avalon_mm_bridge:axi_master_bridge                                                                                                                                                                                                                                                                                                                ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_avalon_mm_bridge:on_chip_to_dma_bridge|                                                                                   ; 18.4 (18.4)          ; 45.3 (45.3)                      ; 26.9 (26.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_avalon_mm_bridge:on_chip_to_dma_bridge                                                                                                                                                                                                                                                                                                            ; altera_avalon_mm_bridge                           ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.5 (0.5)            ; 2.0 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |gpu_interface:video_dma_0|                                                                                                       ; 262.3 (201.6)        ; 310.8 (230.8)                    ; 48.8 (29.2)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 481 (390)           ; 351 (191)                 ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0                                                                                                                                                                                                                                                                                                                                ; gpu_interface                                     ; soc_system   ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                                       ; 60.7 (0.0)           ; 80.0 (0.0)                       ; 19.6 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 160 (0)                   ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                                         ; rgb_fifo                                          ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 60.7 (0.0)           ; 80.0 (0.0)                       ; 19.6 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 160 (0)                   ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                 ; dcfifo                                            ; work         ;
;                |dcfifo_8bq1:auto_generated|                                                                                             ; 60.7 (7.1)           ; 80.0 (19.3)                      ; 19.6 (12.3)                                       ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 91 (7)              ; 160 (51)                  ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated                                                                                                                                                                                                                                                      ; dcfifo_8bq1                                       ; work         ;
;                   |a_graycounter_odc:wrptr_g1p|                                                                                         ; 12.0 (12.0)          ; 12.1 (12.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_odc:wrptr_g1p                                                                                                                                                                                                                          ; a_graycounter_odc                                 ; work         ;
;                   |a_graycounter_sv6:rdptr_g1p|                                                                                         ; 14.6 (14.6)          ; 15.3 (15.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|a_graycounter_sv6:rdptr_g1p                                                                                                                                                                                                                          ; a_graycounter_sv6                                 ; work         ;
;                   |alt_synch_pipe_fpl:rs_dgwp|                                                                                          ; 6.8 (0.0)            ; 8.6 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                           ; alt_synch_pipe_fpl                                ; work         ;
;                      |dffpipe_1f9:dffpipe14|                                                                                            ; 6.8 (6.8)            ; 8.6 (8.6)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_1f9:dffpipe14                                                                                                                                                                                                     ; dffpipe_1f9                                       ; work         ;
;                   |alt_synch_pipe_gpl:ws_dgrp|                                                                                          ; 4.9 (0.0)            ; 9.0 (0.0)                        ; 4.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                           ; alt_synch_pipe_gpl                                ; work         ;
;                      |dffpipe_2f9:dffpipe17|                                                                                            ; 4.9 (4.9)            ; 9.0 (9.0)                        ; 4.2 (4.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_2f9:dffpipe17                                                                                                                                                                                                     ; dffpipe_2f9                                       ; work         ;
;                   |altsyncram_p1b1:fifo_ram|                                                                                            ; 2.2 (1.1)            ; 2.5 (1.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 3 (3)                     ; 0 (0)         ; 425984            ; 52    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram                                                                                                                                                                                                                             ; altsyncram_p1b1                                   ; work         ;
;                      |decode_s07:wren_decode_a|                                                                                         ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram|decode_s07:wren_decode_a                                                                                                                                                                                                    ; decode_s07                                        ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                        ; mux_5r7                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                        ; mux_5r7                                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                       ; mux_5r7                                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                       ; mux_5r7                                           ; work         ;
;       |soc_system_ARM_A9_HPS:arm_a9_hps|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                         ; soc_system_ARM_A9_HPS                             ; soc_system   ;
;          |soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                   ; soc_system_ARM_A9_HPS_fpga_interfaces             ; soc_system   ;
;          |soc_system_ARM_A9_HPS_hps_io:hps_io|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                     ; soc_system_ARM_A9_HPS_hps_io                      ; soc_system   ;
;             |soc_system_ARM_A9_HPS_hps_io_border:border|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_ARM_A9_HPS_hps_io_border               ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|                                                                                    ; 353.4 (0.0)          ; 454.9 (0.0)                      ; 101.8 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 555 (0)             ; 688 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0                                                                                                                                                                                                                                                                                                             ; soc_system_alt_vip_cl_cvo_0                       ; soc_system   ;
;          |alt_vip_cvo_core:cvo_core|                                                                                                    ; 198.8 (30.2)         ; 278.9 (65.5)                     ; 80.2 (35.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 337 (49)            ; 446 (109)                 ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core                                                                                                                                                                                                                                                                                   ; alt_vip_cvo_core                                  ; soc_system   ;
;             |alt_vip_common_fifo:input_fifo|                                                                                            ; 86.6 (0.0)           ; 122.7 (0.0)                      ; 36.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 212 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo                                                                                                                                                                                                                                                    ; alt_vip_common_fifo                               ; soc_system   ;
;                |dcfifo:input_fifo|                                                                                                      ; 86.6 (0.0)           ; 122.7 (0.0)                      ; 36.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 212 (0)                   ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                  ; dcfifo                                            ; work         ;
;                   |dcfifo_qpq1:auto_generated|                                                                                          ; 86.6 (20.2)          ; 122.7 (35.9)                     ; 36.1 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (27)            ; 212 (71)                  ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated                                                                                                                                                                                                       ; dcfifo_qpq1                                       ; work         ;
;                      |a_gray2bin_rab:rdptr_g_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                       ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:rs_dgwp_gray2bin|                                                                                  ; 3.8 (3.8)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                       ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:wrptr_g_gray2bin|                                                                                  ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                                                                                                                                                                       ; a_gray2bin_rab                                    ; work         ;
;                      |a_gray2bin_rab:ws_dgrp_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                                                                                                                                                                       ; a_gray2bin_rab                                    ; work         ;
;                      |a_graycounter_mdc:wrptr_g1p|                                                                                      ; 18.6 (18.6)          ; 18.6 (18.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                           ; a_graycounter_mdc                                 ; work         ;
;                      |a_graycounter_qv6:rdptr_g1p|                                                                                      ; 12.7 (12.7)          ; 14.2 (14.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                           ; a_graycounter_qv6                                 ; work         ;
;                      |alt_synch_pipe_bpl:rs_dgwp|                                                                                       ; 3.3 (0.0)            ; 7.9 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                            ; alt_synch_pipe_bpl                                ; work         ;
;                         |dffpipe_ve9:dffpipe13|                                                                                         ; 3.3 (3.3)            ; 7.9 (7.9)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_ve9:dffpipe13                                                                                                                                                      ; dffpipe_ve9                                       ; work         ;
;                      |alt_synch_pipe_epl:ws_dgrp|                                                                                       ; -1.5 (0.0)           ; 9.9 (0.0)                        ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_epl:ws_dgrp                                                                                                                                                                            ; alt_synch_pipe_epl                                ; work         ;
;                         |dffpipe_0f9:dffpipe16|                                                                                         ; -1.5 (-1.5)          ; 9.9 (9.9)                        ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16                                                                                                                                                      ; dffpipe_0f9                                       ; work         ;
;                      |altsyncram_s8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 102400            ; 13    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|altsyncram_s8d1:fifo_ram                                                                                                                                                                              ; altsyncram_s8d1                                   ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                    ; dffpipe_3dc                                       ; work         ;
;                      |dffpipe_re9:rs_brp|                                                                                               ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:rs_brp                                                                                                                                                                                    ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:rs_bwp|                                                                                               ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:rs_bwp                                                                                                                                                                                    ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_brp|                                                                                               ; 3.1 (3.1)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                                    ; dffpipe_re9                                       ; work         ;
;                      |dffpipe_re9:ws_bwp|                                                                                               ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                                    ; dffpipe_re9                                       ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                         ; mux_5r7                                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                         ; mux_5r7                                           ; work         ;
;             |alt_vip_common_generic_step_count:h_counter|                                                                               ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter                                                                                                                                                                                                                                       ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|                                                ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter                                                                                                                                                                                                        ; alt_vip_common_generic_step_count                 ; soc_system   ;
;             |alt_vip_common_sync:enable_sync|                                                                                           ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:enable_sync                                                                                                                                                                                                                                                   ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_sync:genlock_enable_sync|                                                                                   ; 1.4 (1.4)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_sync:genlock_enable_sync                                                                                                                                                                                                                                           ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_common_trigger_sync:mode_change_trigger_sync|                                                                      ; 1.2 (0.3)            ; 2.2 (0.3)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync                                                                                                                                                                                                                              ; alt_vip_common_trigger_sync                       ; soc_system   ;
;                |alt_vip_common_sync:toggle_sync|                                                                                        ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_trigger_sync:mode_change_trigger_sync|alt_vip_common_sync:toggle_sync                                                                                                                                                                                              ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_cvo_mode_banks:mode_banks|                                                                                         ; 5.0 (3.2)            ; 8.1 (4.2)                        ; 3.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks                                                                                                                                                                                                                                                 ; alt_vip_cvo_mode_banks                            ; soc_system   ;
;                |alt_vip_common_event_packet_decode:resp_mode_banks_decoder|                                                             ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder                                                                                                                                                                                      ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_sync:interlaced_field_sync|                                                                              ; 0.4 (0.4)            ; 1.9 (1.9)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_sync:interlaced_field_sync                                                                                                                                                                                                       ; alt_vip_common_sync                               ; soc_system   ;
;             |alt_vip_cvo_statemachine:statemachine|                                                                                     ; 19.3 (19.3)          ; 20.1 (20.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_statemachine:statemachine                                                                                                                                                                                                                                             ; alt_vip_cvo_statemachine                          ; soc_system   ;
;             |alt_vip_cvo_stream_marker:stream_marker|                                                                                   ; 9.2 (9.2)            ; 9.9 (9.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker                                                                                                                                                                                                                                           ; alt_vip_cvo_stream_marker                         ; soc_system   ;
;             |alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|                                                               ; 25.7 (10.3)          ; 28.2 (10.7)                      ; 2.6 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (20)             ; 43 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner                                                                                                                                                                                                                       ; alt_vip_cvo_sync_conditioner                      ; soc_system   ;
;                |alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator|                       ; 15.3 (15.3)          ; 17.5 (17.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs[0].pixel_lane_sync_generator                                                                                                                      ; alt_vip_cvo_sync_generation                       ; soc_system   ;
;          |alt_vip_cvo_scheduler:scheduler|                                                                                              ; 27.9 (13.8)          ; 38.5 (17.9)                      ; 10.6 (4.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (25)             ; 64 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler                                                                                                                                                                                                                                                                             ; alt_vip_cvo_scheduler                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:resp_vib_decoder|                                                                       ; 4.0 (4.0)            ; 6.4 (6.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder                                                                                                                                                                                                                         ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mark_encoder|                                                                       ; 6.2 (6.2)            ; 6.7 (6.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder                                                                                                                                                                                                                         ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|                                                                 ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder                                                                                                                                                                                                                   ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:cmd_vib_encoder|                                                                        ; 1.9 (1.9)            ; 4.0 (4.0)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder                                                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |soc_system_alt_vip_cl_cvo_0_video_in:video_in|                                                                                ; 126.7 (0.0)          ; 137.5 (0.0)                      ; 11.0 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in                                                                                                                                                                                                                                                               ; soc_system_alt_vip_cl_cvo_0_video_in              ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 12.5 (4.1)           ; 13.4 (4.7)                       ; 0.9 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 32 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                       ; alt_vip_video_input_bridge_cmd                    ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                          ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 114.2 (47.8)         ; 124.1 (50.5)                     ; 10.1 (2.7)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 159 (82)            ; 146 (45)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                     ; alt_vip_video_input_bridge_resp                   ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 12.0 (12.0)          ; 13.7 (13.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                      ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                       ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 43.2 (29.5)          ; 48.6 (33.7)                      ; 5.6 (4.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 59 (41)             ; 62 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                      ; alt_vip_common_video_packet_decode                ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 13.7 (13.7)          ; 14.9 (14.9)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 18 (18)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                              ; alt_vip_common_latency_1_to_latency_0             ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 560.0 (0.0)          ; 595.4 (0.0)                      ; 38.9 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 882 (0)             ; 522 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|                                                                  ; 10.3 (10.3)          ; 11.7 (11.7)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                           ; altsyncram_00n1                                   ; work         ;
;          |altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|                                                                    ; 85.2 (85.2)          ; 98.8 (98.8)                      ; 13.8 (13.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 48 (48)             ; 192 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                                  ; 63.2 (30.8)          ; 63.7 (31.2)                      ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (59)            ; 29 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 32.3 (32.3)          ; 32.5 (32.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                         ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|                                                               ; 113.6 (0.0)          ; 122.2 (0.0)                      ; 10.1 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 167 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 113.6 (113.0)        ; 122.2 (121.5)                    ; 10.1 (10.1)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 167 (166)           ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:axi_master_bridge_s0_agent|                                                                         ; 31.2 (3.3)           ; 33.7 (3.7)                       ; 2.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (9)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:axi_master_bridge_s0_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 27.8 (27.8)          ; 30.0 (30.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:axi_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|                                                           ; 74.5 (74.5)          ; 75.0 (75.0)                      ; 2.1 (2.1)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 115 (115)           ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:axi_master_bridge_s0_rsp_width_adapter|                                                           ; 121.0 (121.0)        ; 123.0 (123.0)                    ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 240 (240)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_rsp_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 59.6 (56.4)          ; 65.8 (62.7)                      ; 6.5 (6.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 114 (109)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 221.7 (0.0)          ; 248.7 (0.0)                      ; 28.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 346 (0)             ; 252 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|                                                               ; 7.7 (7.7)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_00n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                        ; altsyncram_00n1                                   ; work         ;
;          |altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|                                                                 ; 50.0 (50.0)          ; 58.0 (58.0)                      ; 9.5 (9.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 34 (34)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                               ; 37.0 (21.2)          ; 39.0 (23.0)                      ; 2.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (42)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                            ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 15.8 (15.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                      ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|                                                            ; 73.5 (0.0)           ; 82.3 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 73.5 (73.3)          ; 82.3 (82.0)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (103)           ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent|                                                                      ; 15.3 (3.3)           ; 16.3 (3.8)                       ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (8)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_mux:cmd_mux|                                                                                 ; 36.8 (34.8)          ; 43.1 (40.2)                      ; 6.2 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (92)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_2_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_demux:rsp_demux|                                                                             ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                                  ; 70.4 (0.0)           ; 116.3 (0.0)                      ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_3                      ; soc_system   ;
;          |altera_avalon_sc_fifo:video_dma_0_ctrl_agent_rsp_fifo|                                                                        ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:video_dma_0_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo|                                                        ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|                                                          ; 7.0 (7.0)            ; 8.7 (8.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 11.3 (0.0)           ; 44.7 (0.0)                       ; 33.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.3 (10.2)          ; 44.7 (43.4)                      ; 33.4 (33.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 93 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3.7 (0.0)            ; 6.7 (0.0)                        ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3.7 (3.1)            ; 6.7 (5.1)                        ; 2.9 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_master_agent:axi_lw_master_bridge_m0_agent|                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:axi_lw_master_bridge_m0_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:videocard_new_0_memory_control_agent|                                                               ; 6.5 (2.2)            ; 7.5 (2.5)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (5)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:videocard_new_0_memory_control_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.3 (4.3)            ; 5.0 (5.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:video_dma_0_ctrl_translator|                                                                   ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:video_dma_0_ctrl_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:videocard_new_0_memory_control_translator|                                                     ; 4.2 (4.2)            ; 4.9 (4.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:videocard_new_0_memory_control_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:axi_lw_master_bridge_m0_limiter|                                                                ; 4.9 (4.9)            ; 5.0 (5.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:axi_lw_master_bridge_m0_limiter                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|                                                 ; 15.5 (15.5)          ; 20.0 (20.0)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|                                                 ; 5.1 (5.1)            ; 6.0 (6.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_3_cmd_demux:cmd_demux|                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_3_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_3_router:router|                                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router                                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_3_router               ; soc_system   ;
;          |soc_system_mm_interconnect_3_rsp_mux:rsp_mux|                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_3_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_4:mm_interconnect_4|                                                                                  ; 8.9 (0.0)            ; 9.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_4                      ; soc_system   ;
;          |altera_avalon_sc_fifo:arm_a9_hps_f2h_sdram0_data_agent_rsp_fifo|                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:arm_a9_hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:on_chip_to_dma_bridge_m0_agent|                                                                    ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_master_agent:on_chip_to_dma_bridge_m0_agent                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:arm_a9_hps_f2h_sdram0_data_agent|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_slave_agent:arm_a9_hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;       |soc_system_mm_interconnect_5:mm_interconnect_5|                                                                                  ; 65.1 (0.0)           ; 145.3 (0.0)                      ; 80.6 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 303 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5                                                                                                                                                                                                                                                                                                           ; soc_system_mm_interconnect_5                      ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|                                                           ; 21.3 (21.3)          ; 34.6 (34.6)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo|                                                             ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 8.2 (0.0)            ; 57.7 (0.0)                       ; 49.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 121 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 8.2 (7.5)            ; 57.7 (56.0)                      ; 49.5 (48.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 121 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 20.8 (0.0)           ; 35.4 (0.0)                       ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 20.8 (20.3)          ; 35.4 (33.6)                      ; 14.6 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; soc_system   ;
;          |altera_merlin_master_agent:axi_master_bridge_m0_agent|                                                                        ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:axi_master_bridge_m0_agent                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:videocard_new_0_memory_main_agent|                                                                  ; 2.0 (1.3)            ; 2.4 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:videocard_new_0_memory_main_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:videocard_new_0_memory_main_translator|                                                        ; 10.5 (10.5)          ; 11.9 (11.9)                      ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:videocard_new_0_memory_main_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; soc_system   ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                   ; soc_system_pll_0                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                           ; altera_pll                                        ; work         ;
;       |soc_system_sys_pll:sys_pll|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                                               ; soc_system_sys_pll                                ; soc_system   ;
;          |soc_system_sys_pll_sys_pll:sys_pll|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll                                                                                                                                                                                                                                                                                            ; soc_system_sys_pll_sys_pll                        ; soc_system   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                    ; altera_pll                                        ; work         ;
;       |videocard_top:videocard_new_0|                                                                                                   ; 8995.0 (0.5)         ; 9090.6 (1.5)                     ; 416.3 (1.0)                                       ; 320.6 (0.0)                      ; 0.0 (0.0)            ; 13937 (2)           ; 2708 (0)                  ; 0 (0)         ; 3145728           ; 384   ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0                                                                                                                                                                                                                                                                                                                            ; videocard_top                                     ; soc_system   ;
;          |RAM_dual:ram_inst|                                                                                                            ; 158.9 (0.0)          ; 170.2 (0.0)                      ; 15.4 (0.0)                                        ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 224 (0)             ; 12 (0)                    ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst                                                                                                                                                                                                                                                                                                          ; RAM_dual                                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 158.9 (0.0)          ; 170.2 (0.0)                      ; 15.4 (0.0)                                        ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 224 (0)             ; 12 (0)                    ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_fgo2:auto_generated|                                                                                         ; 158.9 (3.7)          ; 170.2 (5.3)                      ; 15.4 (1.7)                                        ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 224 (0)             ; 12 (12)                   ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated                                                                                                                                                                                                                                           ; altsyncram_fgo2                                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2                                                                                                                                                                                                                        ; decode_dla                                        ; work         ;
;                   |decode_dla:decode3|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3                                                                                                                                                                                                                        ; decode_dla                                        ; work         ;
;                   |decode_dla:rden_decode_a|                                                                                            ; 3.8 (3.8)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a                                                                                                                                                                                                                  ; decode_dla                                        ; work         ;
;                   |decode_dla:rden_decode_b|                                                                                            ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b                                                                                                                                                                                                                  ; decode_dla                                        ; work         ;
;                   |mux_ahb:mux4|                                                                                                        ; 70.5 (70.5)          ; 79.5 (79.5)                      ; 9.9 (9.9)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 96 (96)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux4                                                                                                                                                                                                                              ; mux_ahb                                           ; work         ;
;                   |mux_ahb:mux5|                                                                                                        ; 68.0 (68.0)          ; 69.0 (69.0)                      ; 4.1 (4.1)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|mux_ahb:mux5                                                                                                                                                                                                                              ; mux_ahb                                           ; work         ;
;          |memory_mapped_control:mm_control|                                                                                             ; 18.4 (18.4)          ; 19.6 (19.6)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control                                                                                                                                                                                                                                                                                           ; memory_mapped_control                             ; work         ;
;          |videocard:videocard_inst|                                                                                                     ; 8817.1 (0.0)         ; 8899.3 (0.0)                     ; 398.8 (0.0)                                       ; 316.6 (0.0)                      ; 0.0 (0.0)            ; 13679 (0)           ; 2681 (0)                  ; 0 (0)         ; 1048576           ; 128   ; 8          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst                                                                                                                                                                                                                                                                                                   ; videocard                                         ; work         ;
;             |arbiter:arbiter_inst|                                                                                                      ; 116.8 (116.8)        ; 131.9 (131.9)                    ; 18.6 (18.6)                                       ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 92 (92)             ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst                                                                                                                                                                                                                                                                              ; arbiter                                           ; work         ;
;             |core:core0|                                                                                                                ; 2169.8 (1104.3)      ; 2190.5 (1148.3)                  ; 103.2 (77.5)                                      ; 82.5 (33.5)                      ; 0.0 (0.0)            ; 3383 (1606)         ; 605 (558)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1013.3 (417.5)       ; 984.2 (418.7)                    ; 19.0 (6.3)                                        ; 48.2 (5.1)                       ; 0.0 (0.0)            ; 1702 (609)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 595.9 (0.0)          ; 565.5 (0.0)                      ; 12.7 (0.0)                                        ; 43.1 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 595.9 (0.0)          ; 565.5 (0.0)                      ; 12.7 (0.0)                                        ; 43.1 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 595.9 (0.0)          ; 565.5 (0.0)                      ; 12.7 (0.0)                                        ; 43.1 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 595.9 (0.0)          ; 565.5 (0.0)                      ; 12.7 (0.0)                                        ; 43.1 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 595.9 (595.9)        ; 565.5 (565.5)                    ; 12.7 (12.7)                                       ; 43.1 (43.1)                      ; 0.0 (0.0)            ; 1093 (1093)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 52.2 (52.2)          ; 58.0 (58.0)                      ; 6.7 (6.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 75 (75)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core1|                                                                                                                ; 2178.6 (1109.3)      ; 2174.0 (1132.7)                  ; 74.8 (52.2)                                       ; 79.4 (28.8)                      ; 0.0 (0.0)            ; 3398 (1605)         ; 612 (569)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1014.4 (422.0)       ; 985.4 (419.4)                    ; 21.4 (7.3)                                        ; 50.4 (9.8)                       ; 0.0 (0.0)            ; 1702 (609)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 592.4 (0.0)          ; 566.0 (0.0)                      ; 14.2 (0.0)                                        ; 40.6 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 592.4 (0.0)          ; 566.0 (0.0)                      ; 14.2 (0.0)                                        ; 40.6 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 592.4 (0.0)          ; 566.0 (0.0)                      ; 14.2 (0.0)                                        ; 40.6 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 592.4 (0.0)          ; 566.0 (0.0)                      ; 14.2 (0.0)                                        ; 40.6 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 592.4 (592.4)        ; 566.0 (566.0)                    ; 14.2 (14.2)                                       ; 40.6 (40.6)                      ; 0.0 (0.0)            ; 1093 (1093)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 54.9 (54.9)          ; 55.9 (55.9)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 91 (91)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core2|                                                                                                                ; 2176.2 (1107.5)      ; 2210.7 (1161.2)                  ; 109.2 (79.1)                                      ; 74.7 (25.3)                      ; 0.0 (0.0)            ; 3398 (1605)         ; 601 (560)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1014.0 (422.6)       ; 991.9 (418.9)                    ; 27.3 (6.1)                                        ; 49.3 (9.8)                       ; 0.0 (0.0)            ; 1702 (609)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 591.4 (0.0)          ; 573.0 (0.0)                      ; 21.2 (0.0)                                        ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 591.4 (0.0)          ; 573.0 (0.0)                      ; 21.2 (0.0)                                        ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 591.4 (0.0)          ; 573.0 (0.0)                      ; 21.2 (0.0)                                        ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 591.4 (0.0)          ; 573.0 (0.0)                      ; 21.2 (0.0)                                        ; 39.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 591.4 (591.4)        ; 573.0 (573.0)                    ; 21.2 (21.2)                                       ; 39.5 (39.5)                      ; 0.0 (0.0)            ; 1093 (1093)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 54.7 (54.7)          ; 57.5 (57.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |core:core3|                                                                                                                ; 2171.4 (1102.9)      ; 2188.0 (1137.7)                  ; 93.0 (61.7)                                       ; 76.4 (26.9)                      ; 0.0 (0.0)            ; 3398 (1605)         ; 618 (574)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3                                                                                                                                                                                                                                                                                        ; core                                              ; work         ;
;                |alu:alu_main|                                                                                                           ; 1014.4 (418.1)       ; 992.7 (421.2)                    ; 27.7 (10.0)                                       ; 49.4 (6.9)                       ; 0.0 (0.0)            ; 1702 (609)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main                                                                                                                                                                                                                                                                           ; alu                                               ; work         ;
;                   |divider:div_module|                                                                                                  ; 596.3 (0.0)          ; 571.5 (0.0)                      ; 17.7 (0.0)                                        ; 42.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module                                                                                                                                                                                                                                                        ; divider                                           ; work         ;
;                      |lpm_divide:LPM_DIVIDE_component|                                                                                  ; 596.3 (0.0)          ; 571.5 (0.0)                      ; 17.7 (0.0)                                        ; 42.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                        ; lpm_divide                                        ; work         ;
;                         |lpm_divide_l4u:auto_generated|                                                                                 ; 596.3 (0.0)          ; 571.5 (0.0)                      ; 17.7 (0.0)                                        ; 42.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated                                                                                                                                                                                          ; lpm_divide_l4u                                    ; work         ;
;                            |sign_div_unsign_anh:divider|                                                                                ; 596.3 (0.0)          ; 571.5 (0.0)                      ; 17.7 (0.0)                                        ; 42.5 (0.0)                       ; 0.0 (0.0)            ; 1093 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                              ; sign_div_unsign_anh                               ; work         ;
;                               |alt_u_div_p2f:divider|                                                                                   ; 596.3 (596.3)        ; 571.5 (571.5)                    ; 17.7 (17.7)                                       ; 42.5 (42.5)                      ; 0.0 (0.0)            ; 1093 (1093)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|divider:div_module|lpm_divide:LPM_DIVIDE_component|lpm_divide_l4u:auto_generated|sign_div_unsign_anh:divider|alt_u_div_p2f:divider                                                                                                                                        ; alt_u_div_p2f                                     ; work         ;
;                |instr_decoder:instr_decoder_main|                                                                                       ; 54.0 (54.0)          ; 57.6 (57.6)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main                                                                                                                                                                                                                                                       ; instr_decoder                                     ; work         ;
;             |four_way_rom:rom|                                                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom                                                                                                                                                                                                                                                                                  ; four_way_rom                                      ; work         ;
;                |ROM_RAM:rom0|                                                                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom1|                                                                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom2|                                                                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;                |ROM_RAM:rom3|                                                                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3                                                                                                                                                                                                                                                                     ; ROM_RAM                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                      |altsyncram_j4j2:auto_generated|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated                                                                                                                                                                                                      ; altsyncram_j4j2                                   ; work         ;
;             |interrupt_controller:inter_controller|                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ucu_gpu_top|soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|interrupt_controller:inter_controller                                                                                                                                                                                                                                                             ; interrupt_controller                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HDMI_TX_D[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; (0)  ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT         ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ACK_OK~1                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]~0                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]~1                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]~2                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[2]~3                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[1]~4                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                            ; Location                              ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~5                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X88_Y8_N18                    ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_V11                               ; 34      ; Clock                                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y13                               ; 17      ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y13                               ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[7]~3                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y4_N27                   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y4_N48                    ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[4]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y4_N54                    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[4]                                                                                                                                                                                                                                                                                                                   ; FF_X33_Y4_N23                         ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]                                                                                                                                                                                                                                                                                                                                                  ; FF_X36_Y4_N14                         ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan0~4                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y4_N54                   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                 ; FF_X39_Y4_N35                         ; 57      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[7]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y4_N48                    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 2317    ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 30      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]~4                                                                                                                                                                                                       ; MLABCELL_X3_Y2_N48                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]~2                                                                                                                                                               ; MLABCELL_X3_Y2_N39                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                                                                                          ; MLABCELL_X3_Y2_N6                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                                                           ; FF_X3_Y7_N49                          ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                          ; FF_X3_Y7_N41                          ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                          ; FF_X12_Y15_N20                        ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                                                             ; FF_X21_Y15_N59                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                                                             ; FF_X21_Y15_N2                         ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                                                             ; FF_X19_Y15_N44                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                                                             ; FF_X19_Y15_N26                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                                                             ; FF_X18_Y15_N38                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                                                             ; FF_X13_Y15_N35                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                                                             ; FF_X13_Y15_N53                        ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                             ; FF_X12_Y15_N14                        ; 21      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y15_N15                   ; 22      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y15_N57                  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y7_N18                     ; 10      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y7_N36                     ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X2_Y7_N39                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y7_N18                    ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y7_N48                    ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y7_N51                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y7_N3                     ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; FF_X3_Y4_N20                          ; 52      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                                                           ; LABCELL_X2_Y3_N0                      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                             ; LABCELL_X1_Y2_N54                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; FF_X1_Y4_N44                          ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                ; MLABCELL_X3_Y4_N24                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                ; LABCELL_X1_Y6_N42                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                ; LABCELL_X1_Y6_N45                     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                               ; LABCELL_X2_Y6_N18                     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                  ; FF_X4_Y6_N38                          ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                  ; FF_X4_Y6_N44                          ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4                                                                  ; MLABCELL_X3_Y8_N51                    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                   ; MLABCELL_X3_Y4_N48                    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                     ; MLABCELL_X3_Y4_N42                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                         ; LABCELL_X2_Y6_N3                      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                         ; MLABCELL_X6_Y8_N21                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                                                         ; LABCELL_X2_Y6_N30                     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                           ; LABCELL_X1_Y2_N30                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                      ; LABCELL_X1_Y5_N27                     ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; FF_X1_Y2_N23                          ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                   ; LABCELL_X2_Y2_N21                     ; 6       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; FF_X2_Y3_N38                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; FF_X1_Y2_N56                          ; 85      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                      ; LABCELL_X1_Y2_N6                      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                            ; FF_X2_Y2_N14                          ; 83      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                          ; MLABCELL_X3_Y4_N57                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                           ; LABCELL_X18_Y7_N0                     ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                           ; LABCELL_X18_Y7_N33                    ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                            ; FF_X15_Y7_N20                         ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                         ; FF_X11_Y8_N52                         ; 22      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y6_N48                    ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y8_N51                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y6_N6                     ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y7_N33                    ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                           ; FF_X4_Y4_N5                           ; 2050    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y7_N12                    ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                                                                                                                   ; LABCELL_X10_Y6_N33                    ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                                                                                                             ; LABCELL_X17_Y8_N24                    ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                       ; MLABCELL_X8_Y8_N12                    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~0                                                                                                                                                                                                                 ; MLABCELL_X8_Y8_N0                     ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_1~0                                                                                                                                                                                                                              ; MLABCELL_X8_Y8_N42                    ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                      ; LABCELL_X17_Y8_N30                    ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                           ; MLABCELL_X6_Y7_N51                    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                 ; LABCELL_X7_Y6_N12                     ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|cout_actual                                                                                                      ; LABCELL_X7_Y5_N9                      ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated|cout_actual                                                                                                                     ; MLABCELL_X6_Y7_N30                    ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                        ; MLABCELL_X6_Y8_N33                    ; 1       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                  ; LABCELL_X7_Y5_N6                      ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                     ; LABCELL_X7_Y5_N57                     ; 371     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                       ; LABCELL_X7_Y5_N39                     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                              ; MLABCELL_X6_Y8_N24                    ; 1       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                           ; MLABCELL_X6_Y7_N54                    ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                              ; MLABCELL_X6_Y7_N57                    ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                                                                  ; LABCELL_X9_Y8_N18                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~1                                                                                                                                                                                                                                             ; MLABCELL_X8_Y6_N33                    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                               ; LABCELL_X7_Y8_N12                     ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~0                                                                                                                                                                                                                                                               ; LABCELL_X10_Y6_N36                    ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N15                    ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                          ; LABCELL_X10_Y6_N57                    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y6_N42                    ; 1585    ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y35_N42                   ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|use_reg                                                                                                                                                                                                                                                                                                                              ; FF_X40_Y35_N50                        ; 47      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_lw_master_bridge|wait_rise                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y35_N21                   ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_master_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y33_N45                   ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_master_bridge|use_reg                                                                                                                                                                                                                                                                                                                                 ; FF_X39_Y41_N17                        ; 56      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:axi_master_bridge|wait_rise                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y42_N48                  ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:on_chip_to_dma_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y33_N15                  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:on_chip_to_dma_bridge|use_reg                                                                                                                                                                                                                                                                                                                             ; FF_X51_Y33_N44                        ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_avalon_mm_bridge:on_chip_to_dma_bridge|wait_rise                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y33_N36                   ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X51_Y31_N26                        ; 91      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X39_Y33_N23                        ; 583     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y29_N27                   ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X40_Y41_N38                        ; 42      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X52_Y33_N59                        ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X39_Y33_N2                         ; 1592    ; Async. clear, Latch enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|LessThan1~2                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y33_N0                    ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|LessThan2~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y30_N45                   ; 44      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|RGB_Y[11]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y30_N36                   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|RGB_Y[11]~1                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y30_N9                    ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|START_ADDRESS[0]~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y34_N21                   ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|control_data[9]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X60_Y9_N6                     ; 4       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|fifo_w_data[25]~2                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y30_N24                   ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|frame_cnt[31]~8                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y10_N48                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|in_send_control                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y9_N54                    ; 43      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|main_status~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y34_N15                   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|pixel_cnt[4]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X60_Y9_N36                    ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram|_~1                                                                                                                                                                                                                                                  ; LABCELL_X55_Y8_N0                     ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram|decode_s07:wren_decode_a|eq_node[0]                                                                                                                                                                                                                  ; MLABCELL_X52_Y8_N3                    ; 26      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram|decode_s07:wren_decode_a|eq_node[1]                                                                                                                                                                                                                  ; MLABCELL_X52_Y8_N27                   ; 26      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y9_N3                     ; 79      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y8_N51                   ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|gpu_interface:video_dma_0|send_data_packet_id~1                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y9_N12                   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                             ; HPSINTERFACEHPS2FPGA_X52_Y47_N111     ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                               ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 7       ; Async. clear                            ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_mdc:wrptr_g1p|cntr_cout[0]~1                                                                                                                                                                                     ; LABCELL_X68_Y6_N6                     ; 34      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|a_graycounter_qv6:rdptr_g1p|_~0                                                                                                                                                                                                ; LABCELL_X70_Y4_N57                    ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                  ; FF_X70_Y4_N14                         ; 116     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][8]~0                                                                                                                                                                                                                                              ; LABCELL_X64_Y3_N48                    ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter|count_reg[0][8]~1                                                                                                                                                                                                                                              ; LABCELL_X64_Y2_N51                    ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][0]~0                                                                                                                                                                                                               ; LABCELL_X63_Y3_N36                    ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:pixel_lane_vertical_counter[0].v_counter|count_reg[0][0]~2                                                                                                                                                                                                               ; LABCELL_X61_Y3_N12                    ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|arguments_valid_reg                                                                                                                                                                                           ; FF_X63_Y6_N19                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_common_event_packet_decode:resp_mode_banks_decoder|enable_reg[1]                                                                                                                                                                                                 ; FF_X63_Y6_N56                         ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|vid_interlaced_field[2]~2                                                                                                                                                                                                                                                ; MLABCELL_X65_Y4_N57                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner|frames_in_sync[7]~0                                                                                                                                                                                                                            ; LABCELL_X64_Y2_N48                    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|rst_vid_clk_reg2                                                                                                                                                                                                                                                                                           ; FF_X70_Y2_N14                         ; 157     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|sync_lost~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y5_N51                   ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~0                                                                                                                                                                                                                                        ; MLABCELL_X65_Y6_N3                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~1                                                                                                                                                                                                                                        ; LABCELL_X61_Y6_N15                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|always5~2                                                                                                                                                                                                                                        ; LABCELL_X64_Y6_N54                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_decode:resp_vib_decoder|internal_ready                                                                                                                                                                                                                                   ; MLABCELL_X65_Y6_N24                   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mark_encoder|always0~0                                                                                                                                                                                                                                        ; LABCELL_X68_Y6_N51                    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|av_st_dout_valid                                                                                                                                                                                                                           ; FF_X63_Y6_N2                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder|gen_pipelined_ready.dout_ready_reg                                                                                                                                                                                                         ; FF_X63_Y6_N17                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|alt_vip_common_event_packet_encode:cmd_vib_encoder|always0~0                                                                                                                                                                                                                                         ; LABCELL_X67_Y8_N24                    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|always1~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X65_Y6_N27                   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y6_N18                    ; 153     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_scheduler:scheduler|video_input_width[3]~0                                                                                                                                                                                                                                                                               ; MLABCELL_X65_Y6_N0                    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input|internal_ready                                                                                                                                                                                    ; LABCELL_X66_Y8_N9                     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                       ; LABCELL_X68_Y6_N42                    ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output|din_ready                                                                                                                                                                                     ; MLABCELL_X65_Y8_N9                    ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|dout_ready_sig                                                                                                                                                                                 ; MLABCELL_X65_Y6_N42                   ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter|av_st_din_ready_0_r                                                                                                                   ; FF_X65_Y8_N44                         ; 65      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always2~0                                                                                                                                                                                     ; LABCELL_X63_Y7_N6                     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always5~0                                                                                                                                                                                     ; LABCELL_X63_Y7_N3                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|always9~0                                                                                                                                                                                     ; LABCELL_X63_Y7_N24                    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~2                                                                                                                                                                      ; MLABCELL_X65_Y8_N12                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]~6                                                                                                                                                                      ; LABCELL_X66_Y8_N6                     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|always3~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y8_N57                    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|pixel_counter[0]~1                                                                                                                                                                                                                           ; LABCELL_X63_Y8_N18                    ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.NEW_LINE_PACKET                                                                                                                                                                                                                        ; FF_X62_Y7_N8                          ; 29      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|soc_system_alt_vip_cl_cvo_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_USER_PACKET                                                                                                                                                                                                                       ; FF_X63_Y8_N32                         ; 3       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                   ; LABCELL_X46_Y43_N24                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y35_N36                   ; 5       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y43_N18                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y43_N36                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y43_N39                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y43_N54                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; FF_X45_Y44_N50                        ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                              ; FF_X45_Y44_N11                        ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                              ; FF_X45_Y44_N20                        ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                                                                            ; LABCELL_X45_Y44_N0                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                                              ; LABCELL_X43_Y48_N3                    ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                  ; LABCELL_X40_Y45_N54                   ; 70      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                          ; LABCELL_X42_Y45_N54                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                   ; MLABCELL_X39_Y43_N27                  ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                       ; FF_X37_Y48_N56                        ; 66      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; FF_X39_Y42_N38                        ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:axi_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                       ; LABCELL_X48_Y43_N18                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:axi_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                              ; LABCELL_X46_Y42_N6                    ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:axi_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                    ; LABCELL_X48_Y43_N42                   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                   ; LABCELL_X40_Y45_N30                   ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|count~1                                                                                                                                                                                                                                                         ; LABCELL_X40_Y45_N42                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                         ; FF_X42_Y48_N50                        ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_rsp_width_adapter|always10~4                                                                                                                                                                                                                                                      ; LABCELL_X48_Y43_N24                   ; 104     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:axi_master_bridge_s0_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                       ; LABCELL_X48_Y43_N12                   ; 96      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X43_Y48_N24                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y48_N39                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                ; LABCELL_X37_Y37_N42                   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                               ; LABCELL_X48_Y42_N39                   ; 6       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y40_N54                   ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y40_N12                   ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y40_N15                   ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y40_N6                    ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                           ; FF_X42_Y40_N59                        ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                           ; FF_X42_Y40_N2                         ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                           ; FF_X42_Y40_N5                         ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                                                                         ; LABCELL_X40_Y40_N6                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y38_N42                   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X42_Y38_N45                   ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:axi_lw_master_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X40_Y38_N51                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:axi_lw_master_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~1                                                                                                                                                                                                                 ; LABCELL_X37_Y37_N57                   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X48_Y38_N54                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y38_N27                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X36_Y35_N51                   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                            ; MLABCELL_X39_Y35_N33                  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X36_Y35_N0                    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                         ; LABCELL_X40_Y34_N36                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                             ; MLABCELL_X39_Y35_N15                  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:videocard_new_0_memory_control_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                          ; LABCELL_X35_Y35_N9                    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:axi_lw_master_bridge_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                          ; LABCELL_X40_Y35_N9                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|count~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y34_N30                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|data_reg[4]~0                                                                                                                                                                                                                                         ; LABCELL_X42_Y35_N42                   ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter|use_reg                                                                                                                                                                                                                                               ; FF_X40_Y34_N35                        ; 51      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter|always9~0                                                                                                                                                                                                                                             ; LABCELL_X35_Y35_N36                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:arm_a9_hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y33_N54                  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_avalon_sc_fifo:arm_a9_hps_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                            ; LABCELL_X51_Y33_N30                   ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X43_Y33_N21                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                       ; LABCELL_X43_Y33_N42                   ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                            ; LABCELL_X37_Y34_N54                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; LABCELL_X43_Y33_N15                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                         ; LABCELL_X36_Y33_N0                    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                           ; LABCELL_X37_Y33_N42                   ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:videocard_new_0_memory_main_agent|m0_read~0                                                                                                                                                                                                                                                              ; LABCELL_X36_Y33_N9                    ; 268     ; Clock enable, Read enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 128     ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 3273    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 675     ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3]                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 2206    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3863    ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3731w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N15                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3748w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N24                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3758w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N39                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3768w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N12                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3778w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N51                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3788w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N0                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3798w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N48                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode2|w_anode3808w[3]                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N36                  ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3731w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N9                    ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3748w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N36                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3758w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N33                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3768w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N30                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3778w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N21                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3788w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N54                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3798w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N39                   ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:decode3|w_anode3808w[3]                                                                                                                                                                                                                                 ; LABCELL_X42_Y33_N6                    ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3731w[3]                                                                                                                                                                                                                           ; MLABCELL_X34_Y31_N33                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3748w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N27                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3758w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N45                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3768w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N30                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3778w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N9                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3788w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N18                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3798w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N6                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_a|w_anode3808w[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N42                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3731w[3]                                                                                                                                                                                                                           ; LABCELL_X40_Y33_N0                    ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3748w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N24                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3758w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N27                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3768w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N42                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3778w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N0                    ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3788w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N12                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3798w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N15                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|decode_dla:rden_decode_b|w_anode3808w[3]                                                                                                                                                                                                                           ; LABCELL_X42_Y33_N48                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|comb~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y33_N42                   ; 128     ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|LessThan0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y34_N12                   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start.00000001                                                                                                                                                                                                                                                                                                ; FF_X36_Y34_N5                         ; 516     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|Decoder0~0                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y33_N30                   ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|Decoder0~1                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y33_N42                   ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|Decoder0~2                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y33_N18                   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|Decoder0~3                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y33_N6                    ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|address[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y33_N33                   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|always0~0                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y33_N21                   ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|arbiter:arbiter_inst|data_write[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y33_N27                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|Equal0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y45_N42                   ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|flags[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y44_N33                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|immediate[0]~1                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y45_N54                   ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|op1[0]~3                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y45_N12                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|op2[2]~1                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y45_N0                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|stack_param_coding[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X23_Y45_N36                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|instr_decoder:instr_decoder_main|stack_param_reg[0]~1                                                                                                                                                                                                                                                           ; LABCELL_X23_Y45_N39                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|my_stack_begin[31]~1                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y44_N18                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|my_stack_end[31]~1                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y44_N54                  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[15]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N9                    ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[21]~13                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y39_N15                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg0[5]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y43_N42                   ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N24                   ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[19]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y39_N12                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg1[4]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y41_N36                   ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[15]~5                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y42_N9                    ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N48                   ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg2[24]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y39_N42                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N27                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[17]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y39_N18                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg3[5]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y42_N48                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N51                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[27]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y39_N48                   ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg4[9]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y41_N0                    ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[15]~8                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N6                    ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[31]~13                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y39_N42                   ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[4]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y39_N27                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|reg5[4]~7                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y42_N48                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|result[0]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y42_N18                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[15]~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y39_N18                   ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[17]~19                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y39_N12                   ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|sp[4]~8                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y41_N21                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|stack_begin[31]~1                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y44_N0                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|stack_exc_addr[2]~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y44_N30                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|Equal0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y48_N45                   ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|flags[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y51_N30                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|immediate[0]~2                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y52_N12                   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|op1[0]~3                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y48_N36                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|op2[2]~1                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y52_N0                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|stack_param_coding[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X22_Y52_N54                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|instr_decoder:instr_decoder_main|stack_param_reg[0]~1                                                                                                                                                                                                                                                           ; LABCELL_X22_Y52_N57                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|my_stack_begin[31]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y48_N42                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|my_stack_end[31]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y48_N30                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y48_N0                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[15]~8                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N48                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[21]~14                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N30                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg0[5]~7                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y52_N15                   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N18                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[19]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N24                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg1[4]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y52_N6                    ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[15]~5                                                                                                                                                                                                                                                                                                      ; LABCELL_X12_Y50_N45                   ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N12                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg2[24]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N57                   ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N51                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[17]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N51                   ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg3[5]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y52_N48                   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N15                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[27]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N33                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg4[9]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y52_N39                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[15]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N21                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[31]~12                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y47_N27                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|reg5[4]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y52_N18                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|result[0]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y51_N30                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[15]~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y44_N30                   ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[17]~19                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y47_N18                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|sp[4]~8                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y50_N30                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|stack_begin[31]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y48_N12                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|stack_exc_addr[2]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y48_N6                    ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|Equal0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y34_N48                   ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|flags[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y30_N42                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|immediate[0]~2                                                                                                                                                                                                                                                                 ; LABCELL_X60_Y34_N30                   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|op1[0]~3                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y34_N36                  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|op2[2]~1                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y34_N6                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|stack_param_coding[1]~0                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y34_N21                  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|instr_decoder:instr_decoder_main|stack_param_reg[0]~1                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y34_N18                  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|my_stack_begin[31]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y33_N54                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|my_stack_end[31]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y33_N48                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[15]~7                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y31_N27                  ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[21]~13                                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N54                   ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg0[5]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N0                    ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[15]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y28_N48                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[19]~12                                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N6                    ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[27]~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y33_N12                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg1[4]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N57                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[15]~5                                                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y30_N36                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y28_N51                   ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg2[24]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N57                   ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[15]~6                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y31_N54                  ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[17]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y28_N42                   ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg3[5]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N27                   ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[15]~6                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y31_N57                  ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[27]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X60_Y28_N45                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg4[9]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N39                   ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[15]~7                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y31_N24                  ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[31]~12                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y27_N45                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|reg5[4]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N51                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|result[0]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y30_N57                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[15]~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X55_Y33_N54                   ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[17]~19                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y28_N12                   ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|sp[4]~8                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y31_N18                   ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|stack_begin[31]~1                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y33_N15                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|stack_exc_addr[2]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y33_N42                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|Equal0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y28_N27                   ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|flags[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y28_N54                   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|immediate[0]~2                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y28_N21                   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op1[0]~3                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y28_N0                    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|op2[2]~1                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y28_N39                   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|stack_param_coding[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X33_Y28_N51                   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|instr_decoder:instr_decoder_main|stack_param_reg[0]~1                                                                                                                                                                                                                                                           ; LABCELL_X33_Y28_N48                   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|my_stack_begin[31]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y28_N0                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|my_stack_end[31]~1                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y28_N21                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X35_Y28_N9                    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[15]~8                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N24                   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[21]~14                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y20_N42                   ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg0[5]~7                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y25_N51                   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N48                   ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[19]~11                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y20_N39                   ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg1[4]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y26_N36                   ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[15]~5                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y26_N30                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N18                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg2[24]~11                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y20_N57                  ; 22      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N51                   ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[17]~11                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y19_N57                  ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg3[5]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y26_N21                   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[15]~6                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N27                   ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[27]~11                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y20_N48                  ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg4[9]~5                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y20_N24                   ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[15]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y26_N21                   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[31]~12                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y19_N6                    ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|reg5[4]~6                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y26_N57                   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|result[0]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y28_N45                   ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[15]~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y28_N48                   ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[17]~19                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y20_N6                    ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|sp[4]~8                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y24_N27                   ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|stack_begin[31]~1                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y28_N6                   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|stack_exc_addr[2]~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y28_N48                  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|q_b[31]                                                                                                                                                                                                                       ; M10K_X26_Y45_N0                       ; 34      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|q_b[31]                                                                                                                                                                                                                       ; M10K_X26_Y51_N0                       ; 32      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|q_b[31]                                                                                                                                                                                                                       ; M10K_X26_Y43_N0                       ; 31      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|q_b[31]                                                                                                                                                                                                                       ; M10K_X38_Y43_N0                       ; 32      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                       ; PIN_V11                               ; 34      ; Global Clock         ; GCLK1            ; --                        ;
; FPGA_CLK2_50                                                                                                       ; PIN_Y13                               ; 17      ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]  ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 7       ; Global Clock         ; GCLK12           ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 128     ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                        ; PLLOUTPUTCOUNTER_X0_Y6_N1             ; 3273    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                        ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 675     ; Global Clock         ; GCLK7            ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3]                                        ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 2206    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3863    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_internal_jtag~TCKUTAP                                                                                                                ; 2317    ;
; ~GND                                                                                                                                        ; 2063    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                       ; 2050    ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1592    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena               ; 1585    ;
; QIC_SIGNALTAP_GND                                                                                                                           ; 1485    ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 583     ;
; soc_system:u0|videocard_top:videocard_new_0|memory_mapped_control:mm_control|data_start.00000001                                            ; 516     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 372          ; 512          ; 372          ; yes                    ; no                      ; yes                    ; no                      ; 190464  ; 512                         ; 372                         ; 512                         ; 372                         ; 190464              ; 19          ; 0     ; None ; M10K_X14_Y1_N0, M10K_X14_Y7_N0, M10K_X14_Y5_N0, M10K_X5_Y1_N0, M10K_X5_Y6_N0, M10K_X14_Y6_N0, M10K_X26_Y3_N0, M10K_X5_Y3_N0, M10K_X5_Y7_N0, M10K_X5_Y4_N0, M10K_X14_Y4_N0, M10K_X26_Y4_N0, M10K_X14_Y3_N0, M10K_X26_Y1_N0, M10K_X5_Y5_N0, M10K_X14_Y2_N0, M10K_X26_Y5_N0, M10K_X26_Y2_N0, M10K_X5_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|gpu_interface:video_dma_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_8bq1:auto_generated|altsyncram_p1b1:fifo_ram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 26           ; 16384        ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 425984  ; 16384                       ; 26                          ; 16384                       ; 26                          ; 425984              ; 52          ; 0     ; None ; M10K_X49_Y12_N0, M10K_X49_Y11_N0, M10K_X58_Y12_N0, M10K_X58_Y11_N0, M10K_X58_Y7_N0, M10K_X49_Y7_N0, M10K_X49_Y6_N0, M10K_X49_Y5_N0, M10K_X49_Y10_N0, M10K_X41_Y10_N0, M10K_X41_Y3_N0, M10K_X49_Y3_N0, M10K_X76_Y9_N0, M10K_X76_Y8_N0, M10K_X38_Y5_N0, M10K_X38_Y6_N0, M10K_X41_Y8_N0, M10K_X41_Y9_N0, M10K_X38_Y9_N0, M10K_X38_Y8_N0, M10K_X38_Y2_N0, M10K_X38_Y1_N0, M10K_X41_Y7_N0, M10K_X38_Y7_N0, M10K_X58_Y10_N0, M10K_X58_Y8_N0, M10K_X49_Y8_N0, M10K_X49_Y9_N0, M10K_X76_Y10_N0, M10K_X69_Y10_N0, M10K_X41_Y2_N0, M10K_X41_Y1_N0, M10K_X69_Y1_N0, M10K_X76_Y1_N0, M10K_X49_Y2_N0, M10K_X49_Y1_N0, M10K_X41_Y4_N0, M10K_X49_Y4_N0, M10K_X38_Y3_N0, M10K_X38_Y4_N0, M10K_X58_Y3_N0, M10K_X58_Y4_N0, M10K_X69_Y11_N0, M10K_X76_Y11_N0, M10K_X58_Y9_N0, M10K_X69_Y9_N0, M10K_X58_Y5_N0, M10K_X58_Y6_N0, M10K_X58_Y2_N0, M10K_X58_Y1_N0, M10K_X41_Y5_N0, M10K_X41_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_qpq1:auto_generated|altsyncram_s8d1:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 25           ; 4096         ; 25           ; yes                    ; no                      ; yes                    ; yes                     ; 102400  ; 4096                        ; 25                          ; 4096                        ; 25                          ; 102400              ; 13          ; 0     ; None ; M10K_X76_Y6_N0, M10K_X76_Y7_N0, M10K_X69_Y4_N0, M10K_X69_Y3_N0, M10K_X69_Y7_N0, M10K_X69_Y6_N0, M10K_X76_Y2_N0, M10K_X76_Y5_N0, M10K_X76_Y3_N0, M10K_X69_Y8_N0, M10K_X69_Y2_N0, M10K_X69_Y5_N0, M10K_X76_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:axi_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X49_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:axi_lw_master_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None ; M10K_X49_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|videocard_top:videocard_new_0|RAM_dual:ram_inst|altsyncram:altsyncram_component|altsyncram_fgo2:auto_generated|ALTSYNCRAM                                                               ; AUTO ; True Dual Port   ; Dual Clocks  ; 65536        ; 32           ; 65536        ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 2097152 ; 65536                       ; 32                          ; 65536                       ; 32                          ; 2097152             ; 256         ; 0     ; None ; M10K_X38_Y34_N0, M10K_X41_Y34_N0, M10K_X49_Y32_N0, M10K_X49_Y34_N0, M10K_X41_Y33_N0, M10K_X41_Y31_N0, M10K_X49_Y30_N0, M10K_X49_Y31_N0, M10K_X5_Y41_N0, M10K_X14_Y37_N0, M10K_X5_Y42_N0, M10K_X26_Y37_N0, M10K_X5_Y37_N0, M10K_X5_Y40_N0, M10K_X14_Y42_N0, M10K_X14_Y40_N0, M10K_X38_Y41_N0, M10K_X41_Y37_N0, M10K_X38_Y42_N0, M10K_X38_Y38_N0, M10K_X38_Y37_N0, M10K_X38_Y36_N0, M10K_X41_Y36_N0, M10K_X38_Y40_N0, M10K_X41_Y28_N0, M10K_X49_Y29_N0, M10K_X49_Y28_N0, M10K_X49_Y25_N0, M10K_X41_Y25_N0, M10K_X41_Y26_N0, M10K_X49_Y27_N0, M10K_X41_Y27_N0, M10K_X26_Y41_N0, M10K_X26_Y35_N0, M10K_X41_Y42_N0, M10K_X38_Y35_N0, M10K_X26_Y38_N0, M10K_X26_Y36_N0, M10K_X26_Y42_N0, M10K_X26_Y40_N0, M10K_X76_Y29_N0, M10K_X76_Y27_N0, M10K_X58_Y29_N0, M10K_X69_Y29_N0, M10K_X76_Y28_N0, M10K_X76_Y26_N0, M10K_X58_Y30_N0, M10K_X58_Y28_N0, M10K_X26_Y39_N0, M10K_X14_Y38_N0, M10K_X14_Y41_N0, M10K_X5_Y38_N0, M10K_X5_Y39_N0, M10K_X38_Y39_N0, M10K_X14_Y43_N0, M10K_X14_Y39_N0, M10K_X26_Y26_N0, M10K_X14_Y26_N0, M10K_X14_Y21_N0, M10K_X26_Y29_N0, M10K_X14_Y22_N0, M10K_X26_Y20_N0, M10K_X14_Y20_N0, M10K_X14_Y19_N0, M10K_X14_Y34_N0, M10K_X26_Y34_N0, M10K_X14_Y36_N0, M10K_X14_Y35_N0, M10K_X5_Y34_N0, M10K_X5_Y35_N0, M10K_X14_Y33_N0, M10K_X5_Y36_N0, M10K_X5_Y12_N0, M10K_X14_Y8_N0, M10K_X5_Y10_N0, M10K_X5_Y14_N0, M10K_X5_Y8_N0, M10K_X14_Y10_N0, M10K_X26_Y17_N0, M10K_X14_Y11_N0, M10K_X76_Y16_N0, M10K_X69_Y18_N0, M10K_X69_Y19_N0, M10K_X76_Y18_N0, M10K_X76_Y17_N0, M10K_X69_Y16_N0, M10K_X76_Y19_N0, M10K_X69_Y17_N0, M10K_X69_Y23_N0, M10K_X76_Y25_N0, M10K_X76_Y23_N0, M10K_X76_Y24_N0, M10K_X76_Y22_N0, M10K_X76_Y20_N0, M10K_X76_Y21_N0, M10K_X69_Y21_N0, M10K_X38_Y12_N0, M10K_X26_Y8_N0, M10K_X26_Y10_N0, M10K_X26_Y14_N0, M10K_X26_Y9_N0, M10K_X38_Y10_N0, M10K_X41_Y12_N0, M10K_X41_Y11_N0, M10K_X58_Y13_N0, M10K_X76_Y12_N0, M10K_X69_Y12_N0, M10K_X76_Y14_N0, M10K_X76_Y13_N0, M10K_X76_Y15_N0, M10K_X58_Y16_N0, M10K_X58_Y15_N0, M10K_X69_Y35_N0, M10K_X76_Y35_N0, M10K_X76_Y33_N0, M10K_X69_Y33_N0, M10K_X69_Y36_N0, M10K_X76_Y34_N0, M10K_X76_Y36_N0, M10K_X58_Y35_N0, M10K_X38_Y25_N0, M10K_X38_Y23_N0, M10K_X38_Y26_N0, M10K_X14_Y25_N0, M10K_X14_Y24_N0, M10K_X26_Y24_N0, M10K_X14_Y23_N0, M10K_X38_Y24_N0, M10K_X41_Y13_N0, M10K_X41_Y15_N0, M10K_X49_Y15_N0, M10K_X41_Y14_N0, M10K_X49_Y13_N0, M10K_X58_Y17_N0, M10K_X49_Y16_N0, M10K_X49_Y17_N0, M10K_X49_Y41_N0, M10K_X41_Y38_N0, M10K_X41_Y39_N0, M10K_X49_Y38_N0, M10K_X49_Y39_N0, M10K_X41_Y40_N0, M10K_X41_Y41_N0, M10K_X49_Y40_N0, M10K_X49_Y35_N0, M10K_X41_Y35_N0, M10K_X49_Y33_N0, M10K_X58_Y33_N0, M10K_X58_Y32_N0, M10K_X58_Y36_N0, M10K_X49_Y36_N0, M10K_X58_Y34_N0, M10K_X58_Y27_N0, M10K_X49_Y22_N0, M10K_X49_Y23_N0, M10K_X58_Y23_N0, M10K_X58_Y22_N0, M10K_X41_Y22_N0, M10K_X58_Y26_N0, M10K_X49_Y26_N0, M10K_X38_Y16_N0, M10K_X38_Y14_N0, M10K_X14_Y18_N0, M10K_X38_Y18_N0, M10K_X38_Y11_N0, M10K_X26_Y12_N0, M10K_X14_Y12_N0, M10K_X26_Y13_N0, M10K_X38_Y27_N0, M10K_X26_Y30_N0, M10K_X14_Y28_N0, M10K_X38_Y28_N0, M10K_X26_Y28_N0, M10K_X14_Y29_N0, M10K_X26_Y27_N0, M10K_X14_Y27_N0, M10K_X76_Y30_N0, M10K_X69_Y31_N0, M10K_X58_Y31_N0, M10K_X76_Y31_N0, M10K_X69_Y34_N0, M10K_X69_Y30_N0, M10K_X76_Y32_N0, M10K_X69_Y32_N0, M10K_X58_Y21_N0, M10K_X41_Y19_N0, M10K_X38_Y21_N0, M10K_X49_Y21_N0, M10K_X38_Y20_N0, M10K_X41_Y20_N0, M10K_X58_Y20_N0, M10K_X58_Y19_N0, M10K_X69_Y22_N0, M10K_X69_Y15_N0, M10K_X58_Y18_N0, M10K_X69_Y20_N0, M10K_X69_Y14_N0, M10K_X49_Y14_N0, M10K_X58_Y14_N0, M10K_X69_Y13_N0, M10K_X49_Y19_N0, M10K_X38_Y17_N0, M10K_X49_Y20_N0, M10K_X41_Y16_N0, M10K_X41_Y18_N0, M10K_X49_Y18_N0, M10K_X41_Y17_N0, M10K_X38_Y19_N0, M10K_X26_Y19_N0, M10K_X26_Y18_N0, M10K_X14_Y16_N0, M10K_X14_Y15_N0, M10K_X26_Y16_N0, M10K_X26_Y15_N0, M10K_X38_Y13_N0, M10K_X38_Y15_N0, M10K_X5_Y32_N0, M10K_X26_Y31_N0, M10K_X14_Y31_N0, M10K_X14_Y30_N0, M10K_X26_Y32_N0, M10K_X26_Y33_N0, M10K_X14_Y32_N0, M10K_X5_Y33_N0, M10K_X58_Y24_N0, M10K_X69_Y24_N0, M10K_X58_Y25_N0, M10K_X69_Y25_N0, M10K_X69_Y27_N0, M10K_X69_Y28_N0, M10K_X49_Y24_N0, M10K_X69_Y26_N0, M10K_X38_Y29_N0, M10K_X41_Y30_N0, M10K_X41_Y32_N0, M10K_X41_Y29_N0, M10K_X38_Y30_N0, M10K_X38_Y31_N0, M10K_X38_Y33_N0, M10K_X38_Y32_N0, M10K_X14_Y14_N0, M10K_X14_Y9_N0, M10K_X5_Y13_N0, M10K_X14_Y17_N0, M10K_X5_Y9_N0, M10K_X5_Y11_N0, M10K_X14_Y13_N0, M10K_X26_Y11_N0, M10K_X41_Y24_N0, M10K_X41_Y21_N0, M10K_X41_Y23_N0, M10K_X38_Y22_N0, M10K_X26_Y23_N0, M10K_X26_Y22_N0, M10K_X26_Y21_N0, M10K_X26_Y25_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom0|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0     ; None ; M10K_X41_Y46_N0, M10K_X26_Y54_N0, M10K_X49_Y57_N0, M10K_X14_Y58_N0, M10K_X26_Y47_N0, M10K_X41_Y45_N0, M10K_X41_Y57_N0, M10K_X38_Y61_N0, M10K_X41_Y62_N0, M10K_X26_Y49_N0, M10K_X26_Y45_N0, M10K_X14_Y61_N0, M10K_X38_Y63_N0, M10K_X38_Y62_N0, M10K_X41_Y48_N0, M10K_X14_Y48_N0, M10K_X38_Y48_N0, M10K_X14_Y45_N0, M10K_X26_Y48_N0, M10K_X41_Y63_N0, M10K_X14_Y55_N0, M10K_X14_Y57_N0, M10K_X49_Y62_N0, M10K_X49_Y61_N0, M10K_X14_Y47_N0, M10K_X41_Y47_N0, M10K_X38_Y45_N0, M10K_X26_Y63_N0, M10K_X38_Y49_N0, M10K_X26_Y46_N0, M10K_X49_Y53_N0, M10K_X14_Y63_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom1|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0     ; None ; M10K_X49_Y50_N0, M10K_X14_Y52_N0, M10K_X49_Y56_N0, M10K_X14_Y56_N0, M10K_X41_Y52_N0, M10K_X41_Y50_N0, M10K_X38_Y59_N0, M10K_X26_Y61_N0, M10K_X38_Y64_N0, M10K_X14_Y51_N0, M10K_X26_Y51_N0, M10K_X26_Y62_N0, M10K_X49_Y66_N0, M10K_X38_Y56_N0, M10K_X49_Y51_N0, M10K_X5_Y50_N0, M10K_X49_Y52_N0, M10K_X5_Y53_N0, M10K_X38_Y50_N0, M10K_X26_Y64_N0, M10K_X5_Y55_N0, M10K_X26_Y56_N0, M10K_X41_Y64_N0, M10K_X41_Y66_N0, M10K_X5_Y52_N0, M10K_X41_Y54_N0, M10K_X41_Y55_N0, M10K_X26_Y66_N0, M10K_X14_Y50_N0, M10K_X26_Y50_N0, M10K_X38_Y52_N0, M10K_X14_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom2|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0     ; None ; M10K_X49_Y49_N0, M10K_X26_Y53_N0, M10K_X49_Y58_N0, M10K_X14_Y59_N0, M10K_X49_Y46_N0, M10K_X49_Y48_N0, M10K_X49_Y59_N0, M10K_X41_Y61_N0, M10K_X49_Y64_N0, M10K_X5_Y46_N0, M10K_X26_Y43_N0, M10K_X14_Y62_N0, M10K_X41_Y65_N0, M10K_X49_Y60_N0, M10K_X49_Y45_N0, M10K_X14_Y44_N0, M10K_X49_Y44_N0, M10K_X14_Y46_N0, M10K_X5_Y48_N0, M10K_X38_Y65_N0, M10K_X38_Y55_N0, M10K_X38_Y57_N0, M10K_X49_Y63_N0, M10K_X49_Y65_N0, M10K_X26_Y44_N0, M10K_X49_Y54_N0, M10K_X49_Y55_N0, M10K_X26_Y65_N0, M10K_X38_Y46_N0, M10K_X5_Y45_N0, M10K_X49_Y47_N0, M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|four_way_rom:rom|ROM_RAM:rom3|altsyncram:altsyncram_component|altsyncram_j4j2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0     ; None ; M10K_X38_Y47_N0, M10K_X14_Y53_N0, M10K_X41_Y58_N0, M10K_X14_Y54_N0, M10K_X26_Y52_N0, M10K_X41_Y44_N0, M10K_X38_Y58_N0, M10K_X26_Y60_N0, M10K_X38_Y60_N0, M10K_X5_Y44_N0, M10K_X38_Y43_N0, M10K_X14_Y60_N0, M10K_X38_Y54_N0, M10K_X41_Y49_N0, M10K_X41_Y51_N0, M10K_X5_Y47_N0, M10K_X38_Y51_N0, M10K_X5_Y49_N0, M10K_X5_Y43_N0, M10K_X26_Y58_N0, M10K_X5_Y54_N0, M10K_X26_Y55_N0, M10K_X41_Y59_N0, M10K_X41_Y56_N0, M10K_X5_Y51_N0, M10K_X41_Y43_N0, M10K_X41_Y53_N0, M10K_X41_Y60_N0, M10K_X14_Y49_N0, M10K_X38_Y44_N0, M10K_X38_Y53_N0, M10K_X26_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                   ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mult0~8   ; Two Independent 18x18 ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mult0~8   ; Two Independent 18x18 ; DSP_X32_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mult0~8   ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mult0~8   ; Two Independent 18x18 ; DSP_X86_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core1|alu:alu_main|Mult0~405 ; Sum of two 18x18      ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core0|alu:alu_main|Mult0~405 ; Sum of two 18x18      ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core3|alu:alu_main|Mult0~405 ; Sum of two 18x18      ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|videocard_top:videocard_new_0|videocard:videocard_inst|core:core2|alu:alu_main|Mult0~405 ; Sum of two 18x18      ; DSP_X86_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 58,096 / 289,320 ( 20 % ) ;
; C12 interconnects                           ; 1,004 / 13,420 ( 7 % )    ;
; C2 interconnects                            ; 15,290 / 119,108 ( 13 % ) ;
; C4 interconnects                            ; 10,239 / 56,300 ( 18 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 4,578 / 289,320 ( 2 % )   ;
; Global clocks                               ; 8 / 16 ( 50 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 35 / 852 ( 4 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 26 / 408 ( 6 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 159 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 96 / 156 ( 62 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 230 / 282 ( 82 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 9,400 / 84,580 ( 11 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,266 / 12,676 ( 10 % )   ;
; R14/C12 interconnect drivers                ; 1,802 / 20,720 ( 9 % )    ;
; R3 interconnects                            ; 20,949 / 130,992 ( 16 % ) ;
; R6 interconnects                            ; 37,328 / 266,960 ( 14 % ) ;
; Spine clocks                                ; 39 / 360 ( 11 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 100          ; 100          ; 0            ; 32           ; 176       ; 100          ; 0            ; 0            ; 0            ; 0            ; 0            ; 71           ; 46           ; 9            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 176       ; 176       ; 90           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 176          ; 76           ; 76           ; 176          ; 144          ; 0         ; 76           ; 176          ; 176          ; 176          ; 176          ; 176          ; 105          ; 130          ; 167          ; 176          ; 176          ; 176          ; 130          ; 151          ; 176          ; 176          ; 176          ; 130          ; 151          ; 0         ; 0         ; 86           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; HDMI_TX_D[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[13]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[14]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[15]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[16]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[17]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[18]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[19]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[20]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[21]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[22]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_D[23]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_DE          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_HS          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_VS          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_TX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MOSI       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK3_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_CONV_USB_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_I2C_SCL        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_I2C_SDA        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_I2S            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_LRCLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_MCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HDMI_SCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MISO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK1_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK2_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HDMI_TX_INT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 2042.5            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                ; 1.684             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                ; 1.639             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.492             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                             ; 1.299             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                             ; 1.299             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                             ; 1.299             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                             ; 1.293             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                       ; 1.282             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.280             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.256             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.253             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.249             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 1.246             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.233             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                         ; 1.217             ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                                                          ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                      ; 1.216             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                     ; 1.213             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                  ; 1.209             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.178             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.172             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.169             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                             ; 1.168             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373]                                                                  ; 1.167             ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                                                                  ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                                              ; 1.165             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 1.153             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                ; 1.148             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; 1.147             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.142             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.138             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.138             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.134             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.130             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.130             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.130             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                         ; 1.126             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; 1.126             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.119             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 1.117             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.112             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                         ; 1.108             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                         ; 1.108             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 1.105             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.104             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.076             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[371]                                                                                                               ; 1.052             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]                                                                  ; 1.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613]                                                                  ; 1.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]                                                                  ; 1.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]                                                                  ; 1.040             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.039             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated|counter_reg_bit[4]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                             ; 1.039             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]                                                                  ; 1.037             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                                  ; 1.036             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated|counter_reg_bit[1]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                             ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                 ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                 ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                 ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                 ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374]                                                                  ; 1.033             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[997]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[996]                                                                  ; 1.029             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614]                                                                  ; 1.029             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                  ; 1.029             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[998]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[997]                                                                  ; 1.026             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                                  ; 1.026             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612]                                                                  ; 1.026             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610]                                                                  ; 1.026             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608]                                                                  ; 1.026             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]                                                                  ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                 ; 1.025             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                  ; 1.024             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated|counter_reg_bit[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated|counter_reg_bit[8]                                                                             ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                 ; 1.023             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                ; 1.022             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                 ; 1.022             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                 ; 1.022             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                 ; 1.022             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "ucu_gpu"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 172 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 43
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 6 clocks (6 global)
    Info (11162): soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G12
    Info (11162): soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 4214 fanout uses global clock CLKCTRL_G4
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 128 fanout uses global clock CLKCTRL_G5
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 665 fanout uses global clock CLKCTRL_G7
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0 with 2289 fanout uses global clock CLKCTRL_G3
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 2879 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G1
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Warning (335093): The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_vip_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity dcfifo_8bq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_qpq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE10_NANO_SOC_GHRD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(25): *|cvo_core*|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
    Info (332050): set_multicycle_path -setup -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 2 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 25
Warning (332049): Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
    Info (332050): set_multicycle_path -hold -start -through [get_nets "*|${corename}*|mode_banks|u_calculate_mode_dynamic|*"] 1 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 26
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|interlaced_reg could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(29): *|cvo_core*|mode_banks|vid_interlaced could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 29
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|h_total_minus_one_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(30): *|cvo_core*|mode_banks|vid_h_total_minus_one[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] 100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 30
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|v_total_minus_one_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(31): *|cvo_core*|mode_banks|vid_v_total_minus_one[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] 100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 31
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|h_total_minus_two_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(32): *|cvo_core*|mode_banks|vid_h_total_minus_two[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] 100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 32
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|h_total_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(33): *|cvo_core*|mode_banks|vid_h_total[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 33
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|v_total_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(34): *|cvo_core*|mode_banks|vid_v_total[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 34
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|h_blank_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(35): *|cvo_core*|mode_banks|vid_h_blank[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 35
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|h_sync_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(36): *|cvo_core*|mode_banks|vid_h_sync_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 36
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|h_sync_end_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(37): *|cvo_core*|mode_banks|vid_h_sync_end[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 37
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|f2_v_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(38): *|cvo_core*|mode_banks|vid_f2_v_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 38
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|f1_v_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(39): *|cvo_core*|mode_banks|vid_f1_v_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 39
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|f1_v_end_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(40): *|cvo_core*|mode_banks|vid_f1_v_end[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 40
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|f2_v_sync_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(41): *|cvo_core*|mode_banks|vid_f2_v_sync_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 41
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|f2_v_sync_end_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(42): *|cvo_core*|mode_banks|vid_f2_v_sync_end[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 42
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|f1_v_sync_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(43): *|cvo_core*|mode_banks|vid_f1_v_sync_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 43
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|f1_v_sync_end_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(44): *|cvo_core*|mode_banks|vid_f1_v_sync_end[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 44
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|f_rising_edge_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(45): *|cvo_core*|mode_banks|vid_f_rising_edge[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 45
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|f_falling_edge_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(46): *|cvo_core*|mode_banks|vid_f_falling_edge[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 46
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|f1_v_end_nxt_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(47): *|cvo_core*|mode_banks|vid_f1_v_end_nxt[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 47
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|f2_anc_v_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(48): *|cvo_core*|mode_banks|vid_f2_anc_v_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 48
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|f1_anc_v_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(49): *|cvo_core*|mode_banks|vid_f1_anc_v_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 49
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|h_sync_polarity_reg could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(50): *|cvo_core*|mode_banks|vid_h_sync_polarity could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 50
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|v_sync_polarity_reg could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(51): *|cvo_core*|mode_banks|vid_v_sync_polarity could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 51
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|h_total_check_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(52): *|cvo_core*|mode_banks|vid_h_total_check[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 52
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|ap_start_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(53): *|cvo_core*|mode_banks|vid_ap_start[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 53
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|h_frame_complete_point_reg[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332174): Ignored filter at alt_vip_cvo_core.sdc(54): *|cvo_core*|mode_banks|vid_h_frame_complete_point[*] could not be matched with a keeper File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
    Info (332050): set_max_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"]  -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] 100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 54
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 57
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 58
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 59
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 60
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 61
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 62
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 63
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 64
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 65
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 66
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 67
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 68
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 69
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 70
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 71
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 72
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 73
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 74
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 75
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 76
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 77
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 78
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 79
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 80
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 81
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
    Info (332050): set_min_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -100 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 82
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value [get_keepers {*|cvo_core*|mode_banks|interlaced_reg}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|interlaced_reg"]              -to [get_keepers "*|${corename}*|mode_banks|vid_interlaced"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 86
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_one_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 87
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_minus_one_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_minus_one_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_v_total_minus_one[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 88
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_minus_two_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_minus_two_reg[*]"]    -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_minus_two[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 89
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 90
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_total_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_total_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_v_total[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 91
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_blank_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_blank_reg[*]"]              -to [get_keepers "*|${corename}*|mode_banks|vid_h_blank[*]"]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 92
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_start_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_start[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 93
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_end_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_end_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_end[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 94
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 95
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_start_reg[*]"]           -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_start[*]"]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 96
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 97
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 98
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_v_sync_end_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f2_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 99
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_start_reg[*]"]      -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_start[*]"]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 100
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_sync_end_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_sync_end_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_sync_end[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 101
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_rising_edge_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_rising_edge_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_f_rising_edge[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 102
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f_falling_edge_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f_falling_edge_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f_falling_edge[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 103
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_v_end_nxt_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_v_end_nxt_reg[*]"]         -to [get_keepers "*|${corename}*|mode_banks|vid_f1_v_end_nxt[*]"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 104
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f2_anc_v_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f2_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f2_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 105
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value [get_keepers {*|cvo_core*|mode_banks|f1_anc_v_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|f1_anc_v_start_reg[*]"]       -to [get_keepers "*|${corename}*|mode_banks|vid_f1_anc_v_start[*]"]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 106
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_sync_polarity_reg}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_h_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 107
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value [get_keepers {*|cvo_core*|mode_banks|v_sync_polarity_reg}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|v_sync_polarity_reg"]         -to [get_keepers "*|${corename}*|mode_banks|vid_v_sync_polarity"]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 108
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_total_check_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_total_check_reg[*]"]        -to [get_keepers "*|${corename}*|mode_banks|vid_h_total_check[*]"]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 109
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value [get_keepers {*|cvo_core*|mode_banks|ap_start_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|ap_start_reg[*]"]             -to [get_keepers "*|${corename}*|mode_banks|vid_ap_start[*]"]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 110
Warning (332049): Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value [get_keepers {*|cvo_core*|mode_banks|h_frame_complete_point_reg[*]}] contains zero elements File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
    Info (332050): set_net_delay -from [get_keepers "*|${corename}*|mode_banks|h_frame_complete_point_reg[*]"] -to [get_keepers "*|${corename}*|mode_banks|vid_h_frame_complete_point[*]"] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc Line: 111
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(56): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): *fpga_interfaces|f2sdram~FF_3769 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 4
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3769}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 4
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): *fpga_interfaces|f2sdram~FF_3774 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 8
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3774}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 8
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): *fpga_interfaces|f2sdram~FF_3779 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 12
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3779}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 12
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): *fpga_interfaces|f2sdram~FF_3795 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 22
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3795}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 22
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): *fpga_interfaces|f2sdram~FF_3799 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 26
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3799}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 26
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): *fpga_interfaces|f2sdram~FF_3803 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 29
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3803}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 29
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): *fpga_interfaces|f2sdram~FF_3816 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 38
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3816}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 38
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): *fpga_interfaces|f2sdram~FF_3821 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 42
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3821}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 42
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): *fpga_interfaces|f2sdram~FF_3831 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 46
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3831}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 46
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): *fpga_interfaces|f2sdram~FF_3835 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 49
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3835}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 49
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): *fpga_interfaces|f2sdram~FF_1055 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 65
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1055}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 65
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): *fpga_interfaces|f2sdram~FF_1119 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 69
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1119}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 69
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3408 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3408}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3417 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3417}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): *fpga_interfaces|f2sdram~FF_799 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 81
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_799}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 81
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): *fpga_interfaces|f2sdram~FF_800 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 82
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 82
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_800}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 82
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 83
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 83
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): *fpga_interfaces|f2sdram~FF_863 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 85
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_863}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 85
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): *fpga_interfaces|f2sdram~FF_927 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 89
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_927}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 89
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): *fpga_interfaces|f2sdram~FF_991 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 93
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_991}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 93
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc Line: 95
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50
Warning (332060): Node: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch soc_system:u0|gpu_interface:video_dma_0|main_address[3]~3 is being clocked by soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Warning (332060): Node: soc_system:u0|gpu_interface:video_dma_0|control_index[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch soc_system:u0|gpu_interface:video_dma_0|control_data[10] is being clocked by soc_system:u0|gpu_interface:video_dma_0|control_index[2]
Warning (332060): Node: I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK
Warning (332060): Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|sys_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:20
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:59
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:35
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:01:38
Info (11888): Total time spent on timing analysis during the Fitter is 22.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:10
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 68
    Info (169065): Pin HDMI_I2C_SCL has a permanently enabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 14
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 16
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 17
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 18
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 19
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 38
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v Line: 37
Info (144001): Generated suppressed messages file /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 443 warnings
    Info: Peak virtual memory: 3277 megabytes
    Info: Processing ended: Fri Jun 11 14:56:45 2021
    Info: Elapsed time: 00:06:25
    Info: Total CPU time (on all processors): 00:12:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.fit.smsg.


