/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Enum Values                                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace SP {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    CFI_INSTRUCTION	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    STACKMAP	= 17,
    PATCHPOINT	= 18,
    LOAD_STACK_GUARD	= 19,
    STATEPOINT	= 20,
    LOCAL_ESCAPE	= 21,
    FAULTING_LOAD_OP	= 22,
    ADDCCri	= 23,
    ADDCCrr	= 24,
    ADDCri	= 25,
    ADDCrr	= 26,
    ADDEri	= 27,
    ADDErr	= 28,
    ADDXC	= 29,
    ADDXCCC	= 30,
    ADDXri	= 31,
    ADDXrr	= 32,
    ADDri	= 33,
    ADDrr	= 34,
    ADJCALLSTACKDOWN	= 35,
    ADJCALLSTACKUP	= 36,
    ALIGNADDR	= 37,
    ALIGNADDRL	= 38,
    ANDCCri	= 39,
    ANDCCrr	= 40,
    ANDNCCri	= 41,
    ANDNCCrr	= 42,
    ANDNri	= 43,
    ANDNrr	= 44,
    ANDXNrr	= 45,
    ANDXri	= 46,
    ANDXrr	= 47,
    ANDri	= 48,
    ANDrr	= 49,
    ARRAY16	= 50,
    ARRAY32	= 51,
    ARRAY8	= 52,
    ATOMIC_LOAD_ADD_32	= 53,
    ATOMIC_LOAD_ADD_64	= 54,
    ATOMIC_LOAD_AND_32	= 55,
    ATOMIC_LOAD_AND_64	= 56,
    ATOMIC_LOAD_MAX_32	= 57,
    ATOMIC_LOAD_MAX_64	= 58,
    ATOMIC_LOAD_MIN_32	= 59,
    ATOMIC_LOAD_MIN_64	= 60,
    ATOMIC_LOAD_NAND_32	= 61,
    ATOMIC_LOAD_NAND_64	= 62,
    ATOMIC_LOAD_OR_32	= 63,
    ATOMIC_LOAD_OR_64	= 64,
    ATOMIC_LOAD_SUB_32	= 65,
    ATOMIC_LOAD_SUB_64	= 66,
    ATOMIC_LOAD_UMAX_32	= 67,
    ATOMIC_LOAD_UMAX_64	= 68,
    ATOMIC_LOAD_UMIN_32	= 69,
    ATOMIC_LOAD_UMIN_64	= 70,
    ATOMIC_LOAD_XOR_32	= 71,
    ATOMIC_LOAD_XOR_64	= 72,
    ATOMIC_SWAP_64	= 73,
    BA	= 74,
    BCOND	= 75,
    BCONDA	= 76,
    BINDri	= 77,
    BINDrr	= 78,
    BMASK	= 79,
    BPFCC	= 80,
    BPFCCA	= 81,
    BPFCCANT	= 82,
    BPFCCNT	= 83,
    BPGEZapn	= 84,
    BPGEZapt	= 85,
    BPGEZnapn	= 86,
    BPGEZnapt	= 87,
    BPGZapn	= 88,
    BPGZapt	= 89,
    BPGZnapn	= 90,
    BPGZnapt	= 91,
    BPICC	= 92,
    BPICCA	= 93,
    BPICCANT	= 94,
    BPICCNT	= 95,
    BPLEZapn	= 96,
    BPLEZapt	= 97,
    BPLEZnapn	= 98,
    BPLEZnapt	= 99,
    BPLZapn	= 100,
    BPLZapt	= 101,
    BPLZnapn	= 102,
    BPLZnapt	= 103,
    BPNZapn	= 104,
    BPNZapt	= 105,
    BPNZnapn	= 106,
    BPNZnapt	= 107,
    BPXCC	= 108,
    BPXCCA	= 109,
    BPXCCANT	= 110,
    BPXCCNT	= 111,
    BPZapn	= 112,
    BPZapt	= 113,
    BPZnapn	= 114,
    BPZnapt	= 115,
    BSHUFFLE	= 116,
    CALL	= 117,
    CALLri	= 118,
    CALLrr	= 119,
    CASXrr	= 120,
    CASrr	= 121,
    CMASK16	= 122,
    CMASK32	= 123,
    CMASK8	= 124,
    CMPri	= 125,
    CMPrr	= 126,
    EDGE16	= 127,
    EDGE16L	= 128,
    EDGE16LN	= 129,
    EDGE16N	= 130,
    EDGE32	= 131,
    EDGE32L	= 132,
    EDGE32LN	= 133,
    EDGE32N	= 134,
    EDGE8	= 135,
    EDGE8L	= 136,
    EDGE8LN	= 137,
    EDGE8N	= 138,
    FABSD	= 139,
    FABSQ	= 140,
    FABSS	= 141,
    FADDD	= 142,
    FADDQ	= 143,
    FADDS	= 144,
    FALIGNADATA	= 145,
    FAND	= 146,
    FANDNOT1	= 147,
    FANDNOT1S	= 148,
    FANDNOT2	= 149,
    FANDNOT2S	= 150,
    FANDS	= 151,
    FBCOND	= 152,
    FBCONDA	= 153,
    FCHKSM16	= 154,
    FCMPD	= 155,
    FCMPEQ16	= 156,
    FCMPEQ32	= 157,
    FCMPGT16	= 158,
    FCMPGT32	= 159,
    FCMPLE16	= 160,
    FCMPLE32	= 161,
    FCMPNE16	= 162,
    FCMPNE32	= 163,
    FCMPQ	= 164,
    FCMPS	= 165,
    FDIVD	= 166,
    FDIVQ	= 167,
    FDIVS	= 168,
    FDMULQ	= 169,
    FDTOI	= 170,
    FDTOQ	= 171,
    FDTOS	= 172,
    FDTOX	= 173,
    FEXPAND	= 174,
    FHADDD	= 175,
    FHADDS	= 176,
    FHSUBD	= 177,
    FHSUBS	= 178,
    FITOD	= 179,
    FITOQ	= 180,
    FITOS	= 181,
    FLCMPD	= 182,
    FLCMPS	= 183,
    FLUSH	= 184,
    FLUSHW	= 185,
    FLUSHri	= 186,
    FLUSHrr	= 187,
    FMEAN16	= 188,
    FMOVD	= 189,
    FMOVD_FCC	= 190,
    FMOVD_ICC	= 191,
    FMOVD_XCC	= 192,
    FMOVQ	= 193,
    FMOVQ_FCC	= 194,
    FMOVQ_ICC	= 195,
    FMOVQ_XCC	= 196,
    FMOVRGEZD	= 197,
    FMOVRGEZQ	= 198,
    FMOVRGEZS	= 199,
    FMOVRGZD	= 200,
    FMOVRGZQ	= 201,
    FMOVRGZS	= 202,
    FMOVRLEZD	= 203,
    FMOVRLEZQ	= 204,
    FMOVRLEZS	= 205,
    FMOVRLZD	= 206,
    FMOVRLZQ	= 207,
    FMOVRLZS	= 208,
    FMOVRNZD	= 209,
    FMOVRNZQ	= 210,
    FMOVRNZS	= 211,
    FMOVRZD	= 212,
    FMOVRZQ	= 213,
    FMOVRZS	= 214,
    FMOVS	= 215,
    FMOVS_FCC	= 216,
    FMOVS_ICC	= 217,
    FMOVS_XCC	= 218,
    FMUL8SUX16	= 219,
    FMUL8ULX16	= 220,
    FMUL8X16	= 221,
    FMUL8X16AL	= 222,
    FMUL8X16AU	= 223,
    FMULD	= 224,
    FMULD8SUX16	= 225,
    FMULD8ULX16	= 226,
    FMULQ	= 227,
    FMULS	= 228,
    FNADDD	= 229,
    FNADDS	= 230,
    FNAND	= 231,
    FNANDS	= 232,
    FNEGD	= 233,
    FNEGQ	= 234,
    FNEGS	= 235,
    FNHADDD	= 236,
    FNHADDS	= 237,
    FNMULD	= 238,
    FNMULS	= 239,
    FNOR	= 240,
    FNORS	= 241,
    FNOT1	= 242,
    FNOT1S	= 243,
    FNOT2	= 244,
    FNOT2S	= 245,
    FNSMULD	= 246,
    FONE	= 247,
    FONES	= 248,
    FOR	= 249,
    FORNOT1	= 250,
    FORNOT1S	= 251,
    FORNOT2	= 252,
    FORNOT2S	= 253,
    FORS	= 254,
    FPACK16	= 255,
    FPACK32	= 256,
    FPACKFIX	= 257,
    FPADD16	= 258,
    FPADD16S	= 259,
    FPADD32	= 260,
    FPADD32S	= 261,
    FPADD64	= 262,
    FPMERGE	= 263,
    FPSUB16	= 264,
    FPSUB16S	= 265,
    FPSUB32	= 266,
    FPSUB32S	= 267,
    FQTOD	= 268,
    FQTOI	= 269,
    FQTOS	= 270,
    FQTOX	= 271,
    FSLAS16	= 272,
    FSLAS32	= 273,
    FSLL16	= 274,
    FSLL32	= 275,
    FSMULD	= 276,
    FSQRTD	= 277,
    FSQRTQ	= 278,
    FSQRTS	= 279,
    FSRA16	= 280,
    FSRA32	= 281,
    FSRC1	= 282,
    FSRC1S	= 283,
    FSRC2	= 284,
    FSRC2S	= 285,
    FSRL16	= 286,
    FSRL32	= 287,
    FSTOD	= 288,
    FSTOI	= 289,
    FSTOQ	= 290,
    FSTOX	= 291,
    FSUBD	= 292,
    FSUBQ	= 293,
    FSUBS	= 294,
    FXNOR	= 295,
    FXNORS	= 296,
    FXOR	= 297,
    FXORS	= 298,
    FXTOD	= 299,
    FXTOQ	= 300,
    FXTOS	= 301,
    FZERO	= 302,
    FZEROS	= 303,
    GETPCX	= 304,
    JMPLri	= 305,
    JMPLrr	= 306,
    LDArr	= 307,
    LDDFri	= 308,
    LDDFrr	= 309,
    LDFri	= 310,
    LDFrr	= 311,
    LDQFri	= 312,
    LDQFrr	= 313,
    LDSBArr	= 314,
    LDSBri	= 315,
    LDSBrr	= 316,
    LDSHArr	= 317,
    LDSHri	= 318,
    LDSHrr	= 319,
    LDSWri	= 320,
    LDSWrr	= 321,
    LDUBArr	= 322,
    LDUBri	= 323,
    LDUBrr	= 324,
    LDUHArr	= 325,
    LDUHri	= 326,
    LDUHrr	= 327,
    LDXri	= 328,
    LDXrr	= 329,
    LDri	= 330,
    LDrr	= 331,
    LEAX_ADDri	= 332,
    LEA_ADDri	= 333,
    LZCNT	= 334,
    MEMBARi	= 335,
    MOVDTOX	= 336,
    MOVFCCri	= 337,
    MOVFCCrr	= 338,
    MOVICCri	= 339,
    MOVICCrr	= 340,
    MOVRGEZri	= 341,
    MOVRGEZrr	= 342,
    MOVRGZri	= 343,
    MOVRGZrr	= 344,
    MOVRLEZri	= 345,
    MOVRLEZrr	= 346,
    MOVRLZri	= 347,
    MOVRLZrr	= 348,
    MOVRNZri	= 349,
    MOVRNZrr	= 350,
    MOVRRZri	= 351,
    MOVRRZrr	= 352,
    MOVSTOSW	= 353,
    MOVSTOUW	= 354,
    MOVWTOS	= 355,
    MOVXCCri	= 356,
    MOVXCCrr	= 357,
    MOVXTOD	= 358,
    MULXri	= 359,
    MULXrr	= 360,
    NOP	= 361,
    ORCCri	= 362,
    ORCCrr	= 363,
    ORNCCri	= 364,
    ORNCCrr	= 365,
    ORNri	= 366,
    ORNrr	= 367,
    ORXNrr	= 368,
    ORXri	= 369,
    ORXrr	= 370,
    ORri	= 371,
    ORrr	= 372,
    PDIST	= 373,
    PDISTN	= 374,
    POPCrr	= 375,
    RDASR	= 376,
    RDPSR	= 377,
    RDTBR	= 378,
    RDWIM	= 379,
    RESTOREri	= 380,
    RESTORErr	= 381,
    RET	= 382,
    RETL	= 383,
    RETTri	= 384,
    RETTrr	= 385,
    SAVEri	= 386,
    SAVErr	= 387,
    SDIVCCri	= 388,
    SDIVCCrr	= 389,
    SDIVXri	= 390,
    SDIVXrr	= 391,
    SDIVri	= 392,
    SDIVrr	= 393,
    SELECT_CC_DFP_FCC	= 394,
    SELECT_CC_DFP_ICC	= 395,
    SELECT_CC_FP_FCC	= 396,
    SELECT_CC_FP_ICC	= 397,
    SELECT_CC_Int_FCC	= 398,
    SELECT_CC_Int_ICC	= 399,
    SELECT_CC_QFP_FCC	= 400,
    SELECT_CC_QFP_ICC	= 401,
    SET	= 402,
    SETHIXi	= 403,
    SETHIi	= 404,
    SHUTDOWN	= 405,
    SIAM	= 406,
    SLLXri	= 407,
    SLLXrr	= 408,
    SLLri	= 409,
    SLLrr	= 410,
    SMULCCri	= 411,
    SMULCCrr	= 412,
    SMULri	= 413,
    SMULrr	= 414,
    SRAXri	= 415,
    SRAXrr	= 416,
    SRAri	= 417,
    SRArr	= 418,
    SRLXri	= 419,
    SRLXrr	= 420,
    SRLri	= 421,
    SRLrr	= 422,
    STArr	= 423,
    STBAR	= 424,
    STBArr	= 425,
    STBri	= 426,
    STBrr	= 427,
    STDFri	= 428,
    STDFrr	= 429,
    STFri	= 430,
    STFrr	= 431,
    STHArr	= 432,
    STHri	= 433,
    STHrr	= 434,
    STQFri	= 435,
    STQFrr	= 436,
    STXri	= 437,
    STXrr	= 438,
    STri	= 439,
    STrr	= 440,
    SUBCCri	= 441,
    SUBCCrr	= 442,
    SUBCri	= 443,
    SUBCrr	= 444,
    SUBEri	= 445,
    SUBErr	= 446,
    SUBXri	= 447,
    SUBXrr	= 448,
    SUBri	= 449,
    SUBrr	= 450,
    SWAPArr	= 451,
    SWAPri	= 452,
    SWAPrr	= 453,
    TA3	= 454,
    TA5	= 455,
    TADDCCTVri	= 456,
    TADDCCTVrr	= 457,
    TADDCCri	= 458,
    TADDCCrr	= 459,
    TICCri	= 460,
    TICCrr	= 461,
    TLS_ADDXrr	= 462,
    TLS_ADDrr	= 463,
    TLS_CALL	= 464,
    TLS_LDXrr	= 465,
    TLS_LDrr	= 466,
    TSUBCCTVri	= 467,
    TSUBCCTVrr	= 468,
    TSUBCCri	= 469,
    TSUBCCrr	= 470,
    TXCCri	= 471,
    TXCCrr	= 472,
    UDIVCCri	= 473,
    UDIVCCrr	= 474,
    UDIVXri	= 475,
    UDIVXrr	= 476,
    UDIVri	= 477,
    UDIVrr	= 478,
    UMULCCri	= 479,
    UMULCCrr	= 480,
    UMULXHI	= 481,
    UMULri	= 482,
    UMULrr	= 483,
    UNIMP	= 484,
    V9FCMPD	= 485,
    V9FCMPED	= 486,
    V9FCMPEQ	= 487,
    V9FCMPES	= 488,
    V9FCMPQ	= 489,
    V9FCMPS	= 490,
    V9FMOVD_FCC	= 491,
    V9FMOVQ_FCC	= 492,
    V9FMOVS_FCC	= 493,
    V9MOVFCCri	= 494,
    V9MOVFCCrr	= 495,
    WRASRri	= 496,
    WRASRrr	= 497,
    WRPSRri	= 498,
    WRPSRrr	= 499,
    WRTBRri	= 500,
    WRTBRrr	= 501,
    WRWIMri	= 502,
    WRWIMrr	= 503,
    XMULX	= 504,
    XMULXHI	= 505,
    XNORCCri	= 506,
    XNORCCrr	= 507,
    XNORXrr	= 508,
    XNORri	= 509,
    XNORrr	= 510,
    XORCCri	= 511,
    XORCCrr	= 512,
    XORXri	= 513,
    XORXrr	= 514,
    XORri	= 515,
    XORrr	= 516,
    INSTRUCTION_LIST_END = 517
  };

namespace Sched {
  enum {
    NoInstrModel	= 0,
    SCHED_LIST_END = 1
  };
} // End Sched namespace
} // End SP namespace
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Descriptors                                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { SP::ICC, 0 };
static const uint16_t ImplicitList2[] = { SP::O6, 0 };
static const uint16_t ImplicitList3[] = { SP::FCC0, 0 };
static const uint16_t ImplicitList4[] = { SP::O7, 0 };
static const uint16_t ImplicitList5[] = { SP::PSR, 0 };
static const uint16_t ImplicitList6[] = { SP::TBR, 0 };
static const uint16_t ImplicitList7[] = { SP::WIM, 0 };
static const uint16_t ImplicitList8[] = { SP::Y, 0 };
static const uint16_t ImplicitList9[] = { SP::Y, SP::ICC, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo24[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo25[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo45[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo46[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo49[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo50[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo51[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo52[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo53[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo54[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo55[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo56[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo57[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo58[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo59[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo60[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo61[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo62[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo63[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo64[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo65[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo66[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo67[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::ASRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo68[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo69[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo70[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo71[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo72[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo73[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo74[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo75[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo76[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo77[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo78[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo79[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo80[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo81[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo82[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo83[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo84[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo85[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo86[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo87[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
static const MCOperandInfo OperandInfo88[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo89[] = { { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::I64RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo90[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo91[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo92[] = { { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo93[] = { { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo94[] = { { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::DFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo95[] = { { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::QFPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo96[] = { { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FPRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo97[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo98[] = { { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::FCCRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo99[] = { { SP::ASRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo100[] = { { SP::ASRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { SP::IntRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc SparcInsts[] = {
  { 0,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #2 = CFI_INSTRUCTION
  { 3,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo6, -1 ,nullptr },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #11 = DBG_VALUE
  { 12,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #16 = LIFETIME_END
  { 17,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo8, -1 ,nullptr },  // Inst #17 = STACKMAP
  { 18,	6,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo9, -1 ,nullptr },  // Inst #18 = PATCHPOINT
  { 19,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo10, -1 ,nullptr },  // Inst #19 = LOAD_STACK_GUARD
  { 20,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #20 = STATEPOINT
  { 21,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #21 = LOCAL_ESCAPE
  { 22,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #22 = FAULTING_LOAD_OP
  { 23,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #23 = ADDCCri
  { 24,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #24 = ADDCCrr
  { 25,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #25 = ADDCri
  { 26,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #26 = ADDCrr
  { 27,	3,	1,	4,	0,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #27 = ADDEri
  { 28,	3,	1,	4,	0,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #28 = ADDErr
  { 29,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #29 = ADDXC
  { 30,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo14, -1 ,nullptr },  // Inst #30 = ADDXCCC
  { 31,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #31 = ADDXri
  { 32,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #32 = ADDXrr
  { 33,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #33 = ADDri
  { 34,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #34 = ADDrr
  { 35,	1,	0,	4,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #35 = ADJCALLSTACKDOWN
  { 36,	2,	0,	4,	0,	0|(1ULL<<MCID::Pseudo), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo8, -1 ,nullptr },  // Inst #36 = ADJCALLSTACKUP
  { 37,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #37 = ALIGNADDR
  { 38,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #38 = ALIGNADDRL
  { 39,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #39 = ANDCCri
  { 40,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #40 = ANDCCrr
  { 41,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #41 = ANDNCCri
  { 42,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #42 = ANDNCCrr
  { 43,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #43 = ANDNri
  { 44,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #44 = ANDNrr
  { 45,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #45 = ANDXNrr
  { 46,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #46 = ANDXri
  { 47,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #47 = ANDXrr
  { 48,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #48 = ANDri
  { 49,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #49 = ANDrr
  { 50,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #50 = ARRAY16
  { 51,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #51 = ARRAY32
  { 52,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #52 = ARRAY8
  { 53,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #53 = ATOMIC_LOAD_ADD_32
  { 54,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #54 = ATOMIC_LOAD_ADD_64
  { 55,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #55 = ATOMIC_LOAD_AND_32
  { 56,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #56 = ATOMIC_LOAD_AND_64
  { 57,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #57 = ATOMIC_LOAD_MAX_32
  { 58,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #58 = ATOMIC_LOAD_MAX_64
  { 59,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #59 = ATOMIC_LOAD_MIN_32
  { 60,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #60 = ATOMIC_LOAD_MIN_64
  { 61,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #61 = ATOMIC_LOAD_NAND_32
  { 62,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #62 = ATOMIC_LOAD_NAND_64
  { 63,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #63 = ATOMIC_LOAD_OR_32
  { 64,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #64 = ATOMIC_LOAD_OR_64
  { 65,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #65 = ATOMIC_LOAD_SUB_32
  { 66,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #66 = ATOMIC_LOAD_SUB_64
  { 67,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #67 = ATOMIC_LOAD_UMAX_32
  { 68,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #68 = ATOMIC_LOAD_UMAX_64
  { 69,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #69 = ATOMIC_LOAD_UMIN_32
  { 70,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #70 = ATOMIC_LOAD_UMIN_64
  { 71,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo16, -1 ,nullptr },  // Inst #71 = ATOMIC_LOAD_XOR_32
  { 72,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #72 = ATOMIC_LOAD_XOR_64
  { 73,	3,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList1, OperandInfo17, -1 ,nullptr },  // Inst #73 = ATOMIC_SWAP_64
  { 74,	1,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #74 = BA
  { 75,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #75 = BCOND
  { 76,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #76 = BCONDA
  { 77,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #77 = BINDri
  { 78,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #78 = BINDrr
  { 79,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #79 = BMASK
  { 80,	3,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #80 = BPFCC
  { 81,	3,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #81 = BPFCCA
  { 82,	3,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #82 = BPFCCANT
  { 83,	3,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #83 = BPFCCNT
  { 84,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #84 = BPGEZapn
  { 85,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #85 = BPGEZapt
  { 86,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #86 = BPGEZnapn
  { 87,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #87 = BPGEZnapt
  { 88,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #88 = BPGZapn
  { 89,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #89 = BPGZapt
  { 90,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #90 = BPGZnapn
  { 91,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #91 = BPGZnapt
  { 92,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #92 = BPICC
  { 93,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #93 = BPICCA
  { 94,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #94 = BPICCANT
  { 95,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #95 = BPICCNT
  { 96,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #96 = BPLEZapn
  { 97,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #97 = BPLEZapt
  { 98,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #98 = BPLEZnapn
  { 99,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #99 = BPLEZnapt
  { 100,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #100 = BPLZapn
  { 101,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #101 = BPLZapt
  { 102,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #102 = BPLZnapn
  { 103,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #103 = BPLZnapt
  { 104,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #104 = BPNZapn
  { 105,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #105 = BPNZapt
  { 106,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #106 = BPNZnapn
  { 107,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #107 = BPNZnapt
  { 108,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #108 = BPXCC
  { 109,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #109 = BPXCCA
  { 110,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #110 = BPXCCANT
  { 111,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #111 = BPXCCNT
  { 112,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #112 = BPZapn
  { 113,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #113 = BPZapt
  { 114,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #114 = BPZnapn
  { 115,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #115 = BPZnapt
  { 116,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #116 = BSHUFFLE
  { 117,	1,	0,	4,	0,	0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic), 0x0ULL, ImplicitList2, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #117 = CALL
  { 118,	2,	0,	4,	0,	0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic), 0x0ULL, ImplicitList2, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #118 = CALLri
  { 119,	2,	0,	4,	0,	0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic), 0x0ULL, ImplicitList2, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #119 = CALLrr
  { 120,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #120 = CASXrr
  { 121,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #121 = CASrr
  { 122,	1,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #122 = CMASK16
  { 123,	1,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #123 = CMASK32
  { 124,	1,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #124 = CMASK8
  { 125,	2,	0,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo26, -1 ,nullptr },  // Inst #125 = CMPri
  { 126,	2,	0,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo27, -1 ,nullptr },  // Inst #126 = CMPrr
  { 127,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #127 = EDGE16
  { 128,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #128 = EDGE16L
  { 129,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #129 = EDGE16LN
  { 130,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #130 = EDGE16N
  { 131,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #131 = EDGE32
  { 132,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #132 = EDGE32L
  { 133,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #133 = EDGE32LN
  { 134,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #134 = EDGE32N
  { 135,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #135 = EDGE8
  { 136,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #136 = EDGE8L
  { 137,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #137 = EDGE8LN
  { 138,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #138 = EDGE8N
  { 139,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #139 = FABSD
  { 140,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #140 = FABSQ
  { 141,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #141 = FABSS
  { 142,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #142 = FADDD
  { 143,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #143 = FADDQ
  { 144,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #144 = FADDS
  { 145,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #145 = FALIGNADATA
  { 146,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #146 = FAND
  { 147,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #147 = FANDNOT1
  { 148,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #148 = FANDNOT1S
  { 149,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #149 = FANDNOT2
  { 150,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #150 = FANDNOT2S
  { 151,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #151 = FANDS
  { 152,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList3, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #152 = FBCOND
  { 153,	2,	0,	4,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #153 = FBCONDA
  { 154,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #154 = FCHKSM16
  { 155,	2,	0,	4,	0,	0, 0x0ULL, nullptr, ImplicitList3, OperandInfo28, -1 ,nullptr },  // Inst #155 = FCMPD
  { 156,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #156 = FCMPEQ16
  { 157,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #157 = FCMPEQ32
  { 158,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #158 = FCMPGT16
  { 159,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #159 = FCMPGT32
  { 160,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #160 = FCMPLE16
  { 161,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #161 = FCMPLE32
  { 162,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #162 = FCMPNE16
  { 163,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #163 = FCMPNE32
  { 164,	2,	0,	4,	0,	0, 0x0ULL, nullptr, ImplicitList3, OperandInfo29, -1 ,nullptr },  // Inst #164 = FCMPQ
  { 165,	2,	0,	4,	0,	0, 0x0ULL, nullptr, ImplicitList3, OperandInfo30, -1 ,nullptr },  // Inst #165 = FCMPS
  { 166,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #166 = FDIVD
  { 167,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #167 = FDIVQ
  { 168,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #168 = FDIVS
  { 169,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #169 = FDMULQ
  { 170,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #170 = FDTOI
  { 171,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #171 = FDTOQ
  { 172,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #172 = FDTOS
  { 173,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #173 = FDTOX
  { 174,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #174 = FEXPAND
  { 175,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #175 = FHADDD
  { 176,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #176 = FHADDS
  { 177,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #177 = FHSUBD
  { 178,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #178 = FHSUBS
  { 179,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #179 = FITOD
  { 180,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #180 = FITOQ
  { 181,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #181 = FITOS
  { 182,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #182 = FLCMPD
  { 183,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #183 = FLCMPS
  { 184,	0,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #184 = FLUSH
  { 185,	0,	0,	4,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #185 = FLUSHW
  { 186,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #186 = FLUSHri
  { 187,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #187 = FLUSHrr
  { 188,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #188 = FMEAN16
  { 189,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #189 = FMOVD
  { 190,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList3, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #190 = FMOVD_FCC
  { 191,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #191 = FMOVD_ICC
  { 192,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #192 = FMOVD_XCC
  { 193,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #193 = FMOVQ
  { 194,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList3, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #194 = FMOVQ_FCC
  { 195,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #195 = FMOVQ_ICC
  { 196,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #196 = FMOVQ_XCC
  { 197,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #197 = FMOVRGEZD
  { 198,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #198 = FMOVRGEZQ
  { 199,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #199 = FMOVRGEZS
  { 200,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #200 = FMOVRGZD
  { 201,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #201 = FMOVRGZQ
  { 202,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #202 = FMOVRGZS
  { 203,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #203 = FMOVRLEZD
  { 204,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #204 = FMOVRLEZQ
  { 205,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #205 = FMOVRLEZS
  { 206,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #206 = FMOVRLZD
  { 207,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #207 = FMOVRLZQ
  { 208,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #208 = FMOVRLZS
  { 209,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #209 = FMOVRNZD
  { 210,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #210 = FMOVRNZQ
  { 211,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #211 = FMOVRNZS
  { 212,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #212 = FMOVRZD
  { 213,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #213 = FMOVRZQ
  { 214,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #214 = FMOVRZS
  { 215,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #215 = FMOVS
  { 216,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList3, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #216 = FMOVS_FCC
  { 217,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #217 = FMOVS_ICC
  { 218,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #218 = FMOVS_XCC
  { 219,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #219 = FMUL8SUX16
  { 220,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #220 = FMUL8ULX16
  { 221,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #221 = FMUL8X16
  { 222,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #222 = FMUL8X16AL
  { 223,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #223 = FMUL8X16AU
  { 224,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #224 = FMULD
  { 225,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #225 = FMULD8SUX16
  { 226,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #226 = FMULD8ULX16
  { 227,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #227 = FMULQ
  { 228,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #228 = FMULS
  { 229,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #229 = FNADDD
  { 230,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #230 = FNADDS
  { 231,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #231 = FNAND
  { 232,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #232 = FNANDS
  { 233,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #233 = FNEGD
  { 234,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #234 = FNEGQ
  { 235,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #235 = FNEGS
  { 236,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #236 = FNHADDD
  { 237,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #237 = FNHADDS
  { 238,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #238 = FNMULD
  { 239,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #239 = FNMULS
  { 240,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #240 = FNOR
  { 241,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #241 = FNORS
  { 242,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #242 = FNOT1
  { 243,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #243 = FNOT1S
  { 244,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #244 = FNOT2
  { 245,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #245 = FNOT2S
  { 246,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #246 = FNSMULD
  { 247,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #247 = FONE
  { 248,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #248 = FONES
  { 249,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #249 = FOR
  { 250,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #250 = FORNOT1
  { 251,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #251 = FORNOT1S
  { 252,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #252 = FORNOT2
  { 253,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #253 = FORNOT2S
  { 254,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #254 = FORS
  { 255,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #255 = FPACK16
  { 256,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #256 = FPACK32
  { 257,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #257 = FPACKFIX
  { 258,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #258 = FPADD16
  { 259,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #259 = FPADD16S
  { 260,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #260 = FPADD32
  { 261,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #261 = FPADD32S
  { 262,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #262 = FPADD64
  { 263,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #263 = FPMERGE
  { 264,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #264 = FPSUB16
  { 265,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #265 = FPSUB16S
  { 266,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #266 = FPSUB32
  { 267,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #267 = FPSUB32S
  { 268,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #268 = FQTOD
  { 269,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #269 = FQTOI
  { 270,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #270 = FQTOS
  { 271,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #271 = FQTOX
  { 272,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #272 = FSLAS16
  { 273,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #273 = FSLAS32
  { 274,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #274 = FSLL16
  { 275,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #275 = FSLL32
  { 276,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #276 = FSMULD
  { 277,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #277 = FSQRTD
  { 278,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #278 = FSQRTQ
  { 279,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #279 = FSQRTS
  { 280,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #280 = FSRA16
  { 281,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #281 = FSRA32
  { 282,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #282 = FSRC1
  { 283,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #283 = FSRC1S
  { 284,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #284 = FSRC2
  { 285,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #285 = FSRC2S
  { 286,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #286 = FSRL16
  { 287,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #287 = FSRL32
  { 288,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #288 = FSTOD
  { 289,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #289 = FSTOI
  { 290,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #290 = FSTOQ
  { 291,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #291 = FSTOX
  { 292,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #292 = FSUBD
  { 293,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #293 = FSUBQ
  { 294,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #294 = FSUBS
  { 295,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #295 = FXNOR
  { 296,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #296 = FXNORS
  { 297,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #297 = FXOR
  { 298,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #298 = FXORS
  { 299,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #299 = FXTOD
  { 300,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #300 = FXTOQ
  { 301,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #301 = FXTOS
  { 302,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #302 = FZERO
  { 303,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #303 = FZEROS
  { 304,	1,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList4, OperandInfo5, -1 ,nullptr },  // Inst #304 = GETPCX
  { 305,	3,	1,	4,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #305 = JMPLri
  { 306,	3,	1,	4,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #306 = JMPLrr
  { 307,	4,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #307 = LDArr
  { 308,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo52, -1 ,nullptr },  // Inst #308 = LDDFri
  { 309,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr },  // Inst #309 = LDDFrr
  { 310,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #310 = LDFri
  { 311,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo55, -1 ,nullptr },  // Inst #311 = LDFrr
  { 312,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #312 = LDQFri
  { 313,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #313 = LDQFrr
  { 314,	4,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #314 = LDSBArr
  { 315,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #315 = LDSBri
  { 316,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #316 = LDSBrr
  { 317,	4,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #317 = LDSHArr
  { 318,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #318 = LDSHri
  { 319,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #319 = LDSHrr
  { 320,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #320 = LDSWri
  { 321,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #321 = LDSWrr
  { 322,	4,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #322 = LDUBArr
  { 323,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #323 = LDUBri
  { 324,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #324 = LDUBrr
  { 325,	4,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #325 = LDUHArr
  { 326,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #326 = LDUHri
  { 327,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #327 = LDUHrr
  { 328,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #328 = LDXri
  { 329,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #329 = LDXrr
  { 330,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #330 = LDri
  { 331,	3,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #331 = LDrr
  { 332,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #332 = LEAX_ADDri
  { 333,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #333 = LEA_ADDri
  { 334,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo60, -1 ,nullptr },  // Inst #334 = LZCNT
  { 335,	1,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #335 = MEMBARi
  { 336,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo61, -1 ,nullptr },  // Inst #336 = MOVDTOX
  { 337,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList3, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #337 = MOVFCCri
  { 338,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList3, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #338 = MOVFCCrr
  { 339,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #339 = MOVICCri
  { 340,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #340 = MOVICCrr
  { 341,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #341 = MOVRGEZri
  { 342,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #342 = MOVRGEZrr
  { 343,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #343 = MOVRGZri
  { 344,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #344 = MOVRGZrr
  { 345,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #345 = MOVRLEZri
  { 346,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #346 = MOVRLEZrr
  { 347,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #347 = MOVRLZri
  { 348,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #348 = MOVRLZrr
  { 349,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #349 = MOVRNZri
  { 350,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #350 = MOVRNZrr
  { 351,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #351 = MOVRRZri
  { 352,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #352 = MOVRRZrr
  { 353,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo61, -1 ,nullptr },  // Inst #353 = MOVSTOSW
  { 354,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo61, -1 ,nullptr },  // Inst #354 = MOVSTOUW
  { 355,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #355 = MOVWTOS
  { 356,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #356 = MOVXCCri
  { 357,	4,	1,	4,	0,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #357 = MOVXCCrr
  { 358,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #358 = MOVXTOD
  { 359,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo66, -1 ,nullptr },  // Inst #359 = MULXri
  { 360,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #360 = MULXrr
  { 361,	0,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #361 = NOP
  { 362,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #362 = ORCCri
  { 363,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #363 = ORCCrr
  { 364,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #364 = ORNCCri
  { 365,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #365 = ORNCCrr
  { 366,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #366 = ORNri
  { 367,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #367 = ORNrr
  { 368,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #368 = ORXNrr
  { 369,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #369 = ORXri
  { 370,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #370 = ORXrr
  { 371,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #371 = ORri
  { 372,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #372 = ORrr
  { 373,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #373 = PDIST
  { 374,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #374 = PDISTN
  { 375,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #375 = POPCrr
  { 376,	2,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #376 = RDASR
  { 377,	1,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList5, nullptr, OperandInfo68, -1 ,nullptr },  // Inst #377 = RDPSR
  { 378,	1,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, nullptr, OperandInfo68, -1 ,nullptr },  // Inst #378 = RDTBR
  { 379,	1,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList7, nullptr, OperandInfo68, -1 ,nullptr },  // Inst #379 = RDWIM
  { 380,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #380 = RESTOREri
  { 381,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #381 = RESTORErr
  { 382,	1,	0,	4,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #382 = RET
  { 383,	1,	0,	4,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #383 = RETL
  { 384,	2,	0,	4,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #384 = RETTri
  { 385,	2,	0,	4,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #385 = RETTrr
  { 386,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #386 = SAVEri
  { 387,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #387 = SAVErr
  { 388,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo12, -1 ,nullptr },  // Inst #388 = SDIVCCri
  { 389,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo13, -1 ,nullptr },  // Inst #389 = SDIVCCrr
  { 390,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo66, -1 ,nullptr },  // Inst #390 = SDIVXri
  { 391,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #391 = SDIVXrr
  { 392,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo12, -1 ,nullptr },  // Inst #392 = SDIVri
  { 393,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo13, -1 ,nullptr },  // Inst #393 = SDIVrr
  { 394,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList3, nullptr, OperandInfo69, -1 ,nullptr },  // Inst #394 = SELECT_CC_DFP_FCC
  { 395,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, nullptr, OperandInfo69, -1 ,nullptr },  // Inst #395 = SELECT_CC_DFP_ICC
  { 396,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList3, nullptr, OperandInfo70, -1 ,nullptr },  // Inst #396 = SELECT_CC_FP_FCC
  { 397,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, nullptr, OperandInfo70, -1 ,nullptr },  // Inst #397 = SELECT_CC_FP_ICC
  { 398,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList3, nullptr, OperandInfo71, -1 ,nullptr },  // Inst #398 = SELECT_CC_Int_FCC
  { 399,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, nullptr, OperandInfo71, -1 ,nullptr },  // Inst #399 = SELECT_CC_Int_ICC
  { 400,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList3, nullptr, OperandInfo72, -1 ,nullptr },  // Inst #400 = SELECT_CC_QFP_FCC
  { 401,	4,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, nullptr, OperandInfo72, -1 ,nullptr },  // Inst #401 = SELECT_CC_QFP_ICC
  { 402,	2,	1,	4,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo73, -1 ,nullptr },  // Inst #402 = SET
  { 403,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo73, -1 ,nullptr },  // Inst #403 = SETHIXi
  { 404,	2,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo73, -1 ,nullptr },  // Inst #404 = SETHIi
  { 405,	0,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #405 = SHUTDOWN
  { 406,	0,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #406 = SIAM
  { 407,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #407 = SLLXri
  { 408,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #408 = SLLXrr
  { 409,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #409 = SLLri
  { 410,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #410 = SLLrr
  { 411,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList9, OperandInfo12, -1 ,nullptr },  // Inst #411 = SMULCCri
  { 412,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList9, OperandInfo13, -1 ,nullptr },  // Inst #412 = SMULCCrr
  { 413,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList8, OperandInfo12, -1 ,nullptr },  // Inst #413 = SMULri
  { 414,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList8, OperandInfo13, -1 ,nullptr },  // Inst #414 = SMULrr
  { 415,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #415 = SRAXri
  { 416,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #416 = SRAXrr
  { 417,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #417 = SRAri
  { 418,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #418 = SRArr
  { 419,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #419 = SRLXri
  { 420,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #420 = SRLXrr
  { 421,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #421 = SRLri
  { 422,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #422 = SRLrr
  { 423,	4,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #423 = STArr
  { 424,	0,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #424 = STBAR
  { 425,	4,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #425 = STBArr
  { 426,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #426 = STBri
  { 427,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #427 = STBrr
  { 428,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #428 = STDFri
  { 429,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #429 = STDFrr
  { 430,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo79, -1 ,nullptr },  // Inst #430 = STFri
  { 431,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo80, -1 ,nullptr },  // Inst #431 = STFrr
  { 432,	4,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #432 = STHArr
  { 433,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #433 = STHri
  { 434,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #434 = STHrr
  { 435,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #435 = STQFri
  { 436,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #436 = STQFrr
  { 437,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo83, -1 ,nullptr },  // Inst #437 = STXri
  { 438,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #438 = STXrr
  { 439,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #439 = STri
  { 440,	3,	0,	4,	0,	0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #440 = STrr
  { 441,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #441 = SUBCCri
  { 442,	3,	1,	4,	0,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #442 = SUBCCrr
  { 443,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #443 = SUBCri
  { 444,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #444 = SUBCrr
  { 445,	3,	1,	4,	0,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #445 = SUBEri
  { 446,	3,	1,	4,	0,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #446 = SUBErr
  { 447,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #447 = SUBXri
  { 448,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #448 = SUBXrr
  { 449,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #449 = SUBri
  { 450,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #450 = SUBrr
  { 451,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #451 = SWAPArr
  { 452,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #452 = SWAPri
  { 453,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #453 = SWAPrr
  { 454,	0,	0,	4,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #454 = TA3
  { 455,	0,	0,	4,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #455 = TA5
  { 456,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #456 = TADDCCTVri
  { 457,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #457 = TADDCCTVrr
  { 458,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #458 = TADDCCri
  { 459,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #459 = TADDCCrr
  { 460,	3,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #460 = TICCri
  { 461,	3,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #461 = TICCrr
  { 462,	4,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #462 = TLS_ADDXrr
  { 463,	4,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #463 = TLS_ADDrr
  { 464,	2,	0,	4,	0,	0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic), 0x0ULL, ImplicitList2, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #464 = TLS_CALL
  { 465,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #465 = TLS_LDXrr
  { 466,	4,	1,	4,	0,	0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #466 = TLS_LDrr
  { 467,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #467 = TSUBCCTVri
  { 468,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #468 = TSUBCCTVrr
  { 469,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #469 = TSUBCCri
  { 470,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #470 = TSUBCCrr
  { 471,	3,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #471 = TXCCri
  { 472,	3,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #472 = TXCCrr
  { 473,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo12, -1 ,nullptr },  // Inst #473 = UDIVCCri
  { 474,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo13, -1 ,nullptr },  // Inst #474 = UDIVCCrr
  { 475,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo66, -1 ,nullptr },  // Inst #475 = UDIVXri
  { 476,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #476 = UDIVXrr
  { 477,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo12, -1 ,nullptr },  // Inst #477 = UDIVri
  { 478,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo13, -1 ,nullptr },  // Inst #478 = UDIVrr
  { 479,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList9, OperandInfo12, -1 ,nullptr },  // Inst #479 = UMULCCri
  { 480,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList9, OperandInfo13, -1 ,nullptr },  // Inst #480 = UMULCCrr
  { 481,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #481 = UMULXHI
  { 482,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList8, OperandInfo12, -1 ,nullptr },  // Inst #482 = UMULri
  { 483,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList8, OperandInfo13, -1 ,nullptr },  // Inst #483 = UMULrr
  { 484,	1,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #484 = UNIMP
  { 485,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #485 = V9FCMPD
  { 486,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #486 = V9FCMPED
  { 487,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo92, -1 ,nullptr },  // Inst #487 = V9FCMPEQ
  { 488,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr },  // Inst #488 = V9FCMPES
  { 489,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo92, -1 ,nullptr },  // Inst #489 = V9FCMPQ
  { 490,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr },  // Inst #490 = V9FCMPS
  { 491,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #491 = V9FMOVD_FCC
  { 492,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #492 = V9FMOVQ_FCC
  { 493,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo96, -1 ,nullptr },  // Inst #493 = V9FMOVS_FCC
  { 494,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo97, -1 ,nullptr },  // Inst #494 = V9MOVFCCri
  { 495,	5,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #495 = V9MOVFCCrr
  { 496,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #496 = WRASRri
  { 497,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #497 = WRASRrr
  { 498,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList5, OperandInfo26, -1 ,nullptr },  // Inst #498 = WRPSRri
  { 499,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList5, OperandInfo27, -1 ,nullptr },  // Inst #499 = WRPSRrr
  { 500,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList6, OperandInfo26, -1 ,nullptr },  // Inst #500 = WRTBRri
  { 501,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList6, OperandInfo27, -1 ,nullptr },  // Inst #501 = WRTBRrr
  { 502,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList7, OperandInfo26, -1 ,nullptr },  // Inst #502 = WRWIMri
  { 503,	2,	0,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList7, OperandInfo27, -1 ,nullptr },  // Inst #503 = WRWIMrr
  { 504,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #504 = XMULX
  { 505,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #505 = XMULXHI
  { 506,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #506 = XNORCCri
  { 507,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #507 = XNORCCrr
  { 508,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #508 = XNORXrr
  { 509,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #509 = XNORri
  { 510,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #510 = XNORrr
  { 511,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo12, -1 ,nullptr },  // Inst #511 = XORCCri
  { 512,	3,	1,	4,	0,	0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo13, -1 ,nullptr },  // Inst #512 = XORCCrr
  { 513,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #513 = XORXri
  { 514,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #514 = XORXrr
  { 515,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #515 = XORri
  { 516,	3,	1,	4,	0,	0, 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #516 = XORrr
};

extern const char SparcInstrNameData[] = {
  /* 0 */ 'F', 'S', 'R', 'C', '1', 0,
  /* 6 */ 'F', 'A', 'N', 'D', 'N', 'O', 'T', '1', 0,
  /* 15 */ 'F', 'N', 'O', 'T', '1', 0,
  /* 21 */ 'F', 'O', 'R', 'N', 'O', 'T', '1', 0,
  /* 29 */ 'F', 'S', 'R', 'A', '3', '2', 0,
  /* 36 */ 'F', 'P', 'S', 'U', 'B', '3', '2', 0,
  /* 44 */ 'F', 'P', 'A', 'D', 'D', '3', '2', 0,
  /* 52 */ 'E', 'D', 'G', 'E', '3', '2', 0,
  /* 59 */ 'F', 'C', 'M', 'P', 'L', 'E', '3', '2', 0,
  /* 68 */ 'F', 'C', 'M', 'P', 'N', 'E', '3', '2', 0,
  /* 77 */ 'F', 'P', 'A', 'C', 'K', '3', '2', 0,
  /* 85 */ 'C', 'M', 'A', 'S', 'K', '3', '2', 0,
  /* 93 */ 'F', 'S', 'L', 'L', '3', '2', 0,
  /* 100 */ 'F', 'S', 'R', 'L', '3', '2', 0,
  /* 107 */ 'F', 'C', 'M', 'P', 'E', 'Q', '3', '2', 0,
  /* 116 */ 'F', 'S', 'L', 'A', 'S', '3', '2', 0,
  /* 124 */ 'F', 'C', 'M', 'P', 'G', 'T', '3', '2', 0,
  /* 133 */ 'A', 'R', 'R', 'A', 'Y', '3', '2', 0,
  /* 141 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'S', 'U', 'B', '_', '3', '2', 0,
  /* 160 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'D', 'D', '_', '3', '2', 0,
  /* 179 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'A', 'N', 'D', '_', '3', '2', 0,
  /* 199 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'N', 'D', '_', '3', '2', 0,
  /* 218 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'I', 'N', '_', '3', '2', 0,
  /* 238 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'I', 'N', '_', '3', '2', 0,
  /* 257 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'O', 'R', '_', '3', '2', 0,
  /* 276 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'R', '_', '3', '2', 0,
  /* 294 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'A', 'X', '_', '3', '2', 0,
  /* 314 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'A', 'X', '_', '3', '2', 0,
  /* 333 */ 'F', 'S', 'R', 'C', '2', 0,
  /* 339 */ 'F', 'A', 'N', 'D', 'N', 'O', 'T', '2', 0,
  /* 348 */ 'F', 'N', 'O', 'T', '2', 0,
  /* 354 */ 'F', 'O', 'R', 'N', 'O', 'T', '2', 0,
  /* 362 */ 'T', 'A', '3', 0,
  /* 366 */ 'F', 'P', 'A', 'D', 'D', '6', '4', 0,
  /* 374 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'S', 'U', 'B', '_', '6', '4', 0,
  /* 393 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'D', 'D', '_', '6', '4', 0,
  /* 412 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'N', 'A', 'N', 'D', '_', '6', '4', 0,
  /* 432 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'A', 'N', 'D', '_', '6', '4', 0,
  /* 451 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'I', 'N', '_', '6', '4', 0,
  /* 471 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'I', 'N', '_', '6', '4', 0,
  /* 490 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'W', 'A', 'P', '_', '6', '4', 0,
  /* 505 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'X', 'O', 'R', '_', '6', '4', 0,
  /* 524 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'O', 'R', '_', '6', '4', 0,
  /* 542 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'U', 'M', 'A', 'X', '_', '6', '4', 0,
  /* 562 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'M', 'A', 'X', '_', '6', '4', 0,
  /* 581 */ 'T', 'A', '5', 0,
  /* 585 */ 'F', 'S', 'R', 'A', '1', '6', 0,
  /* 592 */ 'F', 'P', 'S', 'U', 'B', '1', '6', 0,
  /* 600 */ 'F', 'P', 'A', 'D', 'D', '1', '6', 0,
  /* 608 */ 'E', 'D', 'G', 'E', '1', '6', 0,
  /* 615 */ 'F', 'C', 'M', 'P', 'L', 'E', '1', '6', 0,
  /* 624 */ 'F', 'C', 'M', 'P', 'N', 'E', '1', '6', 0,
  /* 633 */ 'F', 'P', 'A', 'C', 'K', '1', '6', 0,
  /* 641 */ 'C', 'M', 'A', 'S', 'K', '1', '6', 0,
  /* 649 */ 'F', 'S', 'L', 'L', '1', '6', 0,
  /* 656 */ 'F', 'S', 'R', 'L', '1', '6', 0,
  /* 663 */ 'F', 'C', 'H', 'K', 'S', 'M', '1', '6', 0,
  /* 672 */ 'F', 'M', 'E', 'A', 'N', '1', '6', 0,
  /* 680 */ 'F', 'C', 'M', 'P', 'E', 'Q', '1', '6', 0,
  /* 689 */ 'F', 'S', 'L', 'A', 'S', '1', '6', 0,
  /* 697 */ 'F', 'C', 'M', 'P', 'G', 'T', '1', '6', 0,
  /* 706 */ 'F', 'M', 'U', 'L', '8', 'X', '1', '6', 0,
  /* 715 */ 'F', 'M', 'U', 'L', 'D', '8', 'U', 'L', 'X', '1', '6', 0,
  /* 727 */ 'F', 'M', 'U', 'L', '8', 'U', 'L', 'X', '1', '6', 0,
  /* 738 */ 'F', 'M', 'U', 'L', 'D', '8', 'S', 'U', 'X', '1', '6', 0,
  /* 750 */ 'F', 'M', 'U', 'L', '8', 'S', 'U', 'X', '1', '6', 0,
  /* 761 */ 'A', 'R', 'R', 'A', 'Y', '1', '6', 0,
  /* 769 */ 'E', 'D', 'G', 'E', '8', 0,
  /* 775 */ 'C', 'M', 'A', 'S', 'K', '8', 0,
  /* 782 */ 'A', 'R', 'R', 'A', 'Y', '8', 0,
  /* 789 */ 'B', 'A', 0,
  /* 792 */ 'B', 'P', 'F', 'C', 'C', 'A', 0,
  /* 799 */ 'B', 'P', 'I', 'C', 'C', 'A', 0,
  /* 806 */ 'B', 'P', 'X', 'C', 'C', 'A', 0,
  /* 813 */ 'F', 'B', 'C', 'O', 'N', 'D', 'A', 0,
  /* 821 */ 'F', 'A', 'L', 'I', 'G', 'N', 'A', 'D', 'A', 'T', 'A', 0,
  /* 833 */ 'A', 'D', 'D', 'X', 'C', 'C', 'C', 0,
  /* 841 */ 'B', 'P', 'F', 'C', 'C', 0,
  /* 847 */ 'V', '9', 'F', 'M', 'O', 'V', 'D', '_', 'F', 'C', 'C', 0,
  /* 859 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 877 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'Q', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 895 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'F', 'C', 'C', 0,
  /* 912 */ 'V', '9', 'F', 'M', 'O', 'V', 'Q', '_', 'F', 'C', 'C', 0,
  /* 924 */ 'V', '9', 'F', 'M', 'O', 'V', 'S', '_', 'F', 'C', 'C', 0,
  /* 936 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'F', 'C', 'C', 0,
  /* 954 */ 'B', 'P', 'I', 'C', 'C', 0,
  /* 960 */ 'F', 'M', 'O', 'V', 'D', '_', 'I', 'C', 'C', 0,
  /* 970 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'D', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 988 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'Q', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 1006 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'F', 'P', '_', 'I', 'C', 'C', 0,
  /* 1023 */ 'F', 'M', 'O', 'V', 'Q', '_', 'I', 'C', 'C', 0,
  /* 1033 */ 'F', 'M', 'O', 'V', 'S', '_', 'I', 'C', 'C', 0,
  /* 1043 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', '_', 'I', 'n', 't', '_', 'I', 'C', 'C', 0,
  /* 1061 */ 'B', 'P', 'X', 'C', 'C', 0,
  /* 1067 */ 'F', 'M', 'O', 'V', 'D', '_', 'X', 'C', 'C', 0,
  /* 1077 */ 'F', 'M', 'O', 'V', 'Q', '_', 'X', 'C', 'C', 0,
  /* 1087 */ 'F', 'M', 'O', 'V', 'S', '_', 'X', 'C', 'C', 0,
  /* 1097 */ 'A', 'D', 'D', 'X', 'C', 0,
  /* 1103 */ 'F', 'S', 'U', 'B', 'D', 0,
  /* 1109 */ 'F', 'H', 'S', 'U', 'B', 'D', 0,
  /* 1116 */ 'F', 'A', 'D', 'D', 'D', 0,
  /* 1122 */ 'F', 'H', 'A', 'D', 'D', 'D', 0,
  /* 1129 */ 'F', 'N', 'H', 'A', 'D', 'D', 'D', 0,
  /* 1137 */ 'F', 'N', 'A', 'D', 'D', 'D', 0,
  /* 1144 */ 'V', '9', 'F', 'C', 'M', 'P', 'E', 'D', 0,
  /* 1153 */ 'F', 'N', 'E', 'G', 'D', 0,
  /* 1159 */ 'F', 'M', 'U', 'L', 'D', 0,
  /* 1165 */ 'F', 'N', 'M', 'U', 'L', 'D', 0,
  /* 1172 */ 'F', 'S', 'M', 'U', 'L', 'D', 0,
  /* 1179 */ 'F', 'N', 'S', 'M', 'U', 'L', 'D', 0,
  /* 1187 */ 'F', 'A', 'N', 'D', 0,
  /* 1192 */ 'F', 'N', 'A', 'N', 'D', 0,
  /* 1198 */ 'F', 'E', 'X', 'P', 'A', 'N', 'D', 0,
  /* 1206 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 1219 */ 'F', 'B', 'C', 'O', 'N', 'D', 0,
  /* 1226 */ 'F', 'I', 'T', 'O', 'D', 0,
  /* 1232 */ 'F', 'Q', 'T', 'O', 'D', 0,
  /* 1238 */ 'F', 'S', 'T', 'O', 'D', 0,
  /* 1244 */ 'F', 'X', 'T', 'O', 'D', 0,
  /* 1250 */ 'M', 'O', 'V', 'X', 'T', 'O', 'D', 0,
  /* 1258 */ 'V', '9', 'F', 'C', 'M', 'P', 'D', 0,
  /* 1266 */ 'F', 'L', 'C', 'M', 'P', 'D', 0,
  /* 1273 */ 'L', 'O', 'A', 'D', '_', 'S', 'T', 'A', 'C', 'K', '_', 'G', 'U', 'A', 'R', 'D', 0,
  /* 1290 */ 'F', 'A', 'B', 'S', 'D', 0,
  /* 1296 */ 'F', 'S', 'Q', 'R', 'T', 'D', 0,
  /* 1303 */ 'F', 'D', 'I', 'V', 'D', 0,
  /* 1309 */ 'F', 'M', 'O', 'V', 'D', 0,
  /* 1315 */ 'F', 'M', 'O', 'V', 'R', 'G', 'E', 'Z', 'D', 0,
  /* 1325 */ 'F', 'M', 'O', 'V', 'R', 'L', 'E', 'Z', 'D', 0,
  /* 1335 */ 'F', 'M', 'O', 'V', 'R', 'G', 'Z', 'D', 0,
  /* 1344 */ 'F', 'M', 'O', 'V', 'R', 'L', 'Z', 'D', 0,
  /* 1353 */ 'F', 'M', 'O', 'V', 'R', 'N', 'Z', 'D', 0,
  /* 1362 */ 'F', 'M', 'O', 'V', 'R', 'Z', 'D', 0,
  /* 1370 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 1383 */ 'F', 'P', 'M', 'E', 'R', 'G', 'E', 0,
  /* 1391 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 1398 */ 'B', 'S', 'H', 'U', 'F', 'F', 'L', 'E', 0,
  /* 1407 */ 'F', 'O', 'N', 'E', 0,
  /* 1412 */ 'L', 'O', 'C', 'A', 'L', '_', 'E', 'S', 'C', 'A', 'P', 'E', 0,
  /* 1425 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 1435 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 1448 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 1463 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 1477 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 1491 */ 'F', 'L', 'U', 'S', 'H', 0,
  /* 1497 */ 'P', 'H', 'I', 0,
  /* 1501 */ 'U', 'M', 'U', 'L', 'X', 'H', 'I', 0,
  /* 1509 */ 'X', 'M', 'U', 'L', 'X', 'H', 'I', 0,
  /* 1517 */ 'F', 'D', 'T', 'O', 'I', 0,
  /* 1523 */ 'F', 'Q', 'T', 'O', 'I', 0,
  /* 1529 */ 'F', 'S', 'T', 'O', 'I', 0,
  /* 1535 */ 'B', 'M', 'A', 'S', 'K', 0,
  /* 1541 */ 'E', 'D', 'G', 'E', '3', '2', 'L', 0,
  /* 1549 */ 'E', 'D', 'G', 'E', '1', '6', 'L', 0,
  /* 1557 */ 'E', 'D', 'G', 'E', '8', 'L', 0,
  /* 1564 */ 'F', 'M', 'U', 'L', '8', 'X', '1', '6', 'A', 'L', 0,
  /* 1575 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 1584 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 1593 */ 'T', 'L', 'S', '_', 'C', 'A', 'L', 'L', 0,
  /* 1602 */ 'K', 'I', 'L', 'L', 0,
  /* 1607 */ 'A', 'L', 'I', 'G', 'N', 'A', 'D', 'D', 'R', 'L', 0,
  /* 1618 */ 'R', 'E', 'T', 'L', 0,
  /* 1623 */ 'S', 'I', 'A', 'M', 0,
  /* 1628 */ 'R', 'D', 'W', 'I', 'M', 0,
  /* 1634 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 1644 */ 'E', 'D', 'G', 'E', '3', '2', 'N', 0,
  /* 1652 */ 'E', 'D', 'G', 'E', '1', '6', 'N', 0,
  /* 1660 */ 'E', 'D', 'G', 'E', '8', 'N', 0,
  /* 1667 */ 'E', 'D', 'G', 'E', '3', '2', 'L', 'N', 0,
  /* 1676 */ 'E', 'D', 'G', 'E', '1', '6', 'L', 'N', 0,
  /* 1685 */ 'E', 'D', 'G', 'E', '8', 'L', 'N', 0,
  /* 1693 */ 'C', 'F', 'I', '_', 'I', 'N', 'S', 'T', 'R', 'U', 'C', 'T', 'I', 'O', 'N', 0,
  /* 1709 */ 'P', 'D', 'I', 'S', 'T', 'N', 0,
  /* 1716 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 1733 */ 'S', 'H', 'U', 'T', 'D', 'O', 'W', 'N', 0,
  /* 1742 */ 'F', 'Z', 'E', 'R', 'O', 0,
  /* 1748 */ 'S', 'T', 'A', 'C', 'K', 'M', 'A', 'P', 0,
  /* 1757 */ 'U', 'N', 'I', 'M', 'P', 0,
  /* 1763 */ 'N', 'O', 'P', 0,
  /* 1767 */ 'F', 'A', 'U', 'L', 'T', 'I', 'N', 'G', '_', 'L', 'O', 'A', 'D', '_', 'O', 'P', 0,
  /* 1784 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 1799 */ 'F', 'S', 'U', 'B', 'Q', 0,
  /* 1805 */ 'F', 'A', 'D', 'D', 'Q', 0,
  /* 1811 */ 'V', '9', 'F', 'C', 'M', 'P', 'E', 'Q', 0,
  /* 1820 */ 'F', 'N', 'E', 'G', 'Q', 0,
  /* 1826 */ 'F', 'D', 'M', 'U', 'L', 'Q', 0,
  /* 1833 */ 'F', 'M', 'U', 'L', 'Q', 0,
  /* 1839 */ 'F', 'D', 'T', 'O', 'Q', 0,
  /* 1845 */ 'F', 'I', 'T', 'O', 'Q', 0,
  /* 1851 */ 'F', 'S', 'T', 'O', 'Q', 0,
  /* 1857 */ 'F', 'X', 'T', 'O', 'Q', 0,
  /* 1863 */ 'V', '9', 'F', 'C', 'M', 'P', 'Q', 0,
  /* 1871 */ 'F', 'A', 'B', 'S', 'Q', 0,
  /* 1877 */ 'F', 'S', 'Q', 'R', 'T', 'Q', 0,
  /* 1884 */ 'F', 'D', 'I', 'V', 'Q', 0,
  /* 1890 */ 'F', 'M', 'O', 'V', 'Q', 0,
  /* 1896 */ 'F', 'M', 'O', 'V', 'R', 'G', 'E', 'Z', 'Q', 0,
  /* 1906 */ 'F', 'M', 'O', 'V', 'R', 'L', 'E', 'Z', 'Q', 0,
  /* 1916 */ 'F', 'M', 'O', 'V', 'R', 'G', 'Z', 'Q', 0,
  /* 1925 */ 'F', 'M', 'O', 'V', 'R', 'L', 'Z', 'Q', 0,
  /* 1934 */ 'F', 'M', 'O', 'V', 'R', 'N', 'Z', 'Q', 0,
  /* 1943 */ 'F', 'M', 'O', 'V', 'R', 'Z', 'Q', 0,
  /* 1951 */ 'S', 'T', 'B', 'A', 'R', 0,
  /* 1957 */ 'R', 'D', 'T', 'B', 'R', 0,
  /* 1963 */ 'A', 'L', 'I', 'G', 'N', 'A', 'D', 'D', 'R', 0,
  /* 1973 */ 'F', 'O', 'R', 0,
  /* 1977 */ 'F', 'N', 'O', 'R', 0,
  /* 1982 */ 'F', 'X', 'N', 'O', 'R', 0,
  /* 1988 */ 'F', 'X', 'O', 'R', 0,
  /* 1993 */ 'R', 'D', 'A', 'S', 'R', 0,
  /* 1999 */ 'R', 'D', 'P', 'S', 'R', 0,
  /* 2005 */ 'F', 'S', 'R', 'C', '1', 'S', 0,
  /* 2012 */ 'F', 'A', 'N', 'D', 'N', 'O', 'T', '1', 'S', 0,
  /* 2022 */ 'F', 'N', 'O', 'T', '1', 'S', 0,
  /* 2029 */ 'F', 'O', 'R', 'N', 'O', 'T', '1', 'S', 0,
  /* 2038 */ 'F', 'P', 'S', 'U', 'B', '3', '2', 'S', 0,
  /* 2047 */ 'F', 'P', 'A', 'D', 'D', '3', '2', 'S', 0,
  /* 2056 */ 'F', 'S', 'R', 'C', '2', 'S', 0,
  /* 2063 */ 'F', 'A', 'N', 'D', 'N', 'O', 'T', '2', 'S', 0,
  /* 2073 */ 'F', 'N', 'O', 'T', '2', 'S', 0,
  /* 2080 */ 'F', 'O', 'R', 'N', 'O', 'T', '2', 'S', 0,
  /* 2089 */ 'F', 'P', 'S', 'U', 'B', '1', '6', 'S', 0,
  /* 2098 */ 'F', 'P', 'A', 'D', 'D', '1', '6', 'S', 0,
  /* 2107 */ 'F', 'S', 'U', 'B', 'S', 0,
  /* 2113 */ 'F', 'H', 'S', 'U', 'B', 'S', 0,
  /* 2120 */ 'F', 'A', 'D', 'D', 'S', 0,
  /* 2126 */ 'F', 'H', 'A', 'D', 'D', 'S', 0,
  /* 2133 */ 'F', 'N', 'H', 'A', 'D', 'D', 'S', 0,
  /* 2141 */ 'F', 'N', 'A', 'D', 'D', 'S', 0,
  /* 2148 */ 'F', 'A', 'N', 'D', 'S', 0,
  /* 2154 */ 'F', 'N', 'A', 'N', 'D', 'S', 0,
  /* 2161 */ 'F', 'O', 'N', 'E', 'S', 0,
  /* 2167 */ 'V', '9', 'F', 'C', 'M', 'P', 'E', 'S', 0,
  /* 2176 */ 'F', 'N', 'E', 'G', 'S', 0,
  /* 2182 */ 'F', 'M', 'U', 'L', 'S', 0,
  /* 2188 */ 'F', 'N', 'M', 'U', 'L', 'S', 0,
  /* 2195 */ 'F', 'Z', 'E', 'R', 'O', 'S', 0,
  /* 2202 */ 'F', 'D', 'T', 'O', 'S', 0,
  /* 2208 */ 'F', 'I', 'T', 'O', 'S', 0,
  /* 2214 */ 'F', 'Q', 'T', 'O', 'S', 0,
  /* 2220 */ 'M', 'O', 'V', 'W', 'T', 'O', 'S', 0,
  /* 2228 */ 'F', 'X', 'T', 'O', 'S', 0,
  /* 2234 */ 'V', '9', 'F', 'C', 'M', 'P', 'S', 0,
  /* 2242 */ 'F', 'L', 'C', 'M', 'P', 'S', 0,
  /* 2249 */ 'F', 'O', 'R', 'S', 0,
  /* 2254 */ 'F', 'N', 'O', 'R', 'S', 0,
  /* 2260 */ 'F', 'X', 'N', 'O', 'R', 'S', 0,
  /* 2267 */ 'F', 'X', 'O', 'R', 'S', 0,
  /* 2273 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 2290 */ 'F', 'A', 'B', 'S', 'S', 0,
  /* 2296 */ 'F', 'S', 'Q', 'R', 'T', 'S', 0,
  /* 2303 */ 'F', 'D', 'I', 'V', 'S', 0,
  /* 2309 */ 'F', 'M', 'O', 'V', 'S', 0,
  /* 2315 */ 'F', 'M', 'O', 'V', 'R', 'G', 'E', 'Z', 'S', 0,
  /* 2325 */ 'F', 'M', 'O', 'V', 'R', 'L', 'E', 'Z', 'S', 0,
  /* 2335 */ 'F', 'M', 'O', 'V', 'R', 'G', 'Z', 'S', 0,
  /* 2344 */ 'F', 'M', 'O', 'V', 'R', 'L', 'Z', 'S', 0,
  /* 2353 */ 'F', 'M', 'O', 'V', 'R', 'N', 'Z', 'S', 0,
  /* 2362 */ 'F', 'M', 'O', 'V', 'R', 'Z', 'S', 0,
  /* 2370 */ 'R', 'E', 'T', 0,
  /* 2374 */ 'S', 'E', 'T', 0,
  /* 2378 */ 'B', 'P', 'F', 'C', 'C', 'A', 'N', 'T', 0,
  /* 2387 */ 'B', 'P', 'I', 'C', 'C', 'A', 'N', 'T', 0,
  /* 2396 */ 'B', 'P', 'X', 'C', 'C', 'A', 'N', 'T', 0,
  /* 2405 */ 'B', 'P', 'F', 'C', 'C', 'N', 'T', 0,
  /* 2413 */ 'B', 'P', 'I', 'C', 'C', 'N', 'T', 0,
  /* 2421 */ 'B', 'P', 'X', 'C', 'C', 'N', 'T', 0,
  /* 2429 */ 'L', 'Z', 'C', 'N', 'T', 0,
  /* 2435 */ 'S', 'T', 'A', 'T', 'E', 'P', 'O', 'I', 'N', 'T', 0,
  /* 2446 */ 'P', 'A', 'T', 'C', 'H', 'P', 'O', 'I', 'N', 'T', 0,
  /* 2457 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 2472 */ 'P', 'D', 'I', 'S', 'T', 0,
  /* 2478 */ 'F', 'M', 'U', 'L', '8', 'X', '1', '6', 'A', 'U', 0,
  /* 2489 */ 'F', 'L', 'U', 'S', 'H', 'W', 0,
  /* 2496 */ 'M', 'O', 'V', 'S', 'T', 'O', 'S', 'W', 0,
  /* 2505 */ 'M', 'O', 'V', 'S', 'T', 'O', 'U', 'W', 0,
  /* 2514 */ 'G', 'E', 'T', 'P', 'C', 'X', 0,
  /* 2521 */ 'F', 'P', 'A', 'C', 'K', 'F', 'I', 'X', 0,
  /* 2530 */ 'X', 'M', 'U', 'L', 'X', 0,
  /* 2536 */ 'F', 'D', 'T', 'O', 'X', 0,
  /* 2542 */ 'M', 'O', 'V', 'D', 'T', 'O', 'X', 0,
  /* 2550 */ 'F', 'Q', 'T', 'O', 'X', 0,
  /* 2556 */ 'F', 'S', 'T', 'O', 'X', 0,
  /* 2562 */ 'C', 'O', 'P', 'Y', 0,
  /* 2567 */ 'S', 'E', 'T', 'H', 'I', 'i', 0,
  /* 2574 */ 'M', 'E', 'M', 'B', 'A', 'R', 'i', 0,
  /* 2582 */ 'S', 'E', 'T', 'H', 'I', 'X', 'i', 0,
  /* 2590 */ 'S', 'R', 'A', 'r', 'i', 0,
  /* 2596 */ 'L', 'D', 'S', 'B', 'r', 'i', 0,
  /* 2603 */ 'S', 'T', 'B', 'r', 'i', 0,
  /* 2609 */ 'L', 'D', 'U', 'B', 'r', 'i', 0,
  /* 2616 */ 'S', 'U', 'B', 'r', 'i', 0,
  /* 2622 */ 'S', 'U', 'B', 'C', 'r', 'i', 0,
  /* 2629 */ 'T', 'S', 'U', 'B', 'C', 'C', 'r', 'i', 0,
  /* 2638 */ 'T', 'A', 'D', 'D', 'C', 'C', 'r', 'i', 0,
  /* 2647 */ 'A', 'N', 'D', 'C', 'C', 'r', 'i', 0,
  /* 2655 */ 'V', '9', 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'i', 0,
  /* 2666 */ 'T', 'I', 'C', 'C', 'r', 'i', 0,
  /* 2673 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'i', 0,
  /* 2682 */ 'S', 'M', 'U', 'L', 'C', 'C', 'r', 'i', 0,
  /* 2691 */ 'U', 'M', 'U', 'L', 'C', 'C', 'r', 'i', 0,
  /* 2700 */ 'A', 'N', 'D', 'N', 'C', 'C', 'r', 'i', 0,
  /* 2709 */ 'O', 'R', 'N', 'C', 'C', 'r', 'i', 0,
  /* 2717 */ 'X', 'N', 'O', 'R', 'C', 'C', 'r', 'i', 0,
  /* 2726 */ 'X', 'O', 'R', 'C', 'C', 'r', 'i', 0,
  /* 2734 */ 'S', 'D', 'I', 'V', 'C', 'C', 'r', 'i', 0,
  /* 2743 */ 'U', 'D', 'I', 'V', 'C', 'C', 'r', 'i', 0,
  /* 2752 */ 'T', 'X', 'C', 'C', 'r', 'i', 0,
  /* 2759 */ 'M', 'O', 'V', 'X', 'C', 'C', 'r', 'i', 0,
  /* 2768 */ 'A', 'D', 'D', 'C', 'r', 'i', 0,
  /* 2775 */ 'L', 'E', 'A', '_', 'A', 'D', 'D', 'r', 'i', 0,
  /* 2785 */ 'L', 'E', 'A', 'X', '_', 'A', 'D', 'D', 'r', 'i', 0,
  /* 2796 */ 'L', 'D', 'r', 'i', 0,
  /* 2801 */ 'A', 'N', 'D', 'r', 'i', 0,
  /* 2807 */ 'B', 'I', 'N', 'D', 'r', 'i', 0,
  /* 2814 */ 'S', 'U', 'B', 'E', 'r', 'i', 0,
  /* 2821 */ 'A', 'D', 'D', 'E', 'r', 'i', 0,
  /* 2828 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'i', 0,
  /* 2838 */ 'S', 'A', 'V', 'E', 'r', 'i', 0,
  /* 2845 */ 'L', 'D', 'D', 'F', 'r', 'i', 0,
  /* 2852 */ 'L', 'D', 'F', 'r', 'i', 0,
  /* 2858 */ 'S', 'T', 'D', 'F', 'r', 'i', 0,
  /* 2865 */ 'L', 'D', 'Q', 'F', 'r', 'i', 0,
  /* 2872 */ 'S', 'T', 'Q', 'F', 'r', 'i', 0,
  /* 2879 */ 'S', 'T', 'F', 'r', 'i', 0,
  /* 2885 */ 'L', 'D', 'S', 'H', 'r', 'i', 0,
  /* 2892 */ 'F', 'L', 'U', 'S', 'H', 'r', 'i', 0,
  /* 2900 */ 'S', 'T', 'H', 'r', 'i', 0,
  /* 2906 */ 'L', 'D', 'U', 'H', 'r', 'i', 0,
  /* 2913 */ 'C', 'A', 'L', 'L', 'r', 'i', 0,
  /* 2920 */ 'S', 'L', 'L', 'r', 'i', 0,
  /* 2926 */ 'J', 'M', 'P', 'L', 'r', 'i', 0,
  /* 2933 */ 'S', 'R', 'L', 'r', 'i', 0,
  /* 2939 */ 'S', 'M', 'U', 'L', 'r', 'i', 0,
  /* 2946 */ 'U', 'M', 'U', 'L', 'r', 'i', 0,
  /* 2953 */ 'W', 'R', 'W', 'I', 'M', 'r', 'i', 0,
  /* 2961 */ 'A', 'N', 'D', 'N', 'r', 'i', 0,
  /* 2968 */ 'O', 'R', 'N', 'r', 'i', 0,
  /* 2974 */ 'S', 'W', 'A', 'P', 'r', 'i', 0,
  /* 2981 */ 'C', 'M', 'P', 'r', 'i', 0,
  /* 2987 */ 'W', 'R', 'T', 'B', 'R', 'r', 'i', 0,
  /* 2995 */ 'X', 'N', 'O', 'R', 'r', 'i', 0,
  /* 3002 */ 'X', 'O', 'R', 'r', 'i', 0,
  /* 3008 */ 'W', 'R', 'A', 'S', 'R', 'r', 'i', 0,
  /* 3016 */ 'W', 'R', 'P', 'S', 'R', 'r', 'i', 0,
  /* 3024 */ 'S', 'T', 'r', 'i', 0,
  /* 3029 */ 'R', 'E', 'T', 'T', 'r', 'i', 0,
  /* 3036 */ 'S', 'D', 'I', 'V', 'r', 'i', 0,
  /* 3043 */ 'U', 'D', 'I', 'V', 'r', 'i', 0,
  /* 3050 */ 'T', 'S', 'U', 'B', 'C', 'C', 'T', 'V', 'r', 'i', 0,
  /* 3061 */ 'T', 'A', 'D', 'D', 'C', 'C', 'T', 'V', 'r', 'i', 0,
  /* 3072 */ 'L', 'D', 'S', 'W', 'r', 'i', 0,
  /* 3079 */ 'S', 'R', 'A', 'X', 'r', 'i', 0,
  /* 3086 */ 'S', 'U', 'B', 'X', 'r', 'i', 0,
  /* 3093 */ 'A', 'D', 'D', 'X', 'r', 'i', 0,
  /* 3100 */ 'L', 'D', 'X', 'r', 'i', 0,
  /* 3106 */ 'A', 'N', 'D', 'X', 'r', 'i', 0,
  /* 3113 */ 'S', 'L', 'L', 'X', 'r', 'i', 0,
  /* 3120 */ 'S', 'R', 'L', 'X', 'r', 'i', 0,
  /* 3127 */ 'M', 'U', 'L', 'X', 'r', 'i', 0,
  /* 3134 */ 'X', 'O', 'R', 'X', 'r', 'i', 0,
  /* 3141 */ 'S', 'T', 'X', 'r', 'i', 0,
  /* 3147 */ 'S', 'D', 'I', 'V', 'X', 'r', 'i', 0,
  /* 3155 */ 'U', 'D', 'I', 'V', 'X', 'r', 'i', 0,
  /* 3163 */ 'M', 'O', 'V', 'R', 'G', 'E', 'Z', 'r', 'i', 0,
  /* 3173 */ 'M', 'O', 'V', 'R', 'L', 'E', 'Z', 'r', 'i', 0,
  /* 3183 */ 'M', 'O', 'V', 'R', 'G', 'Z', 'r', 'i', 0,
  /* 3192 */ 'M', 'O', 'V', 'R', 'L', 'Z', 'r', 'i', 0,
  /* 3201 */ 'M', 'O', 'V', 'R', 'N', 'Z', 'r', 'i', 0,
  /* 3210 */ 'M', 'O', 'V', 'R', 'R', 'Z', 'r', 'i', 0,
  /* 3219 */ 'B', 'P', 'G', 'E', 'Z', 'a', 'p', 'n', 0,
  /* 3228 */ 'B', 'P', 'L', 'E', 'Z', 'a', 'p', 'n', 0,
  /* 3237 */ 'B', 'P', 'G', 'Z', 'a', 'p', 'n', 0,
  /* 3245 */ 'B', 'P', 'L', 'Z', 'a', 'p', 'n', 0,
  /* 3253 */ 'B', 'P', 'N', 'Z', 'a', 'p', 'n', 0,
  /* 3261 */ 'B', 'P', 'Z', 'a', 'p', 'n', 0,
  /* 3268 */ 'B', 'P', 'G', 'E', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3278 */ 'B', 'P', 'L', 'E', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3288 */ 'B', 'P', 'G', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3297 */ 'B', 'P', 'L', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3306 */ 'B', 'P', 'N', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3315 */ 'B', 'P', 'Z', 'n', 'a', 'p', 'n', 0,
  /* 3323 */ 'L', 'D', 'S', 'B', 'A', 'r', 'r', 0,
  /* 3331 */ 'S', 'T', 'B', 'A', 'r', 'r', 0,
  /* 3338 */ 'L', 'D', 'U', 'B', 'A', 'r', 'r', 0,
  /* 3346 */ 'L', 'D', 'A', 'r', 'r', 0,
  /* 3352 */ 'L', 'D', 'S', 'H', 'A', 'r', 'r', 0,
  /* 3360 */ 'S', 'T', 'H', 'A', 'r', 'r', 0,
  /* 3367 */ 'L', 'D', 'U', 'H', 'A', 'r', 'r', 0,
  /* 3375 */ 'S', 'W', 'A', 'P', 'A', 'r', 'r', 0,
  /* 3383 */ 'S', 'R', 'A', 'r', 'r', 0,
  /* 3389 */ 'S', 'T', 'A', 'r', 'r', 0,
  /* 3395 */ 'L', 'D', 'S', 'B', 'r', 'r', 0,
  /* 3402 */ 'S', 'T', 'B', 'r', 'r', 0,
  /* 3408 */ 'L', 'D', 'U', 'B', 'r', 'r', 0,
  /* 3415 */ 'S', 'U', 'B', 'r', 'r', 0,
  /* 3421 */ 'S', 'U', 'B', 'C', 'r', 'r', 0,
  /* 3428 */ 'T', 'S', 'U', 'B', 'C', 'C', 'r', 'r', 0,
  /* 3437 */ 'T', 'A', 'D', 'D', 'C', 'C', 'r', 'r', 0,
  /* 3446 */ 'A', 'N', 'D', 'C', 'C', 'r', 'r', 0,
  /* 3454 */ 'V', '9', 'M', 'O', 'V', 'F', 'C', 'C', 'r', 'r', 0,
  /* 3465 */ 'T', 'I', 'C', 'C', 'r', 'r', 0,
  /* 3472 */ 'M', 'O', 'V', 'I', 'C', 'C', 'r', 'r', 0,
  /* 3481 */ 'S', 'M', 'U', 'L', 'C', 'C', 'r', 'r', 0,
  /* 3490 */ 'U', 'M', 'U', 'L', 'C', 'C', 'r', 'r', 0,
  /* 3499 */ 'A', 'N', 'D', 'N', 'C', 'C', 'r', 'r', 0,
  /* 3508 */ 'O', 'R', 'N', 'C', 'C', 'r', 'r', 0,
  /* 3516 */ 'X', 'N', 'O', 'R', 'C', 'C', 'r', 'r', 0,
  /* 3525 */ 'X', 'O', 'R', 'C', 'C', 'r', 'r', 0,
  /* 3533 */ 'S', 'D', 'I', 'V', 'C', 'C', 'r', 'r', 0,
  /* 3542 */ 'U', 'D', 'I', 'V', 'C', 'C', 'r', 'r', 0,
  /* 3551 */ 'T', 'X', 'C', 'C', 'r', 'r', 0,
  /* 3558 */ 'M', 'O', 'V', 'X', 'C', 'C', 'r', 'r', 0,
  /* 3567 */ 'A', 'D', 'D', 'C', 'r', 'r', 0,
  /* 3574 */ 'P', 'O', 'P', 'C', 'r', 'r', 0,
  /* 3581 */ 'T', 'L', 'S', '_', 'A', 'D', 'D', 'r', 'r', 0,
  /* 3591 */ 'T', 'L', 'S', '_', 'L', 'D', 'r', 'r', 0,
  /* 3600 */ 'A', 'N', 'D', 'r', 'r', 0,
  /* 3606 */ 'B', 'I', 'N', 'D', 'r', 'r', 0,
  /* 3613 */ 'S', 'U', 'B', 'E', 'r', 'r', 0,
  /* 3620 */ 'A', 'D', 'D', 'E', 'r', 'r', 0,
  /* 3627 */ 'R', 'E', 'S', 'T', 'O', 'R', 'E', 'r', 'r', 0,
  /* 3637 */ 'S', 'A', 'V', 'E', 'r', 'r', 0,
  /* 3644 */ 'L', 'D', 'D', 'F', 'r', 'r', 0,
  /* 3651 */ 'L', 'D', 'F', 'r', 'r', 0,
  /* 3657 */ 'S', 'T', 'D', 'F', 'r', 'r', 0,
  /* 3664 */ 'L', 'D', 'Q', 'F', 'r', 'r', 0,
  /* 3671 */ 'S', 'T', 'Q', 'F', 'r', 'r', 0,
  /* 3678 */ 'S', 'T', 'F', 'r', 'r', 0,
  /* 3684 */ 'L', 'D', 'S', 'H', 'r', 'r', 0,
  /* 3691 */ 'F', 'L', 'U', 'S', 'H', 'r', 'r', 0,
  /* 3699 */ 'S', 'T', 'H', 'r', 'r', 0,
  /* 3705 */ 'L', 'D', 'U', 'H', 'r', 'r', 0,
  /* 3712 */ 'C', 'A', 'L', 'L', 'r', 'r', 0,
  /* 3719 */ 'S', 'L', 'L', 'r', 'r', 0,
  /* 3725 */ 'J', 'M', 'P', 'L', 'r', 'r', 0,
  /* 3732 */ 'S', 'R', 'L', 'r', 'r', 0,
  /* 3738 */ 'S', 'M', 'U', 'L', 'r', 'r', 0,
  /* 3745 */ 'U', 'M', 'U', 'L', 'r', 'r', 0,
  /* 3752 */ 'W', 'R', 'W', 'I', 'M', 'r', 'r', 0,
  /* 3760 */ 'A', 'N', 'D', 'N', 'r', 'r', 0,
  /* 3767 */ 'O', 'R', 'N', 'r', 'r', 0,
  /* 3773 */ 'A', 'N', 'D', 'X', 'N', 'r', 'r', 0,
  /* 3781 */ 'O', 'R', 'X', 'N', 'r', 'r', 0,
  /* 3788 */ 'S', 'W', 'A', 'P', 'r', 'r', 0,
  /* 3795 */ 'C', 'M', 'P', 'r', 'r', 0,
  /* 3801 */ 'W', 'R', 'T', 'B', 'R', 'r', 'r', 0,
  /* 3809 */ 'X', 'N', 'O', 'R', 'r', 'r', 0,
  /* 3816 */ 'X', 'O', 'R', 'r', 'r', 0,
  /* 3822 */ 'W', 'R', 'A', 'S', 'R', 'r', 'r', 0,
  /* 3830 */ 'W', 'R', 'P', 'S', 'R', 'r', 'r', 0,
  /* 3838 */ 'C', 'A', 'S', 'r', 'r', 0,
  /* 3844 */ 'S', 'T', 'r', 'r', 0,
  /* 3849 */ 'R', 'E', 'T', 'T', 'r', 'r', 0,
  /* 3856 */ 'S', 'D', 'I', 'V', 'r', 'r', 0,
  /* 3863 */ 'U', 'D', 'I', 'V', 'r', 'r', 0,
  /* 3870 */ 'T', 'S', 'U', 'B', 'C', 'C', 'T', 'V', 'r', 'r', 0,
  /* 3881 */ 'T', 'A', 'D', 'D', 'C', 'C', 'T', 'V', 'r', 'r', 0,
  /* 3892 */ 'L', 'D', 'S', 'W', 'r', 'r', 0,
  /* 3899 */ 'S', 'R', 'A', 'X', 'r', 'r', 0,
  /* 3906 */ 'S', 'U', 'B', 'X', 'r', 'r', 0,
  /* 3913 */ 'T', 'L', 'S', '_', 'A', 'D', 'D', 'X', 'r', 'r', 0,
  /* 3924 */ 'T', 'L', 'S', '_', 'L', 'D', 'X', 'r', 'r', 0,
  /* 3934 */ 'A', 'N', 'D', 'X', 'r', 'r', 0,
  /* 3941 */ 'S', 'L', 'L', 'X', 'r', 'r', 0,
  /* 3948 */ 'S', 'R', 'L', 'X', 'r', 'r', 0,
  /* 3955 */ 'M', 'U', 'L', 'X', 'r', 'r', 0,
  /* 3962 */ 'X', 'N', 'O', 'R', 'X', 'r', 'r', 0,
  /* 3970 */ 'X', 'O', 'R', 'X', 'r', 'r', 0,
  /* 3977 */ 'C', 'A', 'S', 'X', 'r', 'r', 0,
  /* 3984 */ 'S', 'T', 'X', 'r', 'r', 0,
  /* 3990 */ 'S', 'D', 'I', 'V', 'X', 'r', 'r', 0,
  /* 3998 */ 'U', 'D', 'I', 'V', 'X', 'r', 'r', 0,
  /* 4006 */ 'M', 'O', 'V', 'R', 'G', 'E', 'Z', 'r', 'r', 0,
  /* 4016 */ 'M', 'O', 'V', 'R', 'L', 'E', 'Z', 'r', 'r', 0,
  /* 4026 */ 'M', 'O', 'V', 'R', 'G', 'Z', 'r', 'r', 0,
  /* 4035 */ 'M', 'O', 'V', 'R', 'L', 'Z', 'r', 'r', 0,
  /* 4044 */ 'M', 'O', 'V', 'R', 'N', 'Z', 'r', 'r', 0,
  /* 4053 */ 'M', 'O', 'V', 'R', 'R', 'Z', 'r', 'r', 0,
  /* 4062 */ 'B', 'P', 'G', 'E', 'Z', 'a', 'p', 't', 0,
  /* 4071 */ 'B', 'P', 'L', 'E', 'Z', 'a', 'p', 't', 0,
  /* 4080 */ 'B', 'P', 'G', 'Z', 'a', 'p', 't', 0,
  /* 4088 */ 'B', 'P', 'L', 'Z', 'a', 'p', 't', 0,
  /* 4096 */ 'B', 'P', 'N', 'Z', 'a', 'p', 't', 0,
  /* 4104 */ 'B', 'P', 'Z', 'a', 'p', 't', 0,
  /* 4111 */ 'B', 'P', 'G', 'E', 'Z', 'n', 'a', 'p', 't', 0,
  /* 4121 */ 'B', 'P', 'L', 'E', 'Z', 'n', 'a', 'p', 't', 0,
  /* 4131 */ 'B', 'P', 'G', 'Z', 'n', 'a', 'p', 't', 0,
  /* 4140 */ 'B', 'P', 'L', 'Z', 'n', 'a', 'p', 't', 0,
  /* 4149 */ 'B', 'P', 'N', 'Z', 'n', 'a', 'p', 't', 0,
  /* 4158 */ 'B', 'P', 'Z', 'n', 'a', 'p', 't', 0,
};

extern const unsigned SparcInstrNameIndices[] = {
    1497U, 1634U, 1693U, 1584U, 1575U, 1602U, 1448U, 1463U, 
    1435U, 1477U, 2273U, 1425U, 1370U, 2562U, 1391U, 2457U, 
    1206U, 1748U, 2446U, 1273U, 2435U, 1412U, 1767U, 2639U, 
    3438U, 2768U, 3567U, 2821U, 3620U, 1097U, 833U, 3093U, 
    3917U, 2779U, 3585U, 1716U, 1784U, 1963U, 1607U, 2647U, 
    3446U, 2700U, 3499U, 2961U, 3760U, 3773U, 3106U, 3934U, 
    2801U, 3600U, 761U, 133U, 782U, 160U, 393U, 199U, 
    432U, 314U, 562U, 238U, 471U, 179U, 412U, 276U, 
    524U, 141U, 374U, 294U, 542U, 218U, 451U, 257U, 
    505U, 490U, 789U, 1220U, 814U, 2807U, 3606U, 1535U, 
    841U, 792U, 2378U, 2405U, 3219U, 4062U, 3268U, 4111U, 
    3237U, 4080U, 3288U, 4131U, 954U, 799U, 2387U, 2413U, 
    3228U, 4071U, 3278U, 4121U, 3245U, 4088U, 3297U, 4140U, 
    3253U, 4096U, 3306U, 4149U, 1061U, 806U, 2396U, 2421U, 
    3261U, 4104U, 3315U, 4158U, 1398U, 1597U, 2913U, 3712U, 
    3977U, 3838U, 641U, 85U, 775U, 2981U, 3795U, 608U, 
    1549U, 1676U, 1652U, 52U, 1541U, 1667U, 1644U, 769U, 
    1557U, 1685U, 1660U, 1290U, 1871U, 2290U, 1116U, 1805U, 
    2120U, 821U, 1187U, 6U, 2012U, 339U, 2063U, 2148U, 
    1219U, 813U, 663U, 1260U, 680U, 107U, 697U, 124U, 
    615U, 59U, 624U, 68U, 1865U, 2236U, 1303U, 1884U, 
    2303U, 1826U, 1517U, 1839U, 2202U, 2536U, 1198U, 1122U, 
    2126U, 1109U, 2113U, 1226U, 1845U, 2208U, 1266U, 2242U, 
    1491U, 2489U, 2892U, 3691U, 672U, 1309U, 849U, 960U, 
    1067U, 1890U, 914U, 1023U, 1077U, 1315U, 1896U, 2315U, 
    1335U, 1916U, 2335U, 1325U, 1906U, 2325U, 1344U, 1925U, 
    2344U, 1353U, 1934U, 2353U, 1362U, 1943U, 2362U, 2309U, 
    926U, 1033U, 1087U, 750U, 727U, 706U, 1564U, 2478U, 
    1159U, 738U, 715U, 1833U, 2182U, 1137U, 2141U, 1192U, 
    2154U, 1153U, 1820U, 2176U, 1129U, 2133U, 1165U, 2188U, 
    1977U, 2254U, 15U, 2022U, 348U, 2073U, 1179U, 1407U, 
    2161U, 1973U, 21U, 2029U, 354U, 2080U, 2249U, 633U, 
    77U, 2521U, 600U, 2098U, 44U, 2047U, 366U, 1383U, 
    592U, 2089U, 36U, 2038U, 1232U, 1523U, 2214U, 2550U, 
    689U, 116U, 649U, 93U, 1172U, 1296U, 1877U, 2296U, 
    585U, 29U, 0U, 2005U, 333U, 2056U, 656U, 100U, 
    1238U, 1529U, 1851U, 2556U, 1103U, 1799U, 2107U, 1982U, 
    2260U, 1988U, 2267U, 1244U, 1857U, 2228U, 1742U, 2195U, 
    2514U, 2926U, 3725U, 3346U, 2845U, 3644U, 2852U, 3651U, 
    2865U, 3664U, 3323U, 2596U, 3395U, 3352U, 2885U, 3684U, 
    3072U, 3892U, 3338U, 2609U, 3408U, 3367U, 2906U, 3705U, 
    3100U, 3928U, 2796U, 3595U, 2785U, 2775U, 2429U, 2574U, 
    2542U, 2657U, 3456U, 2673U, 3472U, 3163U, 4006U, 3183U, 
    4026U, 3173U, 4016U, 3192U, 4035U, 3201U, 4044U, 3210U, 
    4053U, 2496U, 2505U, 2220U, 2759U, 3558U, 1250U, 3127U, 
    3955U, 1763U, 2719U, 3518U, 2709U, 3508U, 2968U, 3767U, 
    3781U, 3135U, 3964U, 2997U, 3811U, 2472U, 1709U, 3574U, 
    1993U, 1999U, 1957U, 1628U, 2828U, 3627U, 2370U, 1618U, 
    3029U, 3849U, 2838U, 3637U, 2734U, 3533U, 3147U, 3990U, 
    3036U, 3856U, 859U, 970U, 895U, 1006U, 936U, 1043U, 
    877U, 988U, 2374U, 2582U, 2567U, 1733U, 1623U, 3113U, 
    3941U, 2920U, 3719U, 2682U, 3481U, 2939U, 3738U, 3079U, 
    3899U, 2590U, 3383U, 3120U, 3948U, 2933U, 3732U, 3389U, 
    1951U, 3331U, 2603U, 3402U, 2858U, 3657U, 2879U, 3678U, 
    3360U, 2900U, 3699U, 2872U, 3671U, 3141U, 3984U, 3024U, 
    3844U, 2630U, 3429U, 2622U, 3421U, 2814U, 3613U, 3086U, 
    3906U, 2616U, 3415U, 3375U, 2974U, 3788U, 362U, 581U, 
    3061U, 3881U, 2638U, 3437U, 2666U, 3465U, 3913U, 3581U, 
    1593U, 3924U, 3591U, 3050U, 3870U, 2629U, 3428U, 2752U, 
    3551U, 2743U, 3542U, 3155U, 3998U, 3043U, 3863U, 2691U, 
    3490U, 1501U, 2946U, 3745U, 1757U, 1258U, 1144U, 1811U, 
    2167U, 1863U, 2234U, 847U, 912U, 924U, 2655U, 3454U, 
    3008U, 3822U, 3016U, 3830U, 2987U, 3801U, 2953U, 3752U, 
    2530U, 1509U, 2717U, 3516U, 3962U, 2995U, 3809U, 2726U, 
    3525U, 3134U, 3970U, 3002U, 3816U, 
};

static inline void InitSparcMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 517);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct SparcGenInstrInfo : public TargetInstrInfo {
  explicit SparcGenInstrInfo(int CFSetupOpcode = -1, int CFDestroyOpcode = -1);
  virtual ~SparcGenInstrInfo();
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR_DTOR
#undef GET_INSTRINFO_CTOR_DTOR
namespace llvm {
extern const MCInstrDesc SparcInsts[];
extern const unsigned SparcInstrNameIndices[];
extern const char SparcInstrNameData[];
SparcGenInstrInfo::SparcGenInstrInfo(int CFSetupOpcode, int CFDestroyOpcode)
  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode) {
  InitMCInstrInfo(SparcInsts, SparcInstrNameIndices, SparcInstrNameData, 517);
}
SparcGenInstrInfo::~SparcGenInstrInfo() {}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR_DTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {
namespace SP {
namespace OpName { 
enum {
OPERAND_LAST
};
} // End namespace OpName
} // End namespace SP
} // End namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM
#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {
namespace SP {
LLVM_READONLY
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // End namespace SP
} // End namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS

#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM
#undef GET_INSTRINFO_OPERAND_TYPES_ENUM
namespace llvm {
namespace SP {
namespace OpTypes { 
enum OperandType {
  CCOp = 0,
  MEMri = 1,
  MEMrr = 2,
  TLSSym = 3,
  bprtarget = 4,
  bprtarget16 = 5,
  brtarget = 6,
  calltarget = 7,
  f32imm = 8,
  f64imm = 9,
  getPCX = 10,
  i16imm = 11,
  i1imm = 12,
  i32imm = 13,
  i64imm = 14,
  i8imm = 15,
  simm13Op = 16,
  OPERAND_TYPE_LIST_END
};
} // End namespace OpTypes
} // End namespace SP
} // End namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM
