<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/CodeGen/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file describes the target machine instruction set to the code generator.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_CODEGEN_TARGETINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_CODEGEN_TARGETINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMapInfo_8h.html">llvm/ADT/DenseMapInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="Uniformity_8h.html">llvm/ADT/Uniformity.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MIRFormatter_8h.html">llvm/CodeGen/MIRFormatter.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineCycleAnalysis_8h.html">llvm/CodeGen/MachineCycleAnalysis.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOutliner_8h.html">llvm/CodeGen/MachineOutliner.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="BranchProbability_8h.html">llvm/Support/BranchProbability.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;cstddef&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">class </span>DFAPacketizer;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">class </span>InstrItineraryData;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">class </span>LiveVariables;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">class </span>MachineLoop;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">class </span>MachineMemOperand;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">class </span>MCAsmInfo;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">class </span>MCInst;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">struct </span>MCSchedModel;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">class </span><a class="code hl_variable" href="MachineCheckDebugify_8cpp.html#a85892acfa8970627e9bd9c9815f15c25">Module</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">class </span>ScheduleDAG;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">class </span>ScheduleDAGMI;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">class </span>ScheduleHazardRecognizer;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">class </span>SDNode;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">class </span>SelectionDAG;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">class </span>SMSchedule;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">class </span>SwingSchedulerDAG;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">class </span>RegScavenger;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">class </span>TargetSchedModel;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">class </span>TargetSubtargetInfo;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="namespacellvm.html#a08fc515218c080e73909645fecb41ed0">MachineTraceStrategy</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">   69</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> = std::pair&lt;MachineOperand, DIExpression*&gt;;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html">   71</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">   72</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_variable" href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">Destination</a>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">   73</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code hl_variable" href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">Source</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">   75</a></span>  <a class="code hl_function" href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">DestSourcePair</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src)</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>      : <a class="code hl_variable" href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">Destination</a>(&amp;Dest), <a class="code hl_variable" href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">Source</a>(&amp;Src) {}</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>};</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"></span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/// Used to describe a register and immediate addition.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html">   80</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RegImmPair.html">RegImmPair</a> {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">   81</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">Reg</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">   82</a></span>  int64_t <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">Imm</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">   84</a></span>  <a class="code hl_function" href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">RegImmPair</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">Reg</a>, int64_t <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">Imm</a>) : <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">Reg</a>(<a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">Reg</a>), <a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">Imm</a>(<a class="code hl_variable" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">Imm</a>) {}</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>};</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/// Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/// It holds the register values, the scale value and the displacement.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/// It also holds a descriptor for the expression used to calculate the address</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/// from the operands.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html">   91</a></span><span class="comment"></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9">   92</a></span>  <span class="keyword">enum class</span> <a class="code hl_enumeration" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9">Formula</a> {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_enumvalue" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94">Basic</a> = 0,         <span class="comment">// BaseReg + ScaledReg * Scale + Displacement</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <a class="code hl_enumvalue" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9af6dcb4ded13e5a77a3ceafb0e1f844e8">SExtScaledReg</a> = 1, <span class="comment">// BaseReg + sext(ScaledReg) * Scale + Displacement</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <a class="code hl_enumvalue" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9ac58efd56ac0f1b362477a5609004f78d">ZExtScaledReg</a> = 2  <span class="comment">// BaseReg + zext(ScaledReg) * Scale + Displacement</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  };</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#a2404b5dd8b0a6746487c699291c54927">   98</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1ExtAddrMode.html#a2404b5dd8b0a6746487c699291c54927">BaseReg</a>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#a243a500ecf43f8be3648cd935b943165">   99</a></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1ExtAddrMode.html#a243a500ecf43f8be3648cd935b943165">ScaledReg</a>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#ae20bc007be03337ee451abb60d74260b">  100</a></span>  int64_t <a class="code hl_variable" href="structllvm_1_1ExtAddrMode.html#ae20bc007be03337ee451abb60d74260b">Scale</a> = 0;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#a6a401a868b47dfbf62f962c746579675">  101</a></span>  int64_t <a class="code hl_variable" href="structllvm_1_1ExtAddrMode.html#a6a401a868b47dfbf62f962c746579675">Displacement</a> = 0;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#a264484b5504b59804cf5b2589388a747">  102</a></span>  <a class="code hl_enumeration" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9">Formula</a> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a6c06a10ffac779879f6b62a1a904517b">Form</a> = <a class="code hl_enumvalue" href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94">Formula::Basic</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1ExtAddrMode.html#a82f3fba049bb3d862f79bc626d5edba3">  103</a></span>  <a class="code hl_function" href="structllvm_1_1ExtAddrMode.html#a82f3fba049bb3d862f79bc626d5edba3">ExtAddrMode</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>};</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//---------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">///</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/// TargetInstrInfo - Interface to description of machine instruction set</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">///</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html">  110</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> {</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">  112</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">TargetInstrInfo</a>(<span class="keywordtype">unsigned</span> CFSetupOpcode = ~0u, <span class="keywordtype">unsigned</span> CFDestroyOpcode = ~0u,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                  <span class="keywordtype">unsigned</span> CatchRetOpcode = ~0u, <span class="keywordtype">unsigned</span> ReturnOpcode = ~0u)</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>      : CallFrameSetupOpcode(CFSetupOpcode),</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        CallFrameDestroyOpcode(CFDestroyOpcode), CatchRetOpcode(CatchRetOpcode),</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        ReturnOpcode(ReturnOpcode) {}</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">  117</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">TargetInstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">  118</a></span>  <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">operator=</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">  119</a></span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a>();</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">  121</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">isGenericOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">return</span> Opc &lt;= TargetOpcode::GENERIC_OP_END;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  }</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae60fd4c7626ec53d75182d6f54743745">  125</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae60fd4c7626ec53d75182d6f54743745">isGenericAtomicRMWOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="keywordflow">return</span> Opc &gt;= TargetOpcode::GENERIC_ATOMICRMW_OP_START &amp;&amp;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>           Opc &lt;= TargetOpcode::GENERIC_ATOMICRMW_OP_END;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  }</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"></span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">  /// Given a machine instruction descriptor, returns the register</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">  /// class constraint for OpNum, or NULL.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"></span>  <span class="keyword">virtual</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// Return true if the instruction is trivially rematerializable, meaning it</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// has no side effects and requires no operands that aren&#39;t always available.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// This means the only allowed uses are constants and unallocatable physical</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// registers so that the instructions result is independent of the place</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// in the function.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97">  142</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keywordflow">return</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::IMPLICIT_DEF &amp;&amp;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>            <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 1) ||</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>           (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isRematerializable() &amp;&amp;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>            <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab671544f7af287b25a5e612f6e919975">isReallyTriviallyReMaterializable</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>));</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  }</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"></span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// Given \p MO is a PhysReg use return if it can be ignored for the purpose</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// of instruction rematerialization or sinking.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6832cbbc9c9e128eed4484026c539781">  151</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6832cbbc9c9e128eed4484026c539781">isIgnorableUse</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  }</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a104cb332d459987fabfe9d7073150287">  155</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a104cb332d459987fabfe9d7073150287">isSafeToSink</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccToSinkTo,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                            <a class="code hl_class" href="classllvm_1_1GenericCycleInfo.html">MachineCycleInfo</a> *CI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// set, this hook lets the target specify whether the instruction is actually</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">  /// trivially rematerializable, taking into consideration its operands. This</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">  /// predicate must return false if the instruction has any side effects other</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// than producing a value, or if it requres any address registers that are</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  /// not always available.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab671544f7af287b25a5e612f6e919975">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"></span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">  /// OpIdx2.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">  /// If a target has any instructions that are commutable but require</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">  /// converting to different instructions or making non-trivial changes</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">  /// to commute them, this method can be overloaded to do that.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  /// The default implementation simply swaps the commutable operands.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">  /// new machine instruction is created and returned.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// Do not call this method for a non-commutable instruction.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                                               <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                                               <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">  /// Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">  /// operand indices to (ResultIdx1, ResultIdx2).</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">  /// One or both input values of the pair: (ResultIdx1, ResultIdx2) may be</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">  /// predefined to some indices or be undefined (designated by the special</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">  /// value &#39;CommuteAnyOperandIndex&#39;).</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">  /// The predefined result indices cannot be re-defined.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">  /// The function returns true iff after the result pair redefinition</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">  /// the fixed result pair is equal to or equivalent to the source pair of</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">  /// indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">  /// the pairs (x,y) and (y,x) are equivalent.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">fixCommutedOpIndices</a>(<span class="keywordtype">unsigned</span> &amp;ResultIdx1, <span class="keywordtype">unsigned</span> &amp;ResultIdx2,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                                   <span class="keywordtype">unsigned</span> CommutableOpIdx1,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                                   <span class="keywordtype">unsigned</span> CommutableOpIdx2);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">  /// These methods return the opcode of the frame setup/destroy instructions</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">  /// if they exist (-1 otherwise).  Some targets use pseudo instructions in</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">  /// order to abstract away the difference between operating with a frame</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">  /// pointer and operating without, through the use of these two instructions.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">  208</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameSetupOpcode; }</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">  209</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameDestroyOpcode; }</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">  /// Returns true if the argument is a frame pseudo instruction.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">  212</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>() ||</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>           <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>();</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  }</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"></span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  /// Returns true if the argument is a frame setup pseudo instruction.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">  218</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>();</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"></span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">  /// Returns size of the frame associated with the given frame instruction.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">  /// For frame setup instruction this is frame that is set up space set up</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// after the instruction. For frame destroy instruction this is the frame</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">  /// freed by the caller.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">  /// Note, in some cases a call frame (or a part of it) may be prepared prior</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">  /// to the frame setup instruction. It occurs in the calls that involve</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">  /// inalloca arguments. This function reports only the size of the frame part</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">  /// that is set up between the frame setup and destroy pseudo instructions.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">  230</a></span><span class="comment"></span>  int64_t <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &amp;&amp; <span class="stringliteral">&quot;Not a frame instruction&quot;</span>);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getImm() &gt;= 0);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getImm();</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// Returns the total frame size, which is made up of the space set up inside</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// the pair of frame start-stop instructions and the space that is set up</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  /// prior to the pair.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">  239</a></span><span class="comment"></span>  int64_t <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm() &gt;= 0 &amp;&amp;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>             <span class="stringliteral">&quot;Frame size must not be negative&quot;</span>);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  }</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">  248</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">getCatchReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CatchRetOpcode; }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">  249</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">getReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ReturnOpcode; }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"></span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// Returns the actual stack pointer adjustment made by an instruction</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// as part of a call sequence. By default, only call frame setup/destroy</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// instructions adjust the stack, but targets may want to override this</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// to enable more fine-grained adjustment, or adjust by a different value.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">getSPAdjust</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  /// Return true if the instruction is a &quot;coalescable&quot; extension instruction.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">  /// That is, it&#39;s like a copy where it&#39;s legal for the source to overlap the</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">  /// destination. e.g. X86::MOVSX64rr32. If this returns true, then it&#39;s</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">  /// expected the pre-extension value is available as a subreg of the result</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">  /// register. This also returns the sub-register index in SubIdx.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a236fc00ef404f232dcd8b88bbf3a2251">  262</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a236fc00ef404f232dcd8b88bbf3a2251">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  }</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">  /// any side effects other than loading from the stack slot.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">  272</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                                       <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  }</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"></span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">  /// Optional extension of isLoadFromStackSlot that returns the number of</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">  /// bytes loaded from the stack. This must be implemented if a backend</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// what the load does.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">  281</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                                       <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                                       <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    MemBytes = 0;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"></span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// This uses a heuristic so it isn&#39;t reliable for correctness.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">  290</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                                             <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  }</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// If the specified machine instruction has a load from a stack slot,</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// machine mem operands containing the reference.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  /// If not, return false.  Unlike isLoadFromStackSlot, this returns true for</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  /// any instructions that loads from the stack.  This is just a hint, as some</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  /// cases may be missed.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">hasLoadFromStackSlot</a>(</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"></span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// any side effects other than storing to the stack slot.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">  310</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                      <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  }</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"></span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  /// Optional extension of isStoreToStackSlot that returns the number of</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">  /// bytes stored to the stack. This must be implemented if a backend</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">  /// what the store does.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">  319</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                                      <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                                      <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    MemBytes = 0;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  }</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"></span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">  /// This uses a heuristic, so it isn&#39;t reliable for correctness.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">  328</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                                            <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"></span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">  /// If the specified machine instruction has a store to a stack slot,</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">  /// machine mem operands containing the reference.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">  /// If not, return false.  Unlike isStoreToStackSlot,</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">  /// this returns true for any instructions that stores to the</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">  /// stack.  This is just a hint, as some cases may be missed.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">hasStoreToStackSlot</a>(</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"></span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">  /// Return true if the specified machine instruction</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">  /// is a copy of one stack slot to another and has no other effect.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">  /// Provide the identity of the two frame indices.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">  346</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">isStackSlotCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;DestFrameIndex,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                               <span class="keywordtype">int</span> &amp;SrcFrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  }</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"></span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">  /// Compute the size in bytes and offset within a stack slot of a spilled</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">  /// register or subregister.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">  /// \param [out] Size in bytes of the spilled value.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">  /// \param [out] Offset in bytes within the stack slot.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">  /// \returns true if both Size and Offset are successfully computed.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">  /// Not all subregisters have computable spill slots. For example,</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">  /// subregisters registers may not be byte-sized, and a pair of discontiguous</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">  /// subregisters has no single offset.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">  /// Targets with nontrivial bigendian implementations may need to override</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  /// this, particularly to support spilled vector registers.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">getStackSlotRange</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                                 <span class="keywordtype">unsigned</span> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"></span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  /// Return true if the given instruction is terminator that is unspillable,</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  /// according to isUnspillableTerminatorImpl.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4bdf5a92f1195b3543b9412758c58106">  370</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4bdf5a92f1195b3543b9412758c58106">isUnspillableTerminator</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isTerminator() &amp;&amp; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594">isUnspillableTerminatorImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"></span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">  /// Returns the size in bytes of the specified MachineInstr, or ~0U</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">  /// when this function is not implemented by a target.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">  376</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">return</span> ~0U;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  }</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"></span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">  /// Return true if the instruction is as cheap as a move instruction.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">  /// Targets for different archs need to override this, and different</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">  /// micro-architectures can also be finely tuned inside.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">  384</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isAsCheapAsAMove();</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  }</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"></span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">  /// Return true if the instruction should be sunk by MachineSink.</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">  /// MachineSink determines on its own whether the instruction is safe to sink;</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">  /// this gives the target a hook to override the default behavior with regards</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">  /// to which instructions should be sunk.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">  393</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">shouldSink</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"></span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">  /// Return false if the instruction should not be hoisted by MachineLICM.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">  /// MachineLICM determines on its own whether the instruction is safe to</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">  /// hoist; this gives the target a hook to extend this assessment and prevent</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">  /// an instruction being hoisted from a given loop for target specific</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">  /// reasons.</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aefc848c0953b9a49b09c0ef3a577a34f">  401</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aefc848c0953b9a49b09c0ef3a577a34f">shouldHoist</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *FromLoop)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"></span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">  /// Re-issue the specified &#39;original&#39; instruction at the</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">  /// specific location targeting a new destination register.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// SubIdx.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">reMaterialize</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                             <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  /// Clones instruction or the whole instruction bundle \p Orig and</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// insert into \p MBB before \p InsertBefore. The target may update operands</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  /// that are required to be unique.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">  /// \p Orig must not return true for MachineInstr::isNotDuplicable().</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">duplicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"></span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">  /// This method must be implemented by targets that</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">  /// may be able to convert a two-address instruction into one or more true</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">  /// three-address instructions on demand.  This allows the X86 target (for</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">  /// would require register copies due to two-addressness.</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">  /// performed, otherwise it returns the last new instruction.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">  /// If \p LIS is not nullptr, the LiveIntervals info should be updated for</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">  /// replacing \p MI with new instructions, even though this function does not</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">  /// remove MI.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ada0a8cb9a764d058a63b77d50e9c0787">  438</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ada0a8cb9a764d058a63b77d50e9c0787">convertToThreeAddress</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                                              <a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV,</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                                              <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="comment">// This constant can be used as an input value of operand index passed to</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <span class="comment">// the method findCommutedOpIndices() to tell the method that the</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="comment">// corresponding operand index is not pre-defined and that the method</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">// can pick any commutable operand.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">  448</a></span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> = ~0U;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"></span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">  /// OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39;, which means that the method is free to choose</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">  /// any arbitrarily chosen commutable operand. If both arguments are set to</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method looks for 2 different commutable</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">  /// operands; then commutes them if such operands could be found.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">  /// new machine instruction is created and returned.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">  /// Do not call this method for a non-commutable instruction or</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">  /// for non-commuable operands.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">commuteInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                     <span class="keywordtype">unsigned</span> OpIdx1 = <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                     <span class="keywordtype">unsigned</span> OpIdx2 = <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"></span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">  /// Returns true iff the routine could find two commutable operands in the</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">  /// given machine instruction.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">  /// The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">  /// If any of the INPUT values is set to the special value</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method arbitrarily picks a commutable</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">  /// operand, then returns its index in the corresponding argument.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">  /// If both of INPUT values are set to &#39;CommuteAnyOperandIndex&#39; then method</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">  /// looks for 2 commutable operands.</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">  /// If INPUT values refer to some operands of MI, then the method simply</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  /// returns true if the corresponding operands are commutable and returns</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">  /// false otherwise.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">  /// For example, calling this method this way:</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">  ///     findCommutedOpIndices(MI, Op1, Op2);</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">  /// can be interpreted as a query asking to find an operand that would be</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">  /// commutable with the operand#1.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"></span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">  /// Returns true if the target has a preference on the operands order of</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">  /// the given machine instruction. And specify if \p Commute is required to</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">  /// get the desired operands order.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae698a81cf1a8b23582f2964f57581dc2">  495</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae698a81cf1a8b23582f2964f57581dc2">hasCommutePreference</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> &amp;Commute)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  }</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"></span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">  /// A pair composed of a register and a sub-register index.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">  /// Used to give some type checking when modeling Reg:SubReg.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">  501</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">  502</a></span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">  503</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#ab32a5218f8372542d0cef14c9bed969a">  505</a></span>    <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#ab32a5218f8372542d0cef14c9bed969a">RegSubRegPair</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a> = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(), <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = 0)</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>        : <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a>), <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>) {}</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">  508</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.Reg &amp;&amp; <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.SubReg;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    }</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">  511</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">operator!=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>      <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    }</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  };</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"></span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">  /// A pair composed of a pair of a register and a sub-register index,</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">  /// and another sub-register index.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">  /// Used to give some type checking when modeling Reg:SubReg1, SubReg2.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">  519</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> : <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">  520</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#aeba84752b0c5f2618082f6b4fff58a6d">  522</a></span>    <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#aeba84752b0c5f2618082f6b4fff58a6d">RegSubRegPairAndIdx</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a> = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(), <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = 0,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                        <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a> = 0)</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>        : <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a>, <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>), <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>) {}</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  };</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"></span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">  /// flag are not added to this list.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">  /// two elements:</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">  /// - %2&lt;:0&gt;, sub1</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">  /// \pre MI.isRegSequence() or MI.isRegSequenceLike().</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">  /// MI.isRegSequenceLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">  /// getRegSequenceLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">getRegSequenceInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>                       <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"></span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  /// False otherwise.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">  /// \pre MI.isExtractSubreg() or MI.isExtractSubregLike().</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">  /// MI.isExtractSubregLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">  /// getExtractSubregLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">getExtractSubregInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                              <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"></span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">  /// \p [out] BaseReg and \p [out] InsertedReg contain</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">  /// the equivalent inputs of INSERT_SUBREG.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">  /// - BaseReg: %0:sub0</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">  /// - InsertedReg: %1:sub1, sub3</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">  /// False otherwise.</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">  /// \pre MI.isInsertSubreg() or MI.isInsertSubregLike().</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">  /// MI.isInsertSubregLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">  /// getInsertSubregLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">getInsertSubregInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                             <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                             <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"></span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">  /// Return true if two machine instructions would produce identical values.</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">  /// By default, this is only true when the two instructions</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">  /// are deemed identical except for defs. If this function is called when the</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">  /// aggressive checks.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">produceSameValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0,</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"></span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">  599</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                                     int64_t BrOffset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  }</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"></span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">  /// \returns The block that branch instruction \p MI jumps to.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">  605</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"></span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">  /// Insert an unconditional indirect branch at the end of \p MBB to \p</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">  /// NewDestBB. Optionally, insert the clobbered register restoring in \p</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">  /// RestoreBB. \p BrOffset indicates the offset of \p NewDestBB relative to</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">  /// the offset of the position to insert the new branch.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a25b07e0819e160f78c33a67838dea35c">  613</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a25b07e0819e160f78c33a67838dea35c">insertIndirectBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>                                    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>                                    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB,</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int64_t BrOffset = 0,</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                                    <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  }</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"></span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">  /// Analyze the branching code at the end of MBB, returning</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">  /// true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">  /// implemented for a target).  Upon success, this returns false and returns</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">  /// with the following information in various cases:</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">  /// 1. If this block ends with no branches (it just falls through to its succ)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">  ///    just return false, leaving TBB/FBB null.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">  ///    the destination block.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">  /// 3. If this block ends with a conditional branch and it falls through to a</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">  ///    successor block, it sets TBB to be the branch destination block and a</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">  ///    list of operands that evaluate the condition. These operands can be</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">  ///    passed to other TargetInstrInfo methods to create new branches.</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">  /// 4. If this block ends with a conditional branch followed by an</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">  ///    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">  ///    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">  ///    condition.  These operands can be passed to other TargetInstrInfo</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">  ///    methods to create new branches.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">  /// Note that removeBranch and insertBranch must be implemented to support</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">  /// cases where this method returns success.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">  /// before calling this function.</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">  648</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                             <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                             <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  }</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"></span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">  /// Represents a predicate at the MachineFunction level.  The control flow a</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">  /// MachineBranchPredicate represents is:</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">  ///  Reg = LHS `Predicate` RHS         == ConditionDef</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">  ///  if Reg then goto TrueDest else goto FalseDest</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">  661</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> {</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">  662</a></span>    <span class="keyword">enum</span> <a class="code hl_enumeration" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> {</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">  663</a></span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">PRED_EQ</a>,     <span class="comment">// True if two values are equal</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">  664</a></span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">PRED_NE</a>,     <span class="comment">// True if two values are not equal</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">PRED_INVALID</a> <span class="comment">// Sentinel value</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">  666</a></span>    };</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">  668</a></span>    <a class="code hl_enumeration" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">Predicate</a> = <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">PRED_INVALID</a>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">  669</a></span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">LHS</a> = <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">  670</a></span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">RHS</a> = <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">  671</a></span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">TrueDest</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">  672</a></span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">FalseDest</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">  673</a></span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">ConditionDef</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"></span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">    /// SingleUseCondition is true if ConditionDef is dead except for the</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">    /// branch(es) at the end of the basic block.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">  678</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">SingleUseCondition</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">  680</a></span>    <span class="keyword">explicit</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">MachineBranchPredicate</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  };</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"></span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">  /// Analyze the branching code at the end of MBB and parse it into the</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">  /// MachineBranchPredicate structure if possible.  Returns false on success</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">  /// and true on failure.</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">  690</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">analyzeBranchPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                                      <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;MBP,</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                                      <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  }</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"></span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">  /// Remove the branching code at the end of the specific MBB.</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">  /// This is only invoked in cases where analyzeBranch returns success. It</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">  /// returns the number of instructions that were removed.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">  /// If \p BytesRemoved is non-null, report the change in code size from the</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">  /// removed instructions.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">  701</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>                                <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::removeBranch!&quot;</span>);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"></span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">  /// Insert branch code into the end of the specified MachineBasicBlock. The</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">  /// operands to this method are the same as those returned by analyzeBranch.</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">  /// This is only invoked in cases where analyzeBranch returns success. It</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">  /// returns the number of instructions inserted. If \p BytesAdded is non-null,</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">  /// report the change in code size from the added instructions.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">  /// It is also invoked by tail merging to add unconditional branches in</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">  /// cases where analyzeBranch doesn&#39;t apply because there was no original</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">  /// branch to analyze.  At least this much must be implemented, else tail</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">  /// merging needs to be disabled.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">  /// before calling this function.</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">  719</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                                <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>                                <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertBranch!&quot;</span>);</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  }</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">  727</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">insertUnconditionalBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestBB,</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>                                     <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, DestBB, <span class="keyword">nullptr</span>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a>(), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>                        BytesAdded);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  }</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"></span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">  /// Object returned by analyzeLoopForPipelining. Allows software pipelining</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">  /// implementations to query attributes of the loop being pipelined and to</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">  /// apply target-specific updates to the loop once pipelining is complete.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">  738</a></span><span class="comment"></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a> {</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0">  740</a></span>    <span class="keyword">virtual</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0">~PipelinerLoopInfo</a>();<span class="comment"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">    /// Return true if the given instruction should not be pipelined and should</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">    /// be ignored. An example could be a loop comparison, or induction variable</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">    /// update with no users being pipelined.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a60ab2da004401c41428ea89e043ae9c5">  744</a></span><span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a60ab2da004401c41428ea89e043ae9c5">shouldIgnoreForPipelining</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"></span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">    /// Return true if the proposed schedule should used.  Otherwise return</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">    /// false to not pipeline the loop. This function should be used to ensure</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">    /// that pipelined loops meet target-specific quality heuristics.</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#ac80ee8cb2c02915c24dd294ed95ac57b">  749</a></span><span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#ac80ee8cb2c02915c24dd294ed95ac57b">shouldUseSchedule</a>(<a class="code hl_class" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> &amp;SSD, <a class="code hl_class" href="classllvm_1_1SMSchedule.html">SMSchedule</a> &amp;SMS) {</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    }</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"></span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">    /// Create a condition to determine if the trip count of the loop is greater</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">    /// than TC, where TC is always one more than for the previous prologue or</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">    /// 0 if this is being called for the outermost prologue.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">    /// If the trip count is statically known to be greater than TC, return</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">    /// true. If the trip count is statically known to be not greater than TC,</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">    /// return false. Otherwise return nullopt and fill out Cond with the test</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">    /// condition.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">    /// Note: This hook is guaranteed to be called from the innermost to the</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">    /// outermost prologue of the loop being software pipelined.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"></span>    <span class="keyword">virtual</span> std::optional&lt;bool&gt;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#aec10ebaf323ba8e4819ebc03a85c6d35">  765</a></span>    <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#aec10ebaf323ba8e4819ebc03a85c6d35">createTripCountGreaterCondition</a>(<span class="keywordtype">int</span> TC, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>                                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) = 0;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"></span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">    /// Modify the loop such that the trip count is</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">    /// OriginalTC + TripCountAdjust.</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a580346a21489f177f3653e28706705de">  770</a></span><span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a580346a21489f177f3653e28706705de">adjustTripCount</a>(<span class="keywordtype">int</span> TripCountAdjust) = 0;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"></span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">    /// Called when the loop&#39;s preheader has been modified to NewPreheader.</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a8c72fd2759b3ccba6f928da04138dd63">  773</a></span><span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a8c72fd2759b3ccba6f928da04138dd63">setPreheader</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewPreheader) = 0;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"></span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">    /// Called when the loop is being removed. Any instructions in the preheader</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">    /// should be removed.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">    /// Once this function is called, no other functions on this object are</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">    /// valid; the loop has been removed.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a31bc8e0f3263a7c2f7d263427d098597">  780</a></span><span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a31bc8e0f3263a7c2f7d263427d098597">disposed</a>() = 0;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  };</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"></span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"></span>  <span class="keyword">virtual</span> std::unique_ptr&lt;PipelinerLoopInfo&gt;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a047bd8fdcc19cf2047e947ca565ff8fc">  786</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a047bd8fdcc19cf2047e947ca565ff8fc">analyzeLoopForPipelining</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  }</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"></span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">  /// Analyze the loop code, return true if it cannot be understood. Upon</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">  /// success, this function returns false and returns information about the</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">  /// induction variable and compare instruction used at the end.</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">  793</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">analyzeLoop</a>(<a class="code hl_class" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;IndVarInst,</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_class" href="classllvm_1_1CmpInst.html">CmpInst</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  }</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"></span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">  /// Generate code to reduce the loop iteration by one and check if the loop</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">  /// is finished.  Return the value/register of the new loop count.  We need</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">  /// this function when peeling off one or more iterations of a loop. This</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">  /// function assumes the nth iteration is peeled first.</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">  802</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">reduceLoopCount</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndVar, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Cmp,</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;PrevInsts,</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>                                   <span class="keywordtype">unsigned</span> Iter, <span class="keywordtype">unsigned</span> MaxIter)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement ReduceLoopCount&quot;</span>);</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  }</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"></span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">  /// Delete the instruction OldInst and everything after it, replacing it with</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">  /// an unconditional branch to NewDest. This is used by the tail merging pass.</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">ReplaceTailWithBranchTo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8ad6e9c0ff694f0fca0222e79e772b647e">Tail</a>,</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                                       <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"></span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">  /// Return true if it&#39;s legal to split the given basic</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">  /// block at the specified instruction (i.e. instruction would be the start</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">  /// of a new basic block).</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">  819</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">isLegalToSplitMBBAt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  }</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"></span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">  /// Return true if it&#39;s profitable to predicate</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">  /// of the specified basic block, where the probability of the instructions</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">  /// being executed is given by Probability, and Confidence is a measure</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">  /// of our confidence that it will be properly predicted.</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">  829</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>                                   <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>                                   <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"></span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">  /// Second variant of isProfitableToIfCvt. This one</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">  /// checks for the case where two basic blocks from true and false path</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">  /// of a if-then-else (diamond) are predicated on mutually exclusive</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">  /// predicates, where the probability of the true path being taken is given</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">  /// by Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">  841</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <span class="keywordtype">unsigned</span> NumTCycles,</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>                                   <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <span class="keywordtype">unsigned</span> NumFCycles,</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>                                   <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                                   <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"></span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">  /// Return true if it&#39;s profitable for if-converter to duplicate instructions</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">  /// of specified accumulated instruction latencies in the specified MBB to</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">  /// enable if-conversion.</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">  /// The probability of the instructions being executed is given by</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">  /// Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">  855</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>                                         <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>                                         <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  }</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"></span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">  /// Return the increase in code size needed to predicate a contiguous run of</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">  /// NumInsts instructions.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">  863</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">extraSizeToPredicateInstructions</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>                                                    <span class="keywordtype">unsigned</span> NumInsts)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  }</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"></span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">  /// Return an estimate for the code size reduction (in bytes) which will be</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">  /// caused by removing the given branch instruction during if-conversion.</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">  870</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">predictBranchSizeForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  }</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"></span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">  /// Return true if it&#39;s profitable to unpredicate</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">  /// one side of a &#39;diamond&#39;, i.e. two sides of if-else predicated on mutually</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">  /// exclusive predicates.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">  /// e.g.</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">  ///   subeq  r0, r1, #1</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">  ///   addne  r0, r1, #1</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">  /// =&gt;</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">  ///   sub    r0, r1, #1</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">  ///   addne  r0, r1, #1</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">  /// This may be profitable is conditional instructions are always executed.</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">  885</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>                                         <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"></span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">  /// Return true if it is possible to insert a select</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">  /// instruction that chooses between TrueReg and FalseReg based on the</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">  /// condition code in Cond.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">  /// When successful, also return the latency in cycles from TrueReg,</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">  /// FalseReg, and Cond to the destination register. In most cases, a select</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">  /// Some x86 implementations have 2-cycle cmov instructions.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">  /// @param MBB         Block where select instruction would be inserted.</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">  /// @param Cond        Condition returned by analyzeBranch.</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">  /// @param DstReg      Virtual dest register that the result should write to.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">  /// @param TrueReg     Virtual register to select when Cond is true.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">  /// @param FalseReg    Virtual register to select when Cond is false.</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">  /// @param CondCycles  Latency from Cond+Branch to select output.</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">  /// @param TrueCycles  Latency from TrueReg to select output.</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">  /// @param FalseCycles Latency from FalseReg to select output.</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5">  908</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>                               <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg,</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                               <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles,</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                               <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  }</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"></span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">  /// Insert a select instruction into MBB before I that will copy TrueReg to</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">  /// This function can only be called after canInsertSelect() returned true.</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">  /// The condition in Cond comes from analyzeBranch, and it can be assumed</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">  /// that the same flags or registers required by Cond are available at the</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">  /// insertion point.</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">  /// @param MBB      Block where select instruction should be inserted.</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">  /// @param I        Insertion point.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">  /// @param DL       Source location for debugging.</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">  /// @param DstReg   Virtual register to be defined by select instruction.</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">  /// @param Cond     Condition as computed by analyzeBranch.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">  /// @param TrueReg  Virtual register to copy when Cond is true.</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">  /// @param FalseReg Virtual register to copy when Cons is false.</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a57cd943142f3f93cebdab2134714793b">  931</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a57cd943142f3f93cebdab2134714793b">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> FalseReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertSelect!&quot;</span>);</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  }</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"></span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">  /// Analyze the given select instruction, returning true if</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">  /// When successful, return the controlling condition and the operands that</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">  /// determine the true and false result values.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">  ///   Result = SELECT Cond, TrueOp, FalseOp</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">  /// Some targets can optimize select instructions, for example by predicating</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">  /// the instruction defining one of the operands. Such targets should set</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">  /// Optimizable.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">  /// @param         MI Select instruction to analyze.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">  /// @param Cond    Condition controlling the select.</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">  /// @param TrueOp  Operand number of the value selected when Cond is true.</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">  /// @param FalseOp Operand number of the value selected when Cond is false.</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">  /// @param Optimizable Returned as true if MI is optimizable.</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">  /// @returns False on success.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">  956</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">analyzeSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                             <span class="keywordtype">unsigned</span> &amp;TrueOp, <span class="keywordtype">unsigned</span> &amp;FalseOp,</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                             <span class="keywordtype">bool</span> &amp;Optimizable)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isSelect() &amp;&amp; <span class="stringliteral">&quot;MI must be a select instruction&quot;</span>);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  }</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"></span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">  /// Given a select instruction that was understood by</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">  /// merging it with one of its operands. Returns NULL on failure.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">  /// When successful, returns the new select instruction. The client is</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">  /// responsible for deleting MI.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">  /// If both sides of the select can be optimized, PreferFalse is used to pick</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">  /// a side.</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">  /// @param MI          Optimizable select instruction.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">  /// @param NewMIs     Set that record all MIs in the basic block up to \p</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">  /// MI. Has to be updated with any newly created MI or deleted ones.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">  /// @param PreferFalse Try to optimize FalseOp instead of TrueOp.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">  /// @returns Optimized instruction or NULL.</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">  979</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">optimizeSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>                                       <a class="code hl_class" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                                       <span class="keywordtype">bool</span> PreferFalse = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    <span class="comment">// This function must be implemented if Optimizable is ever set.</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;</span>);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  }</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"></span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">  /// Emit instructions to copy a pair of physical registers.</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">  /// This function should support copies within any legal register class as</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">  /// well as any cross-class copies created during instruction selection.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">  /// The source and destination registers may overlap, which may require a</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">  /// careful implementation when multiple copy instructions are required for</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">  /// large registers. See for example the ARM target.</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">  994</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>                           <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>                           <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::copyPhysReg!&quot;</span>);</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  }</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"></span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">  /// Allow targets to tell MachineVerifier whether a specific register</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">  /// MachineOperand can be used as part of PC-relative addressing.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">  /// PC-relative addressing modes in many CISC architectures contain</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">  /// (non-PC) registers as offsets or scaling values, which inherently</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">  /// tags the corresponding MachineOperand with OPERAND_PCREL.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">  /// @param MO The MachineOperand in question. MO.isReg() should always</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">  /// be true.</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">  /// @return Whether this operand is allowed to be used PC-relatively.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aaccc261e5cc19c2d41a1ab9fb361cde8"> 1010</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aaccc261e5cc19c2d41a1ab9fb361cde8">isPCRelRegisterOperandLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  }</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"></span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">  /// Return an index for MachineJumpTableInfo if \p insn is an indirect jump</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">  /// using a jump table, otherwise -1.</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa67b6d0847ff336198e7b56ecf022a3a"> 1016</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa67b6d0847ff336198e7b56ecf022a3a">getJumpTableIndex</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> -1; }</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">  /// Target-dependent implementation for IsCopyInstr.</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7eb5f369839e0987506e72b0ffc1b982"> 1024</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7eb5f369839e0987506e72b0ffc1b982">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  }</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keyword">virtual</span> std::optional&lt;DestSourcePair&gt;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a13cf72d93ee18d693c7a74f0c1307cea"> 1029</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a13cf72d93ee18d693c7a74f0c1307cea">isCopyLikeInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  }</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"></span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">  /// Return true if the given terminator MI is not expected to spill. This</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">  /// sets the live interval as not spillable and adjusts phi node lowering to</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">  /// not introduce copies after the terminator. Use with care, these are</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">  /// currently used for hardware loop intrinsics in very controlled situations,</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">  /// created prior to registry allocation in loops that only have single phi</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">  /// users for the terminators value. They may run out of registers if not used</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">  /// carefully.</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594"> 1040</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594">isUnspillableTerminatorImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  }</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">  /// value from one register to another register return destination and source</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">  /// registers as machine operands.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">  /// For COPY-instruction the method naturally returns destination and source</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">  /// registers as machine operands, for all other instructions the method calls</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">  /// target-dependent implementation.</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ace5bb5eb8d13b5726f90e7f38df45d60"> 1051</a></span><span class="comment"></span>  std::optional&lt;DestSourcePair&gt; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ace5bb5eb8d13b5726f90e7f38df45d60">isCopyInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy()) {</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>      <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1)};</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>    }</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7eb5f369839e0987506e72b0ffc1b982">isCopyInstrImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  }</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="comment">// Similar to `isCopyInstr`, but adds non-copy semantics on MIR, but</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <span class="comment">// ultimately generates a copy instruction.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82dd4c26bf1be527376323f5c9889fbd"> 1060</a></span>  std::optional&lt;DestSourcePair&gt; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82dd4c26bf1be527376323f5c9889fbd">isCopyLikeInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keywordflow">if</span> (<span class="keyword">auto</span> IsCopyInstr = <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ace5bb5eb8d13b5726f90e7f38df45d60">isCopyInstr</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      <span class="keywordflow">return</span> IsCopyInstr;</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a13cf72d93ee18d693c7a74f0c1307cea">isCopyLikeInstrImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  }</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a407338aee0ea958defdef5cb3993f1da"> 1066</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a407338aee0ea958defdef5cb3993f1da">isFullCopyInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keyword">auto</span> DestSrc = <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ace5bb5eb8d13b5726f90e7f38df45d60">isCopyInstr</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="keywordflow">if</span> (!DestSrc)</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DestRegOp = DestSrc-&gt;Destination;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *SrcRegOp = DestSrc-&gt;Source;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>    <span class="keywordflow">return</span> !DestRegOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() &amp;&amp; !SrcRegOp-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  }</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"></span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">  /// If the specific machine instruction is an instruction that adds an</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">  /// immediate value and a register, and stores the result in the given</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">  /// register \c Reg, return a pair of the source register and the offset</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">  /// which has been added.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae4ac5c3f21740cf8f3f63e50de016209"> 1080</a></span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;RegImmPair&gt; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae4ac5c3f21740cf8f3f63e50de016209">isAddImmediate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>                                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  }</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"></span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">  /// Returns true if MI is an instruction that defines Reg to have a constant</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">  /// value and the value is recorded in ImmVal. The ImmVal is a result that</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">  /// should be interpreted as modulo size of Reg.</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a820eea71d5b67cf63757e49e3c55736d"> 1088</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a820eea71d5b67cf63757e49e3c55736d">getConstValDefinedInReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>                                       int64_t &amp;ImmVal)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  }</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"></span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">  /// Store the specified register of the given register class to the specified</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">  /// stack frame index. The store instruction is to be added to the given</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">  /// machine basic block before the specified machine instruction. If isKill</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">  /// is true, the register operand is the last use and must be marked kill. If</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">  /// \p SrcReg is being directly spilled as part of assigning a virtual</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">  /// register, \p VReg is the register being assigned. This additional register</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">  /// argument is needed for certain targets when invoked from RegAllocFast to</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">  /// map the spilled physical register to its virtual register. A null register</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">  /// can be passed elsewhere.</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a417192487f0e7d3a21af7c885de3152c"> 1103</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a417192487f0e7d3a21af7c885de3152c">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>                     <span class="stringliteral">&quot;TargetInstrInfo::storeRegToStackSlot!&quot;</span>);</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  }</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"></span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">  /// Load the specified register of the given register class from the specified</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">  /// stack frame index. The load instruction is to be added to the given</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">  /// machine basic block before the specified machine instruction. If \p</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">  /// DestReg is being directly reloaded as part of assigning a virtual</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">  /// register, \p VReg is the register being assigned. This additional register</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">  /// argument is needed for certain targets when invoked from RegAllocFast to</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">  /// map the loaded physical register to its virtual register. A null register</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">  /// can be passed elsewhere.</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1f37a2dbf11ae8af68936b0eeca620f6"> 1121</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1f37a2dbf11ae8af68936b0eeca620f6">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>                                    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>                                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>                                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>                     <span class="stringliteral">&quot;TargetInstrInfo::loadRegFromStackSlot!&quot;</span>);</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  }</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"></span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">  /// This function is called for all pseudo instructions</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">  /// that remain after register allocation. Many pseudo instructions are</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">  /// created to help register allocation. This is the place to convert them</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">  /// into real instructions. The target can edit MI in place, or it can insert</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">  /// new instructions and erase MI. The function should return true if</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">  /// anything was changed.</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d"> 1137</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"></span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">  /// Check whether the target can fold a load that feeds a subreg operand</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">  /// (or a subreg operand that feeds a store).</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">  /// For example, X86 may want to return true if it can fold</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">  /// movl (%esp), %eax</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">  /// subb, %al, ...</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">  /// Into:</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">  /// subb (%esp), ...</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">  /// Ideally, we&#39;d like the target implementation of foldMemoryOperand() to</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">  /// reject subregs - but since this behavior used to be enforced in the</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">  /// target-independent code, moving this responsibility to the targets</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">  /// has the potential of causing nasty silent breakage in out-of-tree targets.</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a"> 1151</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">isSubregFoldable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"></span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">  /// For a patchpoint, stackmap, or statepoint intrinsic, return the range of</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">  /// operands which can&#39;t be folded into stack references. Operands outside</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">  /// of the range are most likely foldable but it is not guaranteed.</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">  /// These instructions are unique in that stack references for some operands</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">  /// have the same execution cost (e.g. none) as the unfolded register forms.</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">  /// The ranged return is guaranteed to include all operands which can&#39;t be</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">  /// folded at zero cost.</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a34a028c45f323009b51ef27c5f5814a2">getPatchpointUnfoldableRange</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"></span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">  /// Attempt to fold a load or store of the specified stack</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">  /// slot into the specified machine instruction for the specified operand(s).</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">  /// If this is possible, a new instruction is returned with the specified</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">  /// operand folded, otherwise NULL is returned.</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">  /// The new instruction is inserted before MI, and the client is responsible</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">  /// for removing the old instruction.</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">  /// If VRM is passed, the assigned physregs can be inspected by target to</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">  /// decide on using an opcode (note that those assignments can still change).</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>                                  <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>                                  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>                                  <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"></span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">  /// Same as the previous version except it allows folding of any load and</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">  /// store from / to any address, not just from a specific stack slot.</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>                                  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"></span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">  /// This function defines the logic to lower COPY instruction to</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">  /// target specific instruction(s).</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a68b7b9c491045c788173e83be1ba5d2b">lowerCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"></span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">  /// for an instruction chain ending in \p Root. All potential patterns are</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">  /// returned in the \p Pattern vector. Pattern should be sorted in priority</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">  /// order since the pattern evaluator stops checking as soon as it finds a</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">  /// faster sequence.</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">  /// \param Patterns - Vector of possible combination patterns</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a">getMachineCombinerPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns,</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>                             <span class="keywordtype">bool</span> DoRegPressureReduce) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"></span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">  /// Return true if target supports reassociation of instructions in machine</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">  /// combiner pass to reduce register pressure for a given BB.</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3b8cfc1d0bd78872b33f4669f9a18927"> 1201</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3b8cfc1d0bd78872b33f4669f9a18927">shouldReduceRegisterPressure</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *RegClassInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  }</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"></span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">  /// Fix up the placeholder we may add in genAlternativeCodeSequence().</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af485d961de4839fb34a3fe457daf2b1b"> 1208</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af485d961de4839fb34a3fe457daf2b1b">finalizeInsInstrs</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"></span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">  /// should be called only for instructions in loops.</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">  /// \param Pattern - combiner pattern</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">isThroughputPattern</a>(<a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"></span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">  /// Return true if the input \P Inst is part of a chain of dependent ops</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">  /// that are suitable for reassociation, otherwise return false.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">  /// If the instruction&#39;s operands must be commuted to have a previous</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">  /// instruction of the same type define the first source operand, \P Commuted</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">  /// will be set to true.</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">isReassociationCandidate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"></span> </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">  /// Return true when \P Inst is both associative and commutative. If \P Invert</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">  /// is true, then the inverse of \P Inst operation must be tested.</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa792b566fb2d8e29af95aea690e33201"> 1225</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa792b566fb2d8e29af95aea690e33201">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                                           <span class="keywordtype">bool</span> Invert = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  }</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"></span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">  /// Return the inverse operation opcode if it exists for \P Opcode (e.g. add</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">  /// for sub and vice versa).</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab0568ec903d0544ec11e0fb013d2fbe2"> 1232</a></span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;unsigned&gt; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab0568ec903d0544ec11e0fb013d2fbe2">getInverseOpcode</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  }</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"></span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">  /// Return true when \P Opcode1 or its inversion is equal to \P Opcode2.</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a29e545675db8b534aec8eccb7bedb2ee">areOpcodesEqualOrInverse</a>(<span class="keywordtype">unsigned</span> Opcode1, <span class="keywordtype">unsigned</span> Opcode2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"></span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">  /// Return true when \P Inst has reassociable operands in the same \P MBB.</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"></span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">  /// Return true when \P Inst has reassociable sibling.</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">hasReassociableSibling</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>                                      <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"></span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">  /// the instructions that could replace the original code sequence. The client</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">  /// has to decide whether the actual replacement is beneficial or not.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">  /// \param Pattern - Combination pattern for Root</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">  /// \param InsInstrs - Vector of new instructions that implement P</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">  /// \param DelInstrs - Old instructions, including Root, that could be</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">  /// replaced by InsInstr</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">  /// \param InstIdxForVirtReg - map of virtual register to instruction in</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">  /// InsInstr that defines it</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstIdxForVirtReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"></span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">  /// When calculate the latency of the root instruction, accumulate the</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">  /// latency of the sequence to the root latency.</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#acd6b72b3ba59a29cb680b5f00831a7b6"> 1266</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#acd6b72b3ba59a29cb680b5f00831a7b6">accumulateInstrSeqToRootLatency</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  }</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"></span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">  /// Attempt to reassociate \P Root and \P Prev according to \P Pattern to</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">  /// reduce critical path length.</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">reassociateOps</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev,</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>                      <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>                      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"></span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">  /// Reassociation of some instructions requires inverse operations (e.g.</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">  /// (X + A) - Y =&gt; (X - Y) + A). This method returns a pair of new opcodes</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">  /// (new root opcode, new prev opcode) that must be used to reassociate \P</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">  /// Root and \P Prev accoring to \P Pattern.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad51abc4357686e385ac3c09231258802">getReassociationOpcodes</a>(<a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"></span> </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">  /// The limit on resource length extension we accept in MachineCombiner Pass.</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a55912dd5bde1306ca2642c4aebca197b"> 1288</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a55912dd5bde1306ca2642c4aebca197b">getExtendResourceLenLimit</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 0; }</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"></span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">  /// This is an architecture-specific helper function of reassociateOps.</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">  /// Set special operand attributes for new instructions after reassociation.</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8"> 1292</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"></span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">  /// Return true when a target supports MachineCombiner.</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05"> 1297</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">useMachineCombiner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"></span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">  /// Return a strategy that MachineCombiner must use when creating traces.</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm.html#a08fc515218c080e73909645fecb41ed0">MachineTraceStrategy</a> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae1778172912b443f67ccb9ee1af22776">getMachineCombinerTraceStrategy</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"></span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">  /// Return true if the given SDNode can be copied during scheduling</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">  /// even if it has glue.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0"> 1304</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">canCopyGluedNodeDuringSchedule</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">  /// at InsertPt.</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89"> 1313</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">foldMemoryOperandImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>                        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>                        <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>                        <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  }</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"></span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">  /// at InsertPt.</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1"> 1326</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a>(</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  }</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"></span> </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">  /// Target-dependent implementation of getRegSequenceInputs.</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">  /// REG_SEQUENCE inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">  /// \pre MI.isRegSequenceLike().</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">  /// \see TargetInstrInfo::getRegSequenceInputs.</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007"> 1341</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a>(</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  }</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"></span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">  /// Target-dependent implementation of getExtractSubregInputs.</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">  /// EXTRACT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">  /// \pre MI.isExtractSubregLike().</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">  /// \see TargetInstrInfo::getExtractSubregInputs.</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637"> 1355</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>                                          <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                                          <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  }</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"></span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">  /// Target-dependent implementation of getInsertSubregInputs.</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">  /// INSERT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">  /// \pre MI.isInsertSubregLike().</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">  /// \see TargetInstrInfo::getInsertSubregInputs.</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1"> 1370</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  }</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2"> 1381</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">unfoldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  }</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd"> 1387</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd">unfoldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  }</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment"></span> </div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">  /// Returns the opcode of the would be new</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">  /// value.</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f"> 1399</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>                             <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  }</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"></span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">  /// This is used by the pre-regalloc scheduler to determine if two loads are</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">  /// loading from the same base address. It should only return true if the base</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">  /// pointers are the same and the only differences between the two addresses</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">  /// are the offset. It also returns the offsets by reference.</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961"> 1408</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">areLoadsFromSameBasePtr</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>                                       int64_t &amp;Offset1,</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>                                       int64_t &amp;Offset2)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  }</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"></span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">  /// This is a used by the pre-regalloc scheduler to determine (in conjunction</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">  /// On some targets if two loads are loading from</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">  /// have already been scheduled after Load1.</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370"> 1422</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">shouldScheduleLoadsNear</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>                                       int64_t Offset1, int64_t Offset2,</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>                                       <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  }</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"></span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">  /// Get the base operand and byte offset of an instruction that reads/writes</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">  /// memory. This is a convenience function for callers that are only prepared</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">  /// to handle a single base operand.</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">  /// FIXME: Move Offset and OffsetIsScalable to some ElementCount-style</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">  /// abstraction that supports negative offsets.</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afbbc2492f83b9a1b2b2b850283240272">getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>                               <span class="keywordtype">bool</span> &amp;OffsetIsScalable,</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"></span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">  /// Get zero or more base operands and the byte offset of an instruction that</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">  /// reads/writes memory. Note that there may be zero base operands if the</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">  /// instruction accesses a constant address.</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">  /// It returns false if MI does not read/write memory.</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">  /// It returns false if base operands and offset could not be determined.</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">  /// It is not guaranteed to always recognize base operands and offsets in all</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">  /// cases.</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">  /// FIXME: Move Offset and OffsetIsScalable to some ElementCount-style</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">  /// abstraction that supports negative offsets.</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a15589e7d12da0f4541efb2f2eae1e66a"> 1447</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a15589e7d12da0f4541efb2f2eae1e66a">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps,</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>      int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  }</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"></span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">  /// Return true if the instruction contains a base register and offset. If</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">  /// true, the function also sets the operand position in the instruction</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">  /// for the base register and offset.</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b"> 1457</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">getBaseAndOffsetPosition</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>                                        <span class="keywordtype">unsigned</span> &amp;BasePos,</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>                                        <span class="keywordtype">unsigned</span> &amp;OffsetPos)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  }</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"></span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">  /// Target dependent implementation to get the values constituting the address</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">  /// MachineInstr that is accessing memory. These values are returned as a</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">  /// struct ExtAddrMode which contains all relevant information to make up the</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">  /// address.</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;ExtAddrMode&gt;</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7ea0602dc926bed4a92bc63ae99e7cc9"> 1468</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7ea0602dc926bed4a92bc63ae99e7cc9">getAddrModeFromMemoryOp</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  }</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"></span> </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">  /// Check if it&#39;s possible and beneficial to fold the addressing computation</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">  /// `AddrI` into the addressing mode of the load/store instruction `MemI`. The</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">  /// memory instruction is a user of the virtual register `Reg`, which in turn</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">  /// is the ultimate destination of zero or more COPY instructions from the</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">  /// output register of `AddrI`.</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">  /// Return the adddressing mode after folding in `AM`.</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a32583e70bd8c1b6ccb45a21129efac24"> 1479</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a32583e70bd8c1b6ccb45a21129efac24">canFoldIntoAddrMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;AddrI,</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>                                   <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  }</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"></span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">  /// Emit a load/store instruction with the same value register as `MemI`, but</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">  /// using the address from `AM`. The addressing mode must have been obtained</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">  /// from `canFoldIntoAddr` for the same memory instruction.</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aed830dc2b930795e75691f1efa942b12"> 1488</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aed830dc2b930795e75691f1efa942b12">emitLdStWithAddr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI,</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>                                         <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &amp;AM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement emitLdStWithAddr()&quot;</span>);</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  }</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment"></span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">  /// Returns true if MI&#39;s Def is NullValueReg, and the MI</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">  /// does not change the Zero value. i.e. cases such as rax = shr rax, X where</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">  /// NullValueReg = rax. Note that if the NullValueReg is non-zero, this</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">  /// function can return true even if becomes zero. Specifically cases such as</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">  /// NullValueReg = shl NullValueReg, 63.</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a45aa2763f52ee7bb3f41393d1d4ba079"> 1498</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a45aa2763f52ee7bb3f41393d1d4ba079">preservesZeroValueInReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> NullValueReg,</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  }</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"></span> </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">  /// If the instruction is an increment of a constant value, return the amount.</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438"> 1505</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">getIncrementValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  }</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"></span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">  /// Returns true if the two given memory operations should be scheduled</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">  /// adjacent. Note that you have to add:</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">  ///   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">  /// or</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">  ///   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">  /// to TargetPassConfig::createMachineScheduler() to have an effect.</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">  /// \p BaseOps1 and \p BaseOps2 are memory operands of two memory operations.</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">  /// \p Offset1 and \p Offset2 are the byte offsets for the memory</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">  /// operations.</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">  /// \p OffsetIsScalable1 and \p OffsetIsScalable2 indicate if the offset is</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">  /// scaled by a runtime quantity.</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">  /// \p ClusterSize is the number of operations in the resulting load/store</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">  /// cluster if this hook returns true.</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">  /// \p NumBytes is the number of bytes that will be loaded from all the</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">  /// clustered loads if this hook returns true.</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6c56f769334913401fe67e9e123b3d59"> 1525</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6c56f769334913401fe67e9e123b3d59">shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>                                   int64_t Offset1, <span class="keywordtype">bool</span> OffsetIsScalable1,</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>                                   <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>                                   int64_t Offset2, <span class="keywordtype">bool</span> OffsetIsScalable2,</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>                                   <span class="keywordtype">unsigned</span> ClusterSize,</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>                                   <span class="keywordtype">unsigned</span> NumBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement shouldClusterMemOps()&quot;</span>);</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  }</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"></span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">  /// Reverses the branch condition of the specified condition list,</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">  /// returning false on success and true if it cannot be reversed.</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83"> 1537</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  }</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment"></span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">  /// Insert a noop into the instruction stream at the specified point.</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>                          <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment"></span> </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">  /// Insert noops into the instruction stream at the specified point.</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab2c15ac4d0e9521ba7225f100f657639">insertNoops</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>                           <span class="keywordtype">unsigned</span> Quantity) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"></span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">  /// Return the noop instruction to use for a noop.</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8999c1de8a33ab1a9029e4852342e579">getNop</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"></span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">  /// Return true for post-incremented instructions.</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e"> 1554</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">isPostIncrement</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment"></span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">  /// Returns true if the instruction is already predicated.</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd"> 1557</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"></span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">  /// Assumes the instruction is already predicated and returns true if the</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">  /// instruction can be predicated again.</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0a593a2fa65858fcd920bd782108c999"> 1561</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a593a2fa65858fcd920bd782108c999">canPredicatePredicatedInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <span class="stringliteral">&quot;Instruction is not predicated&quot;</span>);</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  }</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  <span class="comment">// Returns a MIRPrinter comment for this machine operand.</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <span class="keyword">virtual</span> std::string</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aea7fb8b18a37883f51af73238e47dea4">createMIROperandComment</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>                          <span class="keywordtype">unsigned</span> OpIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment"></span> </div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">  /// Returns true if the instruction is a</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">  /// terminator instruction that has not been predicated.</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment"></span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">  /// Returns true if MI is an unconditional tail call.</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3"> 1576</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">isUnconditionalTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  }</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"></span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">  /// Returns true if the tail call can be made conditional on BranchCond.</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa"> 1581</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">canMakeTailCallConditional</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  }</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment"></span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">  /// Replace the conditional branch in MBB with a conditional tail call.</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35"> 1587</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">replaceBranchWithTailCall</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>                                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>,</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement replaceBranchWithTailCall!&quot;</span>);</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  }</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"></span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">  /// Convert the instruction into a predicated instruction.</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">  /// It returns true if the operation was successful.</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>                                    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"></span> </div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">  /// Returns true if the first specified predicate</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">  /// subsumes the second, e.g. GE subsumes GT.</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498"> 1600</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">SubsumesPredicate</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>                                 <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"></span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">  /// If the specified instruction defines any predicate</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">  /// or condition code register(s) used for predication, returns true as well</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">  /// as the definition predicate(s) by reference.</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">  /// SkipDead should be set to false at any point that dead</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">  /// predicate instructions should be considered as being defined.</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">  /// A dead predicate instruction is one that is guaranteed to be removed</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">  /// after a call to PredicateInstruction.</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0695148f396023fb3cf404a5447a2412"> 1612</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0695148f396023fb3cf404a5447a2412">ClobbersPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>                                 std::vector&lt;MachineOperand&gt; &amp;Pred,</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>                                 <span class="keywordtype">bool</span> SkipDead)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>  }</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"></span> </div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">  /// Return true if the specified instruction can be predicated.</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">  /// By default, this returns true for every instruction with a</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">  /// PredicateOperand.</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8"> 1621</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">isPredicable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isPredicable();</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  }</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"></span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">  /// Return true if it&#39;s safe to move a machine</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">  /// instruction that defines the specified register class.</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168"> 1627</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  }</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment"></span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">  /// Test if the given instruction should be considered a scheduling boundary.</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">  /// This primarily includes labels and terminators.</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"></span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">  /// Measure the specified inline asm to determine an approximation of its</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">  /// length.</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">getInlineAsmLength</a>(</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *Str, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"></span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">  /// scheduling the machine instructions before register allocation.</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"></span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">  /// scheduling the machine instructions before register allocation.</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">CreateTargetMIHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment"></span> </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">  /// scheduling the machine instructions after register allocation.</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"></span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">  /// Allocate and return a hazard recognizer to use for by non-scheduling</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">  /// passes.</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b"> 1664</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  }</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"></span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">  /// Provide a global flag for disabling the PreRA hazard recognizer that</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">  /// targets may choose to honor.</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">usePreRAHazardRecognizer</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"></span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">  /// For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af90a0ce256d5ae1e1181b032da5d2779"> 1676</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af90a0ce256d5ae1e1181b032da5d2779">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>                              <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;Mask,</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>                              int64_t &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  }</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"></span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">  /// See if the comparison instruction can be converted</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">  /// into something more efficient. E.g., on ARM most instructions can set the</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">  /// flags register, obviating the need for a separate CMP.</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6d95382897959324602ecb63f7392fda"> 1685</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6d95382897959324602ecb63f7392fda">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>                                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t Mask,</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>                                    int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  }</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db"> 1691</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"></span> </div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">  /// Try to remove the load by folding it to a register operand at the use.</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">  /// We fold the load instructions if and only if the</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">  /// the machine instruction generated due to folding.</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a01961400ab1186ac9f849cf0e738447f"> 1700</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a01961400ab1186ac9f849cf0e738447f">optimizeLoadInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>                                          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;FoldAsLoadDefReg,</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>                                          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  }</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"></span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">  /// &#39;Reg&#39; is known to be defined by a move immediate instruction,</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">  /// try to fold the immediate into the use instruction.</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">  /// then the caller may assume that DefMI has been erased from its parent</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">  /// block. The caller may assume that it will not be erased by this</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">  /// function otherwise.</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a096d7b9d2abdba66dca273f321a9898a"> 1713</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a096d7b9d2abdba66dca273f321a9898a">FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  }</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"></span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">  /// Return the number of u-operations the given machine</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">  /// instruction will be decoded to on the target cpu. The itinerary&#39;s</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">  /// IssueWidth is the number of microops that can be dispatched each</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">  /// cycle. An instruction with zero microops takes no dispatch resources.</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"></span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">  /// Return true for pseudo instructions that don&#39;t consume any</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">  /// machine resources in their current form. These are common cases that the</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">  /// scheduler should consider free, rather than conservatively handling them</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment">  /// as instructions with no itinerary.</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e"> 1729</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">isZeroCost</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>    <span class="keywordflow">return</span> Opcode &lt;= TargetOpcode::COPY;</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  }</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span> </div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  <span class="keyword">virtual</span> std::optional&lt;unsigned&gt;</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa65c4a19ddc8ce7ddec084e5a1a4a62a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode,</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>                    <span class="keywordtype">unsigned</span> DefIdx, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment"></span> </div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">  /// Compute and return the use operand latency of a given pair of def and use.</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">  /// In most cases, the static scheduling itinerary was enough to determine the</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">  /// operand latency. But it may not be possible for instructions with variable</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">  /// number of defs / uses.</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">  /// This is a raw interface to the itinerary that may be directly overridden</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">  /// by a target. Use computeOperandLatency to get the best estimate of</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">  /// latency.</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;unsigned&gt;</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa65c4a19ddc8ce7ddec084e5a1a4a62a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"></span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">  /// Compute the instruction latency of a given instruction.</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">  /// If the instruction has higher cost when predicated, it&#39;s returned via</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">  /// PredCost.</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>                                   <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">getPredicationCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>                                   <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"></span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">  /// Return the default expected latency for a def based on its opcode.</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment"></span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">  /// Return true if this opcode has high latency to its result.</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d"> 1767</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment"></span> </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">  /// Compute operand latency between a def of &#39;Reg&#39;</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">  /// and a use in the current loop. Return true if the target considered</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">  /// it &#39;high&#39;. This is used by optimization passes such as machine LICM to</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">  /// determine whether it makes sense to hoist an instruction out even in a</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">  /// high register pressure situation.</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf"> 1774</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>                                     <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  }</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"></span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">  /// Compute operand latency of a def of &#39;Reg&#39;. Return true</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">  /// if the target considered it &#39;low&#39;.</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>                                <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"></span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">  /// Perform target-specific instruction verification.</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43"> 1789</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>                                 <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  }</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"></span> </div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment">  /// Return the current execution domain and bit mask of</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment">  /// possible domains for instruction.</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">  /// Some micro-architectures have multiple execution domains, and multiple</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">  /// opcodes that perform the same operation in different domains.  For</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">  /// example, the x86 architecture provides the por, orps, and orpd</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">  /// instructions that all do the same thing.  There is a latency penalty if a</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">  /// register is written in one domain and read in another.</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">  /// This function returns a pair (domain, mask) containing the execution</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">  /// function can be used to change the opcode to one of the domains in the</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">  /// bit mask.  Instructions whose execution domain can&#39;t be changed should</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">  /// return a 0 mask.</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment">  /// The execution domain numbers don&#39;t have any special meaning except domain</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment">  /// 0 is used for instructions that are not associated with any interesting</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">  /// execution domain.</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;uint16_t, uint16_t&gt;</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347"> 1814</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>    <span class="keywordflow">return</span> std::make_pair(0, 0);</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  }</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"></span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">  /// Change the opcode of MI to execute in Domain.</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">  /// getExecutionDomain(MI).</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef"> 1822</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">setExecutionDomain</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"></span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">  /// Returns the preferred minimum clearance</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">  /// before an instruction with an unwanted partial register update.</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">  /// Some instructions only write part of a register, and implicitly need to</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">  /// read the other parts of the register.  This may cause unwanted stalls</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">  /// preventing otherwise unrelated instructions from executing in parallel in</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">  /// an out-of-order CPU.</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">  /// For example, the x86 instruction cvtsi2ss writes its result to bits</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">  /// the instruction needs to wait for the old value of the register to become</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">  /// available:</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">  ///   addps %xmm1, %xmm0</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">  ///   movaps %xmm0, (%rax)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">  /// instruction before it can issue, even though the high bits of %xmm0</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">  /// probably aren&#39;t needed.</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">  /// This hook returns the preferred clearance before MI, measured in</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">  /// instructions.  Other defs of MI&#39;s operand OpNum are avoided in the last N</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">  /// instructions before MI.  It should only return a positive value for</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">  /// unwanted dependencies.  If the old bits of the defined register have</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">  /// useful values, or if MI is determined to otherwise read the dependency,</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">  /// the hook should return 0.</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">  /// The unwanted dependency may be handled by:</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">  /// 1. Allocating the same register for an MI def and use.  That makes the</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">  ///    unwanted dependency identical to a required dependency.</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment">  /// 2. Allocating a register for the def that has no defs in the previous N</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">  ///    instructions.</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">  ///    allows the target to insert a dependency breaking instruction.</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a"> 1864</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    <span class="comment">// The default implementation returns 0 for no partial register dependency.</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  }</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"></span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">  /// Return the minimum clearance before an instruction that reads an</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">  /// unused register.</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">  /// For example, AVX instructions may copy part of a register operand into</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">  /// the unused high bits of the destination register.</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">  /// vcvtsi2sdq %rax, undef %xmm0, %xmm14</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment">  /// false dependence on any previous write to %xmm0.</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">  /// This hook works similarly to getPartialRegUpdateClearance, except that it</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">  /// does not take an operand index. Instead sets \p OpNum to the index of the</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">  /// unused register.</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4159fd0062dd97fe920f738c776a7356"> 1884</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4159fd0062dd97fe920f738c776a7356">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>    <span class="comment">// The default implementation returns 0 for no undef register dependency.</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>  }</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment"></span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">  /// Insert a dependency-breaking instruction</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">  /// before MI to eliminate an unwanted dependency on OpNum.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">  /// If it wasn&#39;t possible to avoid a def in the last N instructions before MI</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">  /// (see getPartialRegUpdateClearance), this hook will be called to break the</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">  /// unwanted dependency.</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">  /// On x86, an xorps instruction can be used as a dependency breaker:</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">  ///   addps %xmm1, %xmm0</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">  ///   movaps %xmm0, (%rax)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">  ///   xorps %xmm0, %xmm0</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">  /// inserted.  This ties the instructions together in the post-ra scheduler.</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e"> 1907</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment"></span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">  /// Create machine specific model for scheduling.</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9"> 1912</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>  }</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"></span> </div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">  /// Sometimes, it is possible for the target</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">  /// to tell, even without aliasing information, that two MIs access different</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">  /// memory addresses. This function returns true if two MIs access different</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">  /// memory addresses and false otherwise.</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">  /// Assumes any physical registers used to compute addresses have the same</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">  /// value for both instructions. (This is the most useful assumption for</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">  /// post-RA scheduling.)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">  /// See also MachineInstr::mayAlias, which is implemented on top of this</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">  /// function.</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314"> 1928</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>           <span class="stringliteral">&quot;MIa must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>           <span class="stringliteral">&quot;MIb must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>  }</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"></span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">  /// Return the value to use for the MachineCSE&#39;s LookAheadLimit,</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">  /// which is a heuristic used for CSE&#39;ing phys reg defs.</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b"> 1939</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">getMachineCSELookAheadLimit</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>    <span class="comment">// The default lookahead is small to prevent unprofitable quadratic</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>    <span class="comment">// behavior.</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>  }</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"></span> </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">  /// Return the maximal number of alias checks on memory operands. For</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment">  /// instructions with more than one memory operands, the alias check on a</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">  /// single MachineInstr pair has quadratic overhead and results in</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">  /// unacceptable performance in the worst case. The limit here is to clamp</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">  /// that maximal checks performed. Usually, that&#39;s the product of memory</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">  /// operand numbers from that pair of MachineInstr to be checked. For</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">  /// instance, with two MachineInstrs with 4 and 5 memory operands</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">  /// correspondingly, a total of 20 checks are required. With this limit set to</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">  /// 16, their alias check is skipped. We choose to limit the product instead</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">  /// of the individual instruction as targets may have special MachineInstrs</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">  /// with a considerably high number of memory operands, such as `ldm` in ARM.</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">  /// Setting this limit per MachineInstr would result in either too high</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">  /// overhead or too rigid restriction.</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6f67bce035b491e5e6d95286ffe20da1"> 1958</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6f67bce035b491e5e6d95286ffe20da1">getMemOperandAACheckLimit</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 16; }</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"></span> </div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">  /// Return an array that contains the ids of the target indices (used for the</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">  /// TargetIndex machine operand) and their names.</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">  /// MIR Serialization is able to serialize only the target indices that are</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1"> 1966</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1">getSerializableTargetIndices</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>  }</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"></span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment">  /// Decompose the machine operand&#39;s target flags into two values - the direct</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">  /// target flag value and any of bit flags that are applied.</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa"> 1973</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> <span class="comment">/*TF*/</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    <span class="keywordflow">return</span> std::make_pair(0u, 0u);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>  }</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"></span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">  /// Return an array that contains the direct target flag values and their</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73"> 1983</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73">getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  }</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment"></span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">  /// Return an array that contains the bitmask target flag values and their</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8"> 1993</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8">getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>  }</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment"></span> </div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">  /// Return an array that contains the MMO target flag values and their</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">  /// MIR Serialization is able to serialize only the MMO target flags that are</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786"> 2003</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786">getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  }</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment"></span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">  /// Determines whether \p Inst is a tail call instruction. Override this</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">  /// method on targets that do not properly set MCID::Return and MCID::Call on</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">  /// tail call instructions.&quot;</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e"> 2010</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">isTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>    <span class="keywordflow">return</span> Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>() &amp;&amp; Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>();</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  }</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"></span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">  /// True if the instruction is bound to the top of its basic block and no</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">  /// other instructions shall be inserted before it. This can be implemented</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">  /// to prevent register allocator to insert spills for \p Reg before such</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">  /// instructions.</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0138c08492e75b8b22f8fe0764b95853"> 2018</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0138c08492e75b8b22f8fe0764b95853">isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>                                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>())<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>  }</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"></span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">  /// Allows targets to use appropriate copy instruction while spilitting live</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">  /// range of a register in register allocation.</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6cf855363122e65fd4e6f2df1d16aba0"> 2025</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6cf855363122e65fd4e6f2df1d16aba0">getLiveRangeSplitOpcode</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>    <span class="keywordflow">return</span> TargetOpcode::COPY;</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>  }</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment"></span> </div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">  /// During PHI eleimination lets target to make necessary checks and</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">  /// insert the copy to the PHI destination register in a target specific</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">  /// manner.</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a804530332064e8450f5c01c1291e3ec8"> 2033</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a804530332064e8450f5c01c1291e3ec8">createPHIDestinationCopy</a>(</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, InsPt, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(TargetOpcode::COPY), Dst)</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src);</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>  }</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment"></span> </div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">  /// During PHI eleimination lets target to make necessary checks and</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">  /// insert the copy to the PHI destination register in a target specific</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">  /// manner.</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aaf9cd5e2258e984d377933b695ccf39b"> 2043</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aaf9cd5e2258e984d377933b695ccf39b">createPHISourceCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>                                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>                                            <span class="keywordtype">unsigned</span> SrcSubReg,</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>                                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, InsPt, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(TargetOpcode::COPY), Dst)</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, SrcSubReg);</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>  }</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment"></span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">  /// Returns a \p outliner::OutlinedFunction struct containing target-specific</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">  /// information for a set of outlining candidates. Returns std::nullopt if the</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">  /// candidates are not suitable for outlining.</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac3bd21a4fb5df9bcff11eee0200dab0b"> 2055</a></span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;outliner::OutlinedFunction&gt; <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac3bd21a4fb5df9bcff11eee0200dab0b">getOutliningCandidateInfo</a>(</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningCandidateInfo!&quot;</span>);</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  }</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment"></span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">  /// Optional target hook to create the LLVM IR attributes for the outlined</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">  /// function. If overridden, the overriding function must call the default</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">  /// implementation.</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4253df7a10e437a01d42c223e196c0b8">mergeOutliningCandidateAttributes</a>(</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>      <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">  /// Target-dependent implementation for getOutliningTypeImpl.</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6616508bb5d488d06f8122df46e3930c"> 2070</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6616508bb5d488d06f8122df46e3930c">getOutliningTypeImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningTypeImpl!&quot;</span>);</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>  }</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span> </div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">  /// Returns how or if \p MIT should be outlined. \p Flags is the</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">  /// target-specific information returned by isMBBSafeToOutlineFrom.</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"></span>  <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3916a50b6bf4f9591b5b7fcd2ad356dd">getOutliningType</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"></span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">  /// Optional target hook that returns true if \p MBB is safe to outline from,</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment">  /// and returns any target-specific information in \p Flags.</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a952e245a616622682cd83b1291314660">isMBBSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>                                      <span class="keywordtype">unsigned</span> &amp;Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment"></span> </div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">  /// Optional target hook which partitions \p MBB into outlinable ranges for</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">  /// instruction mapping purposes. Each range is defined by two iterators:</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">  /// [start, end).</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">  /// Ranges are expected to be ordered top-down. That is, ranges closer to the</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">  /// top of the block should come before ranges closer to the end of the block.</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">  /// Ranges cannot overlap.</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment">  /// If an entire block is mappable, then its range is [MBB.begin(), MBB.end())</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">  ///</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">  /// All instructions not present in an outlinable range are considered</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">  /// illegal.</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>      std::pair&lt;MachineBasicBlock::iterator, MachineBasicBlock::iterator&gt;&gt;</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0028f0ee9f737ba5290254b7924accbb"> 2101</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0028f0ee9f737ba5290254b7924accbb">getOutlinableRanges</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> &amp;Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>    <span class="keywordflow">return</span> {std::make_pair(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.begin(), <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.end())};</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>  }</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"></span> </div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">  /// Insert a custom frame for outlined functions.</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a"> 2106</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">buildOutlinedFrame</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>                                  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::buildOutlinedFrame!&quot;</span>);</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>  }</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"></span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">  /// Insert a call to an outlined function into the program.</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">  /// Returns an iterator to the spot where we inserted the call. This must be</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">  /// implemented by the target.</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab00242d76e808398358fa1e46e9a6885"> 2116</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab00242d76e808398358fa1e46e9a6885">insertOutlinedCall</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>                     <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertOutlinedCall!&quot;</span>);</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  }</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment"></span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">  /// Insert an architecture-specific instruction to clear a register. If you</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">  /// need to avoid sideeffects (e.g. avoid XOR on x86, which sets EFLAGS), set</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">  /// \p AllowSideEffects to \p false.</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0c5b9f0e5e1e90caa9c8def3d230ddbf"> 2126</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0c5b9f0e5e1e90caa9c8def3d230ddbf">buildClearRegister</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Iter,</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>                                  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>                                  <span class="keywordtype">bool</span> AllowSideEffects = <span class="keyword">true</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">#if 0</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>    <span class="comment">// FIXME: This should exist once all platforms that use stack protectors</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    <span class="comment">// implements it.</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::buildClearRegister!&quot;</span>);</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  }</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"></span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">  /// Return true if the function can safely be outlined from.</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">  /// A function \p MF is considered safe for outlining if an outlined function</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment">  /// produced from instructions in F will produce a program which produces the</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">  /// same output for any set of given inputs.</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee"> 2142</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">isFunctionSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>                                           <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>                     <span class="stringliteral">&quot;TargetInstrInfo::isFunctionSafeToOutlineFrom!&quot;</span>);</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  }</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"></span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">  /// Return true if the function should be outlined from by default.</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a"> 2149</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">shouldOutlineFromFunctionByDefault</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  }</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment"></span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment">  /// Return true if the function is a viable candidate for machine function</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment">  /// splitting. The criteria for if a function can be split may vary by target.</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae0b0cbf92a3dd0f5cab9d5d3067c2003">isFunctionSafeToSplit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"></span> </div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">  /// Return true if the MachineBasicBlock can safely be split to the cold</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment">  /// section. On AArch64, certain instructions may cause a block to be unsafe</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">  /// to split to the cold section.</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a726928467271e18f3d17b2942cd04984"> 2160</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a726928467271e18f3d17b2942cd04984">isMBBSafeToSplitToCold</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>  }</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment"></span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">  /// Produce the expression describing the \p MI loading a value into</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">  /// the physical register \p Reg. This hook should only be used with</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">  /// \p MIs belonging to VReg-less functions.</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"></span>  <span class="keyword">virtual</span> std::optional&lt;ParamLoadedValue&gt;</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">describeLoadedValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment"></span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment">  /// Given the generic extension instruction \p ExtMI, returns true if this</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">  /// extension is a likely candidate for being folded into an another</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment">  /// instruction.</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0ec0a63c3d6d45dd9fee9c1115816e0b"> 2173</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0ec0a63c3d6d45dd9fee9c1115816e0b">isExtendLikelyToBeFolded</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ExtMI,</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>                                        <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>  }</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"></span> </div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">  /// Return MIR formatter to format/parse MIR operands.  Target can override</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">  /// this virtual function and return target specific MIR formatter.</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3492aff3468d2d229f1a093379fbdcf7"> 2180</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3492aff3468d2d229f1a093379fbdcf7">getMIRFormatter</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    <span class="keywordflow">if</span> (!Formatter.get())</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>      Formatter = std::make_unique&lt;MIRFormatter&gt;();</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>    <span class="keywordflow">return</span> Formatter.get();</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>  }</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"></span> </div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">  /// Returns the target-specific default value for tail duplication.</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">  /// This value will be used if the tail-dup-placement-threshold argument is</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment">  /// not provided.</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1fbe2cfd4ac1e373cdaba16ec4a70b4"> 2189</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1fbe2cfd4ac1e373cdaba16ec4a70b4">getTailDuplicateSize</a>(<a class="code hl_enumeration" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>    <span class="keywordflow">return</span> OptLevel &gt;= <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a389a96d0d9b3feb46b8c9d941566a4ae">CodeGenOptLevel::Aggressive</a> ? 4 : 2;</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>  }</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment"></span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">  /// Returns the callee operand from the given \p MI.</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9e8b374c12bde7a8aa400ae5e34e6956"> 2194</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9e8b374c12bde7a8aa400ae5e34e6956">getCalleeOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  }</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"></span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">  /// Return the uniformity behavior of the given instruction.</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9b400bea2e0c5c1d17478053b5acdd3e"> 2200</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9b400bea2e0c5c1d17478053b5acdd3e">getInstructionUniformity</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">InstructionUniformity::Default</a>;</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  }</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment"></span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">  /// Returns true if the given \p MI defines a TargetIndex operand that can be</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">  /// tracked by their offset, can have values, and can have debug info</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">  /// associated with it. If so, sets \p Index and \p Offset of the target index</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">  /// operand.</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa87a4a6ef69b65a33d072718a8e0e25e"> 2208</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa87a4a6ef69b65a33d072718a8e0e25e">isExplicitTargetIndexDef</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>                                        int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  }</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span> </div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>  <span class="comment">// Get the call frame size just before MI.</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a89e324da740d76918b3f2b2ecf807e49">getCallFrameSizeAt</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment"></span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">  /// Fills in the necessary MachineOperands to refer to a frame index.</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">  /// The best way to understand this is to print `asm(&quot;&quot;::&quot;m&quot;(x));` after</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">  /// finalize-isel. Example:</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">  /// INLINEASM ... 262190 /* mem:m */, %stack.0.x.addr, 1, $noreg, 0, $noreg</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">  /// we would add placeholders for:                     ^  ^       ^  ^</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0d10b938465726d85e01bbb669e184d0"> 2221</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0d10b938465726d85e01bbb669e184d0">getFrameIndexOperands</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Ops,</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>                                     <span class="keywordtype">int</span> FI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown number of operands necessary&quot;</span>);</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  }</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <span class="keyword">mutable</span> std::unique_ptr&lt;MIRFormatter&gt; Formatter;</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <span class="keywordtype">unsigned</span> CallFrameSetupOpcode, CallFrameDestroyOpcode;</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <span class="keywordtype">unsigned</span> CatchRetOpcode;</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <span class="keywordtype">unsigned</span> ReturnOpcode;</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>};</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"></span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">/// Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair.</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html"> 2234</a></span><span class="comment"></span><span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>::<a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&gt; {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ad23f3cccfd3b8654293f22d02d142b85"> 2235</a></span>  <span class="keyword">using </span><a class="code hl_struct" href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">RegInfo</a> = <a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;unsigned&gt;</a>;</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe"> 2237</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">getEmptyKey</a>() {</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>(RegInfo::getEmptyKey(),</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>                                          RegInfo::getEmptyKey());</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>  }</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d"> 2242</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">getTombstoneKey</a>() {</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>(RegInfo::getTombstoneKey(),</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>                                          RegInfo::getTombstoneKey());</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  }</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"></span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">  /// Reuse getHashValue implementation from</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">  /// std::pair&lt;unsigned, unsigned&gt;.</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528"> 2249</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">getHashValue</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;Val) {</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>    std::pair&lt;unsigned, unsigned&gt; PairVal = std::make_pair(Val.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">Reg</a>, Val.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;std::pair&lt;unsigned, unsigned&gt;</a>&gt;::getHashValue(PairVal);</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>  }</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05"> 2254</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">isEqual</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>) {</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>    <span class="keywordflow">return</span> RegInfo::isEqual(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.Reg, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Reg) &amp;&amp;</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>           RegInfo::isEqual(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.SubReg, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.SubReg);</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>  }</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>};</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span> </div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_TARGETINSTRINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00110">AArch64ExpandPseudoInsts.cpp:110</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">AArch64ExpandPseudoInsts.cpp:111</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00072">AArch64SLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00073">AArch64SLSHardening.cpp:73</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBranchProbability_8h_html"><div class="ttname"><a href="BranchProbability_8h.html">BranchProbability.h</a></div></div>
<div class="ttc" id="aCorrelatedValuePropagation_8cpp_html_aad75d6f4f14a7b791076c6785aa59be4"><div class="ttname"><a href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a></div><div class="ttdeci">Domain</div><div class="ttdef"><b>Definition:</b> <a href="CorrelatedValuePropagation_8cpp_source.html#l00669">CorrelatedValuePropagation.cpp:669</a></div></div>
<div class="ttc" id="aDenseMapInfo_8h_html"><div class="ttname"><a href="DenseMapInfo_8h.html">DenseMapInfo.h</a></div><div class="ttdoc">This file defines DenseMapInfo traits for DenseMap.</div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div><div class="ttdoc">This file defines the DenseMap class.</div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIRFormatter_8h_html"><div class="ttname"><a href="MIRFormatter_8h.html">MIRFormatter.h</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineCheckDebugify_8cpp_html_a85892acfa8970627e9bd9c9815f15c25"><div class="ttname"><a href="MachineCheckDebugify_8cpp.html#a85892acfa8970627e9bd9c9815f15c25">Module</a></div><div class="ttdeci">Machine Check Debug Module</div><div class="ttdef"><b>Definition:</b> <a href="MachineCheckDebugify_8cpp_source.html#l00123">MachineCheckDebugify.cpp:123</a></div></div>
<div class="ttc" id="aMachineCycleAnalysis_8h_html"><div class="ttname"><a href="MachineCycleAnalysis_8h.html">MachineCycleAnalysis.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineOutliner_8h_html"><div class="ttname"><a href="MachineOutliner_8h.html">MachineOutliner.h</a></div><div class="ttdoc">Contains all data structures shared between the outliner implemented in MachineOutliner....</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01875">MachineSink.cpp:1875</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01874">MachineSink.cpp:1874</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aUniformity_8h_html"><div class="ttname"><a href="Uniformity_8h.html">Uniformity.h</a></div></div>
<div class="ttc" id="aVirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00162">ItaniumDemangle.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html"><div class="ttname"><a href="classllvm_1_1CmpInst.html">llvm::CmpInst</a></div><div class="ttdoc">This class is the base class for the comparison instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00770">InstrTypes.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00073">DFAPacketizer.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00741">DenseMap.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00061">Function.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycleInfo_html"><div class="ttname"><a href="classllvm_1_1GenericCycleInfo.html">llvm::GenericCycleInfo&lt; MachineSSAContext &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00110">MCInstrItineraries.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00047">LiveVariables.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_a176ca2c9108a997dcfd8aadf4c0f0fa0"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00063">MCInstrInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00033">MCRegister.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIRFormatter_html"><div class="ttname"><a href="classllvm_1_1MIRFormatter.html">llvm::MIRFormatter</a></div><div class="ttdoc">MIRFormater - Interface to format MIR operand based on target.</div><div class="ttdef"><b>Definition:</b> <a href="MIRFormatter_8h_source.html#l00032">MIRFormatter.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00101">MachineBasicBlock.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00905">MachineInstr.h:905</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01124">MachineInstr.h:1124</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00915">MachineInstr.h:915</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00819">MachineOperand.h:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00565">FileCheckImpl.h:565</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00029">RegisterClassInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00477">SelectionDAGNodes.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMSchedule_html"><div class="ttname"><a href="classllvm_1_1SMSchedule.html">llvm::SMSchedule</a></div><div class="ttdoc">This class represents the scheduled code.</div><div class="ttdef"><b>Definition:</b> <a href="MachinePipeliner_8h_source.html#l00534">MachinePipeliner.h:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00276">MachineScheduler.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00225">SelectionDAG.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00345">SmallPtrSet.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00586">SmallVector.h:586</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01208">SmallVector.h:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SwingSchedulerDAG_html"><div class="ttname"><a href="classllvm_1_1SwingSchedulerDAG.html">llvm::SwingSchedulerDAG</a></div><div class="ttdoc">This class builds the dependence graph for the instructions in a loop, and attempts to schedule the i...</div><div class="ttdef"><b>Definition:</b> <a href="MachinePipeliner_8h_source.html#l00114">MachinePipeliner.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">llvm::TargetInstrInfo::PipelinerLoopInfo</a></div><div class="ttdoc">Object returned by analyzeLoopForPipelining.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00738">TargetInstrInfo.h:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a31bc8e0f3263a7c2f7d263427d098597"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a31bc8e0f3263a7c2f7d263427d098597">llvm::TargetInstrInfo::PipelinerLoopInfo::disposed</a></div><div class="ttdeci">virtual void disposed()=0</div><div class="ttdoc">Called when the loop is being removed.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a323f9c5e373d7d31752443ccfc5b3ad0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0">llvm::TargetInstrInfo::PipelinerLoopInfo::~PipelinerLoopInfo</a></div><div class="ttdeci">virtual ~PipelinerLoopInfo()</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a580346a21489f177f3653e28706705de"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a580346a21489f177f3653e28706705de">llvm::TargetInstrInfo::PipelinerLoopInfo::adjustTripCount</a></div><div class="ttdeci">virtual void adjustTripCount(int TripCountAdjust)=0</div><div class="ttdoc">Modify the loop such that the trip count is OriginalTC + TripCountAdjust.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a60ab2da004401c41428ea89e043ae9c5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a60ab2da004401c41428ea89e043ae9c5">llvm::TargetInstrInfo::PipelinerLoopInfo::shouldIgnoreForPipelining</a></div><div class="ttdeci">virtual bool shouldIgnoreForPipelining(const MachineInstr *MI) const =0</div><div class="ttdoc">Return true if the given instruction should not be pipelined and should be ignored.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a8c72fd2759b3ccba6f928da04138dd63"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a8c72fd2759b3ccba6f928da04138dd63">llvm::TargetInstrInfo::PipelinerLoopInfo::setPreheader</a></div><div class="ttdeci">virtual void setPreheader(MachineBasicBlock *NewPreheader)=0</div><div class="ttdoc">Called when the loop's preheader has been modified to NewPreheader.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_ac80ee8cb2c02915c24dd294ed95ac57b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#ac80ee8cb2c02915c24dd294ed95ac57b">llvm::TargetInstrInfo::PipelinerLoopInfo::shouldUseSchedule</a></div><div class="ttdeci">virtual bool shouldUseSchedule(SwingSchedulerDAG &amp;SSD, SMSchedule &amp;SMS)</div><div class="ttdoc">Return true if the proposed schedule should used.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00749">TargetInstrInfo.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_aec10ebaf323ba8e4819ebc03a85c6d35"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#aec10ebaf323ba8e4819ebc03a85c6d35">llvm::TargetInstrInfo::PipelinerLoopInfo::createTripCountGreaterCondition</a></div><div class="ttdeci">virtual std::optional&lt; bool &gt; createTripCountGreaterCondition(int TC, MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond)=0</div><div class="ttdoc">Create a condition to determine if the trip count of the loop is greater than TC, where TC is always ...</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00110">TargetInstrInfo.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a000bd55721d30de4fee9eb3d812714ea"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01357">TargetInstrInfo.cpp:1358</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0028f0ee9f737ba5290254b7924accbb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0028f0ee9f737ba5290254b7924accbb">llvm::TargetInstrInfo::getOutlinableRanges</a></div><div class="ttdeci">virtual SmallVector&lt; std::pair&lt; MachineBasicBlock::iterator, MachineBasicBlock::iterator &gt; &gt; getOutlinableRanges(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</div><div class="ttdoc">Optional target hook which partitions MBB into outlinable ranges for instruction mapping purposes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02101">TargetInstrInfo.h:2101</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a00b5a36b4d498deae0da42cab63b6b65"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it's profitable to predicate instructions with accumulated instruction latency of &quot;Num...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00829">TargetInstrInfo.h:829</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0138c08492e75b8b22f8fe0764b95853"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0138c08492e75b8b22f8fe0764b95853">llvm::TargetInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">virtual bool isBasicBlockPrologue(const MachineInstr &amp;MI, Register Reg=Register()) const</div><div class="ttdoc">True if the instruction is bound to the top of its basic block and no other instructions shall be ins...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02018">TargetInstrInfo.h:2018</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a013a36a3a8a5acbdb9bcf1d3c6fede83"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">llvm::TargetInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">virtual bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const</div><div class="ttdoc">Reverses the branch condition of the specified condition list, returning false on success and true if...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01537">TargetInstrInfo.h:1537</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a01961400ab1186ac9f849cf0e738447f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a01961400ab1186ac9f849cf0e738447f">llvm::TargetInstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">virtual MachineInstr * optimizeLoadInstr(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, Register &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const</div><div class="ttdoc">Try to remove the load by folding it to a register operand at the use.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01700">TargetInstrInfo.h:1700</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0317b8d1d0eb9aaf9af9d636f5f66e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">llvm::TargetInstrInfo::removeBranch</a></div><div class="ttdeci">virtual unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const</div><div class="ttdoc">Remove the branching code at the end of the specific MBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00701">TargetInstrInfo.h:701</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a047bd8fdcc19cf2047e947ca565ff8fc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a047bd8fdcc19cf2047e947ca565ff8fc">llvm::TargetInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">virtual std::unique_ptr&lt; PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00786">TargetInstrInfo.h:786</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0695148f396023fb3cf404a5447a2412"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0695148f396023fb3cf404a5447a2412">llvm::TargetInstrInfo::ClobbersPredicate</a></div><div class="ttdeci">virtual bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const</div><div class="ttdoc">If the specified instruction defines any predicate or condition code register(s) used for predication...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01612">TargetInstrInfo.h:1612</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a08d09ea531eabac67df6417ecfd7981e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct store to a stack slot, return the virtual or physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00310">TargetInstrInfo.h:310</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a096d7b9d2abdba66dca273f321a9898a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a096d7b9d2abdba66dca273f321a9898a">llvm::TargetInstrInfo::FoldImmediate</a></div><div class="ttdeci">virtual bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const</div><div class="ttdoc">'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01713">TargetInstrInfo.h:1713</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a1e73b39957ad3da60cb9d3a690df89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01313">TargetInstrInfo.h:1313</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a593a2fa65858fcd920bd782108c999"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a593a2fa65858fcd920bd782108c999">llvm::TargetInstrInfo::canPredicatePredicatedInstr</a></div><div class="ttdeci">virtual bool canPredicatePredicatedInstr(const MachineInstr &amp;MI) const</div><div class="ttdoc">Assumes the instruction is already predicated and returns true if the instruction can be predicated a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01561">TargetInstrInfo.h:1561</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0aa73253579dd1c4acde85953454e838"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">llvm::TargetInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">virtual bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const</div><div class="ttdoc">Compute operand latency of a def of 'Reg'.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01455">TargetInstrInfo.cpp:1455</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0b63f89d9653388354a58218932dc2f8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">llvm::TargetInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">virtual void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01292">TargetInstrInfo.h:1292</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0ba282dba26451dcfbbc938444595d7e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">llvm::TargetInstrInfo::isZeroCost</a></div><div class="ttdeci">bool isZeroCost(unsigned Opcode) const</div><div class="ttdoc">Return true for pseudo instructions that don't consume any machine resources in their current form.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01729">TargetInstrInfo.h:1729</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0c5b9f0e5e1e90caa9c8def3d230ddbf"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0c5b9f0e5e1e90caa9c8def3d230ddbf">llvm::TargetInstrInfo::buildClearRegister</a></div><div class="ttdeci">virtual void buildClearRegister(Register Reg, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator Iter, DebugLoc &amp;DL, bool AllowSideEffects=true) const</div><div class="ttdoc">Insert an architecture-specific instruction to clear a register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02126">TargetInstrInfo.h:2126</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0d10b938465726d85e01bbb669e184d0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0d10b938465726d85e01bbb669e184d0">llvm::TargetInstrInfo::getFrameIndexOperands</a></div><div class="ttdeci">virtual void getFrameIndexOperands(SmallVectorImpl&lt; MachineOperand &gt; &amp;Ops, int FI) const</div><div class="ttdoc">Fills in the necessary MachineOperands to refer to a frame index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02221">TargetInstrInfo.h:2221</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0dfb0c744373d4b6112eb343a5b07fc7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">llvm::TargetInstrInfo::analyzeBranch</a></div><div class="ttdeci">virtual bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e....</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00648">TargetInstrInfo.h:648</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0ec0a63c3d6d45dd9fee9c1115816e0b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0ec0a63c3d6d45dd9fee9c1115816e0b">llvm::TargetInstrInfo::isExtendLikelyToBeFolded</a></div><div class="ttdeci">virtual bool isExtendLikelyToBeFolded(MachineInstr &amp;ExtMI, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Given the generic extension instruction ExtMI, returns true if this extension is a likely candidate f...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02173">TargetInstrInfo.h:2173</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a104cb332d459987fabfe9d7073150287"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a104cb332d459987fabfe9d7073150287">llvm::TargetInstrInfo::isSafeToSink</a></div><div class="ttdeci">virtual bool isSafeToSink(MachineInstr &amp;MI, MachineBasicBlock *SuccToSinkTo, MachineCycleInfo *CI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00155">TargetInstrInfo.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a13cf72d93ee18d693c7a74f0c1307cea"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a13cf72d93ee18d693c7a74f0c1307cea">llvm::TargetInstrInfo::isCopyLikeInstrImpl</a></div><div class="ttdeci">virtual std::optional&lt; DestSourcePair &gt; isCopyLikeInstrImpl(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01029">TargetInstrInfo.h:1029</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a14308e147ea57526f7fd1198ab551a9a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">virtual unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Returns the preferred minimum clearance before an instruction with an unwanted partial register updat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01864">TargetInstrInfo.h:1864</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a15589e7d12da0f4541efb2f2eae1e66a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a15589e7d12da0f4541efb2f2eae1e66a">llvm::TargetInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">virtual bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Get zero or more base operands and the byte offset of an instruction that reads/writes memory.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01447">TargetInstrInfo.h:1447</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a163e14d44765e368d3a79ceea6d00eaa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">llvm::TargetInstrInfo::canMakeTailCallConditional</a></div><div class="ttdeci">virtual bool canMakeTailCallConditional(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Returns true if the tail call can be made conditional on BranchCond.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01581">TargetInstrInfo.h:1581</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a16bf43322793449e23ced7810ac16ecb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the number of u-operations the given machine instruction will be decoded to on the target cpu.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01413">TargetInstrInfo.cpp:1413</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a186f383639b8c8fe141b55411d1121a9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const</div><div class="ttdoc">Create machine specific model for scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01912">TargetInstrInfo.h:1912</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a18927162b9131e79e1ee778c7ae4a4e2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">llvm::TargetInstrInfo::reduceLoopCount</a></div><div class="ttdeci">virtual unsigned reduceLoopCount(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;PreHeader, MachineInstr *IndVar, MachineInstr &amp;Cmp, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, SmallVectorImpl&lt; MachineInstr * &gt; &amp;PrevInsts, unsigned Iter, unsigned MaxIter) const</div><div class="ttdoc">Generate code to reduce the loop iteration by one and check if the loop is finished.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00802">TargetInstrInfo.h:802</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1cb223b29cc4acffa9ffd03d134b2a1e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">llvm::TargetInstrInfo::isPostIncrement</a></div><div class="ttdeci">virtual bool isPostIncrement(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true for post-incremented instructions.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01554">TargetInstrInfo.h:1554</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1d142d4718ca758481e0b49ad9d8ea97"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1d142d4718ca758481e0b49ad9d8ea97">llvm::TargetInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00142">TargetInstrInfo.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1e4f8b28a8543924e7e3e566a847e691"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">llvm::TargetInstrInfo::getSPAdjust</a></div><div class="ttdeci">virtual int getSPAdjust(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the actual stack pointer adjustment made by an instruction as part of a call sequence.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01291">TargetInstrInfo.cpp:1291</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1f37a2dbf11ae8af68936b0eeca620f6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1f37a2dbf11ae8af68936b0eeca620f6">llvm::TargetInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01121">TargetInstrInfo.h:1121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a236fc00ef404f232dcd8b88bbf3a2251"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a236fc00ef404f232dcd8b88bbf3a2251">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const</div><div class="ttdoc">Return true if the instruction is a &quot;coalescable&quot; extension instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00262">TargetInstrInfo.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a25b07e0819e160f78c33a67838dea35c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a25b07e0819e160f78c33a67838dea35c">llvm::TargetInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">virtual void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset=0, RegScavenger *RS=nullptr) const</div><div class="ttdoc">Insert an unconditional indirect branch at the end of MBB to NewDestBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00613">TargetInstrInfo.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a26e9655e762686aff18772a15139df27"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">llvm::TargetInstrInfo::ReplaceTailWithBranchTo</a></div><div class="ttdeci">virtual void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const</div><div class="ttdoc">Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00142">TargetInstrInfo.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a27e0bf9b6a35f938342ed56dfcfe7786"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786">llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the MMO target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02003">TargetInstrInfo.h:2003</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a28d18d91f58682d65e97e9c386064b5b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">llvm::TargetInstrInfo::getBaseAndOffsetPosition</a></div><div class="ttdeci">virtual bool getBaseAndOffsetPosition(const MachineInstr &amp;MI, unsigned &amp;BasePos, unsigned &amp;OffsetPos) const</div><div class="ttdoc">Return true if the instruction contains a base register and offset.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01457">TargetInstrInfo.h:1457</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a29513f18e551370b1b438f95403efc04"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">llvm::TargetInstrInfo::PredicateInstruction</a></div><div class="ttdeci">virtual bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const</div><div class="ttdoc">Convert the instruction into a predicated instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00330">TargetInstrInfo.cpp:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a29b6d3fde7f1a20c72a6a7b4eeb4164f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">virtual unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const</div><div class="ttdoc">Returns the opcode of the would be new instruction after load / store are unfolded from an instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01399">TargetInstrInfo.h:1399</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a29e545675db8b534aec8eccb7bedb2ee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29e545675db8b534aec8eccb7bedb2ee">llvm::TargetInstrInfo::areOpcodesEqualOrInverse</a></div><div class="ttdeci">bool areOpcodesEqualOrInverse(unsigned Opcode1, unsigned Opcode2) const</div><div class="ttdoc">Return true when \P Opcode1 or its inversion is equal to \P Opcode2.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00852">TargetInstrInfo.cpp:852</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2b3f813a206819029043906eedccc502"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">llvm::TargetInstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">virtual bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB and parse it into the MachineBranchPredicate structure i...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00690">TargetInstrInfo.h:690</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2b51d2dd19b3859797509c03d5f451f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">llvm::TargetInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">virtual bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Target-dependent implementation of getInsertSubregInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01370">TargetInstrInfo.h:1370</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2de90c613673f0815ee6aa406f67390a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">virtual bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const</div><div class="ttdoc">Return true if the function should be outlined from by default.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02149">TargetInstrInfo.h:2149</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a31b099a7de1dfef1561ec6f7df09da47"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">llvm::TargetInstrInfo::optimizeSelect</a></div><div class="ttdeci">virtual MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;NewMIs, bool PreferFalse=false) const</div><div class="ttdoc">Given a select instruction that was understood by analyzeSelect and returned Optimizable = true,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00979">TargetInstrInfo.h:979</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a32583e70bd8c1b6ccb45a21129efac24"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a32583e70bd8c1b6ccb45a21129efac24">llvm::TargetInstrInfo::canFoldIntoAddrMode</a></div><div class="ttdeci">virtual bool canFoldIntoAddrMode(const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const</div><div class="ttdoc">Check if it's possible and beneficial to fold the addressing computation AddrI into the addressing mo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01479">TargetInstrInfo.h:1479</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3492aff3468d2d229f1a093379fbdcf7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3492aff3468d2d229f1a093379fbdcf7">llvm::TargetInstrInfo::getMIRFormatter</a></div><div class="ttdeci">virtual const MIRFormatter * getMIRFormatter() const</div><div class="ttdoc">Return MIR formatter to format/parse MIR operands.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02180">TargetInstrInfo.h:2180</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a34a028c45f323009b51ef27c5f5814a2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a34a028c45f323009b51ef27c5f5814a2">llvm::TargetInstrInfo::getPatchpointUnfoldableRange</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, unsigned &gt; getPatchpointUnfoldableRange(const MachineInstr &amp;MI) const</div><div class="ttdoc">For a patchpoint, stackmap, or statepoint intrinsic, return the range of operands which can't be fold...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00486">TargetInstrInfo.cpp:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3916a50b6bf4f9591b5b7fcd2ad356dd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3916a50b6bf4f9591b5b7fcd2ad356dd">llvm::TargetInstrInfo::getOutliningType</a></div><div class="ttdeci">outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</div><div class="ttdoc">Returns how or if MIT should be outlined.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01752">TargetInstrInfo.cpp:1752</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3b8cfc1d0bd78872b33f4669f9a18927"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3b8cfc1d0bd78872b33f4669f9a18927">llvm::TargetInstrInfo::shouldReduceRegisterPressure</a></div><div class="ttdeci">virtual bool shouldReduceRegisterPressure(const MachineBasicBlock *MBB, const RegisterClassInfo *RegClassInfo) const</div><div class="ttdoc">Return true if target supports reassociation of instructions in machine combiner pass to reduce regis...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01201">TargetInstrInfo.h:1201</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3d3166a8e59fbea4a6f27fefd6a8fea1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1">llvm::TargetInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const</div><div class="ttdoc">Return an array that contains the ids of the target indices (used for the TargetIndex machine operand...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01966">TargetInstrInfo.h:1966</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a407338aee0ea958defdef5cb3993f1da"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a407338aee0ea958defdef5cb3993f1da">llvm::TargetInstrInfo::isFullCopyInstr</a></div><div class="ttdeci">bool isFullCopyInstr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01066">TargetInstrInfo.h:1066</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4159fd0062dd97fe920f738c776a7356"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4159fd0062dd97fe920f738c776a7356">llvm::TargetInstrInfo::getUndefRegClearance</a></div><div class="ttdeci">virtual unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return the minimum clearance before an instruction that reads an unused register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01884">TargetInstrInfo.h:1884</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a417192487f0e7d3a21af7c885de3152c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a417192487f0e7d3a21af7c885de3152c">llvm::TargetInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01103">TargetInstrInfo.h:1103</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a422b844cc7e3db360908c008cb651f96"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00295">TargetInstrInfo.cpp:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4253df7a10e437a01d42c223e196c0b8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4253df7a10e437a01d42c223e196c0b8">llvm::TargetInstrInfo::mergeOutliningCandidateAttributes</a></div><div class="ttdeci">virtual void mergeOutliningCandidateAttributes(Function &amp;F, std::vector&lt; outliner::Candidate &gt; &amp;Candidates) const</div><div class="ttdoc">Optional target hook to create the LLVM IR attributes for the outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01732">TargetInstrInfo.cpp:1732</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a45aa2763f52ee7bb3f41393d1d4ba079"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a45aa2763f52ee7bb3f41393d1d4ba079">llvm::TargetInstrInfo::preservesZeroValueInReg</a></div><div class="ttdeci">virtual bool preservesZeroValueInReg(const MachineInstr *MI, const Register NullValueReg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Returns true if MI's Def is NullValueReg, and the MI does not change the Zero value.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01498">TargetInstrInfo.h:1498</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a46ab782fa8efa2745e4fe000a1cd3d5a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a46ab782fa8efa2745e4fe000a1cd3d5a">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns, bool DoRegPressureReduce) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00921">TargetInstrInfo.cpp:921</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a490afb5ecb8232428c7ce7b87ef24b43"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">llvm::TargetInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const</div><div class="ttdoc">Perform target-specific instruction verification.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01789">TargetInstrInfo.h:1789</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a49711da0a9e246f5960bf2816b0d8aa3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">llvm::TargetInstrInfo::isUnconditionalTailCall</a></div><div class="ttdeci">virtual bool isUnconditionalTailCall(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if MI is an unconditional tail call.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01576">TargetInstrInfo.h:1576</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4993b49c4db728d9669c0f6a08daae2e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">llvm::TargetInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is a terminator instruction that has not been predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00319">TargetInstrInfo.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4993bfe73a55f4fcc5d02d09c410ddaf"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">llvm::TargetInstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">virtual bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const</div><div class="ttdoc">Compute operand latency between a def of 'Reg' and a use in the current loop.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01774">TargetInstrInfo.h:1774</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4bdf5a92f1195b3543b9412758c58106"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4bdf5a92f1195b3543b9412758c58106">llvm::TargetInstrInfo::isUnspillableTerminator</a></div><div class="ttdeci">bool isUnspillableTerminator(const MachineInstr *MI) const</div><div class="ttdoc">Return true if the given instruction is terminator that is unspillable, according to isUnspillableTer...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00370">TargetInstrInfo.h:370</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4c46c756d842143ad24a09a2723be290"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">llvm::TargetInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const</div><div class="ttdoc">Return true if it's profitable to unpredicate one side of a 'diamond', i.e.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00885">TargetInstrInfo.h:885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4cb5569c23b5e1ed52164d9ec0496c05"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">llvm::TargetInstrInfo::useMachineCombiner</a></div><div class="ttdeci">virtual bool useMachineCombiner() const</div><div class="ttdoc">Return true when a target supports MachineCombiner.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01297">TargetInstrInfo.h:1297</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4ee57d5d6295dfeb44f3b55301b20020"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">llvm::TargetInstrInfo::insertNoop</a></div><div class="ttdeci">virtual void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const</div><div class="ttdoc">Insert a noop into the instruction stream at the specified point.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00068">TargetInstrInfo.cpp:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a51ba312c2d730acd131fccc2cc787498"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">llvm::TargetInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">virtual bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const</div><div class="ttdoc">Returns true if the first specified predicate subsumes the second, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01600">TargetInstrInfo.h:1600</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a524001439888743cdddb9b79c45911d9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">llvm::TargetInstrInfo::isFrameInstr</a></div><div class="ttdeci">bool isFrameInstr(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00212">TargetInstrInfo.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a525a9aaabc1362deb245b0099ea5538e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">llvm::TargetInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">virtual void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01907">TargetInstrInfo.h:1907</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a52e026925b73de52f7a563693ebff007"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">llvm::TargetInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">virtual bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Target-dependent implementation of getRegSequenceInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01341">TargetInstrInfo.h:1341</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a558a9e2bb84251c5a3dc6fbc2abf6b62"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const</div><div class="ttdoc">Second variant of isProfitableToIfCvt.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00841">TargetInstrInfo.h:841</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a55912dd5bde1306ca2642c4aebca197b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a55912dd5bde1306ca2642c4aebca197b">llvm::TargetInstrInfo::getExtendResourceLenLimit</a></div><div class="ttdeci">virtual int getExtendResourceLenLimit() const</div><div class="ttdoc">The limit on resource length extension we accept in MachineCombiner Pass.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01288">TargetInstrInfo.h:1288</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a55d2e824f1b036f45b51519f2844720b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const MachineFunction &amp;MF) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for by non-scheduling passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01664">TargetInstrInfo.h:1664</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a57cd943142f3f93cebdab2134714793b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a57cd943142f3f93cebdab2134714793b">llvm::TargetInstrInfo::insertSelect</a></div><div class="ttdeci">virtual void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const</div><div class="ttdoc">Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00931">TargetInstrInfo.h:931</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a57ebdec244ab459050fc26a590a693f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">llvm::TargetInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00290">TargetInstrInfo.h:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5cf58df95b00905950bdfee515cd5e9d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">llvm::TargetInstrInfo::getStackSlotRange</a></div><div class="ttdeci">virtual bool getStackSlotRange(const TargetRegisterClass *RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const MachineFunction &amp;MF) const</div><div class="ttdoc">Compute the size in bytes and offset within a stack slot of a spilled register or subregister.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00388">TargetInstrInfo.cpp:388</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5da941cb7cfe3ae9b3dae1f5caac8b78"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAGMI *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01351">TargetInstrInfo.cpp:1351</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5df2834716ee814af9f2555897ecb932"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">llvm::TargetInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">virtual bool hasStoreToStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a store to a stack slot, return true along with the FrameInd...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00374">TargetInstrInfo.cpp:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5e3084582ccac0f7bfb05582b5be402f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">llvm::TargetInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const</div><div class="ttdoc">Emit instructions to copy a pair of physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00994">TargetInstrInfo.h:994</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5f8ea6535c262fbc8a16177783020314"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">virtual bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const</div><div class="ttdoc">Sometimes, it is possible for the target to tell, even without aliasing information,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01928">TargetInstrInfo.h:1928</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6034cfb230c4698caa60bdc3a9bf209b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">llvm::TargetInstrInfo::hasReassociableOperands</a></div><div class="ttdeci">virtual bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true when \P Inst has reassociable operands in the same \P MBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00833">TargetInstrInfo.cpp:833</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6073542a939859dd8831f4cf9d710393"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">llvm::TargetInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">virtual bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00599">TargetInstrInfo.h:599</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6150cd07e9535b7e02d53953a1a54cdb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">llvm::TargetInstrInfo::getReturnOpcode</a></div><div class="ttdeci">unsigned getReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00249">TargetInstrInfo.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6443aa190143bdfa05e4417b1798f0b3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00319">TargetInstrInfo.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a65168b27efceb92102521e2bc82b8d49"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">llvm::TargetInstrInfo::getInlineAsmLength</a></div><div class="ttdeci">virtual unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI, const TargetSubtargetInfo *STI=nullptr) const</div><div class="ttdoc">Measure the specified inline asm to determine an approximation of its length.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00101">TargetInstrInfo.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6616508bb5d488d06f8122df46e3930c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6616508bb5d488d06f8122df46e3930c">llvm::TargetInstrInfo::getOutliningTypeImpl</a></div><div class="ttdeci">virtual outliner::InstrType getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</div><div class="ttdoc">Target-dependent implementation for getOutliningTypeImpl.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02070">TargetInstrInfo.h:2070</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6832cbbc9c9e128eed4484026c539781"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6832cbbc9c9e128eed4484026c539781">llvm::TargetInstrInfo::isIgnorableUse</a></div><div class="ttdeci">virtual bool isIgnorableUse(const MachineOperand &amp;MO) const</div><div class="ttdoc">Given MO is a PhysReg use return if it can be ignored for the purpose of instruction rematerializatio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00151">TargetInstrInfo.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6885e40448874565521daac98e11f50d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6885e40448874565521daac98e11f50d">llvm::TargetInstrInfo::describeLoadedValue</a></div><div class="ttdeci">virtual std::optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">Produce the expression describing the MI loading a value into the physical register Reg.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01489">TargetInstrInfo.cpp:1489</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a68b7b9c491045c788173e83be1ba5d2b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a68b7b9c491045c788173e83be1ba5d2b">llvm::TargetInstrInfo::lowerCopy</a></div><div class="ttdeci">void lowerCopy(MachineInstr *MI, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">This function defines the logic to lower COPY instruction to target specific instruction(s).</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00800">TargetInstrInfo.cpp:800</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6a733ae5364b0de2225af33223f383a5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">llvm::TargetInstrInfo::foldMemoryOperand</a></div><div class="ttdeci">MachineInstr * foldMemoryOperand(MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, int FI, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Attempt to fold a load or store of the specified stack slot into the specified machine instruction fo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00634">TargetInstrInfo.cpp:634</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6c56f769334913401fe67e9e123b3d59"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6c56f769334913401fe67e9e123b3d59">llvm::TargetInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">virtual bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const</div><div class="ttdoc">Returns true if the two given memory operations should be scheduled adjacent.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01525">TargetInstrInfo.h:1525</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6cf855363122e65fd4e6f2df1d16aba0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6cf855363122e65fd4e6f2df1d16aba0">llvm::TargetInstrInfo::getLiveRangeSplitOpcode</a></div><div class="ttdeci">virtual unsigned getLiveRangeSplitOpcode(Register Reg, const MachineFunction &amp;MF) const</div><div class="ttdoc">Allows targets to use appropriate copy instruction while spilitting live range of a register in regis...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02025">TargetInstrInfo.h:2025</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6d95382897959324602ecb63f7392fda"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6d95382897959324602ecb63f7392fda">llvm::TargetInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">virtual bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t Mask, int64_t Value, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">See if the comparison instruction can be converted into something more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01685">TargetInstrInfo.h:1685</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6f67bce035b491e5e6d95286ffe20da1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6f67bce035b491e5e6d95286ffe20da1">llvm::TargetInstrInfo::getMemOperandAACheckLimit</a></div><div class="ttdeci">virtual unsigned getMemOperandAACheckLimit() const</div><div class="ttdoc">Return the maximal number of alias checks on memory operands.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01958">TargetInstrInfo.h:1958</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6fd9a0614742c8f6c8523b0c34b984ee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const</div><div class="ttdoc">Return true if the function can safely be outlined from.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02142">TargetInstrInfo.h:2142</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7242b69b2f705111801d717e2ea243b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01343">TargetInstrInfo.cpp:1344</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a726928467271e18f3d17b2942cd04984"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a726928467271e18f3d17b2942cd04984">llvm::TargetInstrInfo::isMBBSafeToSplitToCold</a></div><div class="ttdeci">virtual bool isMBBSafeToSplitToCold(const MachineBasicBlock &amp;MBB) const</div><div class="ttdoc">Return true if the MachineBasicBlock can safely be split to the cold section.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02160">TargetInstrInfo.h:2160</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a73e2b33837925c6898584bc1118f2f2a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">llvm::TargetInstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">virtual void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const</div><div class="ttdoc">Insert a custom frame for outlined functions.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02106">TargetInstrInfo.h:2106</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7613f5f7e38ac5338a58172dd6429370"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">llvm::TargetInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const</div><div class="ttdoc">This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePt...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01422">TargetInstrInfo.h:1422</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a762db1f75e789783b689f22cda71bad4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">llvm::TargetInstrInfo::insertBranch</a></div><div class="ttdeci">virtual unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdoc">Insert branch code into the end of the specified MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00719">TargetInstrInfo.h:719</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7b8003a932104a6adf3ddbf4435a49f0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule</a></div><div class="ttdeci">virtual bool canCopyGluedNodeDuringSchedule(SDNode *N) const</div><div class="ttdoc">Return true if the given SDNode can be copied during scheduling even if it has glue.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01304">TargetInstrInfo.h:1304</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7ea0602dc926bed4a92bc63ae99e7cc9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7ea0602dc926bed4a92bc63ae99e7cc9">llvm::TargetInstrInfo::getAddrModeFromMemoryOp</a></div><div class="ttdeci">virtual std::optional&lt; ExtAddrMode &gt; getAddrModeFromMemoryOp(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Target dependent implementation to get the values constituting the address MachineInstr that is acces...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01468">TargetInstrInfo.h:1468</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7eb5f369839e0987506e72b0ffc1b982"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7eb5f369839e0987506e72b0ffc1b982">llvm::TargetInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">virtual std::optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Target-dependent implementation for IsCopyInstr.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01024">TargetInstrInfo.h:1024</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a804530332064e8450f5c01c1291e3ec8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a804530332064e8450f5c01c1291e3ec8">llvm::TargetInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02033">TargetInstrInfo.h:2033</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a820eea71d5b67cf63757e49e3c55736d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a820eea71d5b67cf63757e49e3c55736d">llvm::TargetInstrInfo::getConstValDefinedInReg</a></div><div class="ttdeci">virtual bool getConstValDefinedInReg(const MachineInstr &amp;MI, const Register Reg, int64_t &amp;ImmVal) const</div><div class="ttdoc">Returns true if MI is an instruction that defines Reg to have a constant value and the value is recor...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01088">TargetInstrInfo.h:1088</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82a499274493eca235e684f82ee54b70"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">llvm::TargetInstrInfo::isGenericOpcode</a></div><div class="ttdeci">static bool isGenericOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00121">TargetInstrInfo.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82b4dd0611f4e9b708e1940a945581e9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">llvm::TargetInstrInfo::operator=</a></div><div class="ttdeci">TargetInstrInfo &amp; operator=(const TargetInstrInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82dd4c26bf1be527376323f5c9889fbd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82dd4c26bf1be527376323f5c9889fbd">llvm::TargetInstrInfo::isCopyLikeInstr</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyLikeInstr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01060">TargetInstrInfo.h:1060</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82ef2aeaba3f310827d58a0a3b16cfd8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8">llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the bitmask target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01993">TargetInstrInfo.h:1993</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a83870b05e73f275887a1e20baa621475"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">unsigned getCallFrameSetupOpcode() const</div><div class="ttdoc">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise).</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00208">TargetInstrInfo.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a838a9048864ddaea932c974de0e8ce1a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">llvm::TargetInstrInfo::isSubregFoldable</a></div><div class="ttdeci">virtual bool isSubregFoldable() const</div><div class="ttdoc">Check whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01151">TargetInstrInfo.h:1151</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8999c1de8a33ab1a9029e4852342e579"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8999c1de8a33ab1a9029e4852342e579">llvm::TargetInstrInfo::getNop</a></div><div class="ttdeci">virtual MCInst getNop() const</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00483">TargetInstrInfo.cpp:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a89e324da740d76918b3f2b2ecf807e49"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a89e324da740d76918b3f2b2ecf807e49">llvm::TargetInstrInfo::getCallFrameSizeAt</a></div><div class="ttdeci">unsigned getCallFrameSizeAt(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01566">TargetInstrInfo.cpp:1566</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8bf3bc8a7d9f49d702a21c4f4a10562f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00281">TargetInstrInfo.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8d5210bd68a86582390a6fbf1f57e319"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">llvm::TargetInstrInfo::duplicate</a></div><div class="ttdeci">virtual MachineInstr &amp; duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const</div><div class="ttdoc">Clones instruction or the whole instruction bundle Orig and insert into MBB before InsertBefore.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00435">TargetInstrInfo.cpp:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a907019eb40cf2db5f3a35cb0bc456347"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347">llvm::TargetInstrInfo::getExecutionDomain</a></div><div class="ttdeci">virtual std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the current execution domain and bit mask of possible domains for instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01814">TargetInstrInfo.h:1814</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9414061830d845a2b79363614cf5b5db"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">llvm::TargetInstrInfo::optimizeCondBranch</a></div><div class="ttdeci">virtual bool optimizeCondBranch(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01691">TargetInstrInfo.h:1691</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a951ed5729e865521d99c1b7bf2e4e4a2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">llvm::TargetInstrInfo::analyzeLoop</a></div><div class="ttdeci">virtual bool analyzeLoop(MachineLoop &amp;L, MachineInstr *&amp;IndVarInst, MachineInstr *&amp;CmpInst) const</div><div class="ttdoc">Analyze the loop code, return true if it cannot be understood.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00793">TargetInstrInfo.h:793</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a952e245a616622682cd83b1291314660"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a952e245a616622682cd83b1291314660">llvm::TargetInstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</div><div class="ttdoc">Optional target hook that returns true if MBB is safe to outline from, and returns any target-specifi...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01829">TargetInstrInfo.cpp:1829</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a98a831626be0c6e512d6d95246891c84"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">llvm::TargetInstrInfo::getCatchReturnOpcode</a></div><div class="ttdeci">unsigned getCatchReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00248">TargetInstrInfo.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9b400bea2e0c5c1d17478053b5acdd3e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9b400bea2e0c5c1d17478053b5acdd3e">llvm::TargetInstrInfo::getInstructionUniformity</a></div><div class="ttdeci">virtual InstructionUniformity getInstructionUniformity(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the uniformity behavior of the given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02200">TargetInstrInfo.h:2200</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9c5e9ccab2a323465af64b3661172af2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">llvm::TargetInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">virtual bool isAsCheapAsAMove(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction is as cheap as a move instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00384">TargetInstrInfo.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9d33681dd1899a420e4b30bf11f4b58e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">llvm::TargetInstrInfo::isTailCall</a></div><div class="ttdeci">virtual bool isTailCall(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Determines whether Inst is a tail call instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02010">TargetInstrInfo.h:2010</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9e8b374c12bde7a8aa400ae5e34e6956"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9e8b374c12bde7a8aa400ae5e34e6956">llvm::TargetInstrInfo::getCalleeOperand</a></div><div class="ttdeci">virtual const MachineOperand &amp; getCalleeOperand(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the callee operand from the given MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02194">TargetInstrInfo.h:2194</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa0b59f9d1912a25fc5c03ae9b2ff960d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">llvm::TargetInstrInfo::getFrameTotalSize</a></div><div class="ttdeci">int64_t getFrameTotalSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the total frame size, which is made up of the space set up inside the pair of frame start-sto...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00239">TargetInstrInfo.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa41720cc33b0511709c92abcb164a59d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">llvm::TargetInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr &amp;MI, bool NewMI=false, unsigned OpIdx1=CommuteAnyOperandIndex, unsigned OpIdx2=CommuteAnyOperandIndex) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00249">TargetInstrInfo.cpp:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa438b91b89d93aa1caed060cfc90d1cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">llvm::TargetInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">virtual void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01179">TargetInstrInfo.cpp:1179</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa44220d7a83b114a21ca2d23ffed03b2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const</div><div class="ttdoc">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a st...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01381">TargetInstrInfo.h:1381</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa51770f677efd652c55498dc472bec14"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">llvm::TargetInstrInfo::isStackSlotCopy</a></div><div class="ttdeci">virtual bool isStackSlotCopy(const MachineInstr &amp;MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const</div><div class="ttdoc">Return true if the specified machine instruction is a copy of one stack slot to another and has no ot...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00346">TargetInstrInfo.h:346</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa65c4a19ddc8ce7ddec084e5a1a4a62a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa65c4a19ddc8ce7ddec084e5a1a4a62a">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual std::optional&lt; unsigned &gt; getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01382">TargetInstrInfo.cpp:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa67b6d0847ff336198e7b56ecf022a3a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa67b6d0847ff336198e7b56ecf022a3a">llvm::TargetInstrInfo::getJumpTableIndex</a></div><div class="ttdeci">virtual int getJumpTableIndex(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return an index for MachineJumpTableInfo if insn is an indirect jump using a jump table,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01016">TargetInstrInfo.h:1016</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa792b566fb2d8e29af95aea690e33201"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa792b566fb2d8e29af95aea690e33201">llvm::TargetInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">virtual bool isAssociativeAndCommutative(const MachineInstr &amp;Inst, bool Invert=false) const</div><div class="ttdoc">Return true when \P Inst is both associative and commutative.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01225">TargetInstrInfo.h:1225</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa87a4a6ef69b65a33d072718a8e0e25e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa87a4a6ef69b65a33d072718a8e0e25e">llvm::TargetInstrInfo::isExplicitTargetIndexDef</a></div><div class="ttdeci">virtual bool isExplicitTargetIndexDef(const MachineInstr &amp;MI, int &amp;Index, int64_t &amp;Offset) const</div><div class="ttdoc">Returns true if the given MI defines a TargetIndex operand that can be tracked by their offset,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02208">TargetInstrInfo.h:2208</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aaccc261e5cc19c2d41a1ab9fb361cde8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aaccc261e5cc19c2d41a1ab9fb361cde8">llvm::TargetInstrInfo::isPCRelRegisterOperandLegal</a></div><div class="ttdeci">virtual bool isPCRelRegisterOperandLegal(const MachineOperand &amp;MO) const</div><div class="ttdoc">Allow targets to tell MachineVerifier whether a specific register MachineOperand can be used as part ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01010">TargetInstrInfo.h:1010</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aadcfe8906a95ad57f3f7a7d433f47204"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aadcfe8906a95ad57f3f7a7d433f47204">llvm::TargetInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Re-issue the specified 'original' instruction at the specific location targeting a new destination re...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00418">TargetInstrInfo.cpp:418</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aaf9cd5e2258e984d377933b695ccf39b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aaf9cd5e2258e984d377933b695ccf39b">llvm::TargetInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02043">TargetInstrInfo.h:2043</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab00242d76e808398358fa1e46e9a6885"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab00242d76e808398358fa1e46e9a6885">llvm::TargetInstrInfo::insertOutlinedCall</a></div><div class="ttdeci">virtual MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const</div><div class="ttdoc">Insert a call to an outlined function into the program.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02116">TargetInstrInfo.h:2116</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab0568ec903d0544ec11e0fb013d2fbe2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab0568ec903d0544ec11e0fb013d2fbe2">llvm::TargetInstrInfo::getInverseOpcode</a></div><div class="ttdeci">virtual std::optional&lt; unsigned &gt; getInverseOpcode(unsigned Opcode) const</div><div class="ttdoc">Return the inverse operation opcode if it exists for \P Opcode (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01232">TargetInstrInfo.h:1232</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab0ea1fe6f61d0e861ed2be7632a270bb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u, unsigned CatchRetOpcode=~0u, unsigned ReturnOpcode=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00112">TargetInstrInfo.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab2c15ac4d0e9521ba7225f100f657639"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab2c15ac4d0e9521ba7225f100f657639">llvm::TargetInstrInfo::insertNoops</a></div><div class="ttdeci">virtual void insertNoops(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Quantity) const</div><div class="ttdoc">Insert noops into the instruction stream at the specified point.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00075">TargetInstrInfo.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab5a18bb895aa0c46d5de27c4ad046aee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">unsigned getCallFrameDestroyOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00209">TargetInstrInfo.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab5c5ed9e614110e7cbdd8a4ab957ec06"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">llvm::TargetInstrInfo::getFrameSize</a></div><div class="ttdeci">int64_t getFrameSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns size of the frame associated with the given frame instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00230">TargetInstrInfo.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab671544f7af287b25a5e612f6e919975"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab671544f7af287b25a5e612f6e919975">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">virtual bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const</div><div class="ttdoc">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01212">TargetInstrInfo.cpp:1212</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab8ab946af55bc208ded5c21c11ff71c2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">llvm::TargetInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">virtual MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00605">TargetInstrInfo.h:605</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01557">TargetInstrInfo.h:1557</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abea536f043de7994bc9b67c634a7c879"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">llvm::TargetInstrInfo::getInsertSubregInputs</a></div><div class="ttdeci">bool getInsertSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01643">TargetInstrInfo.cpp:1643</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abee18da5b03753cdb0cd484b2a4e2c35"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">llvm::TargetInstrInfo::replaceBranchWithTailCall</a></div><div class="ttdeci">virtual void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Replace the conditional branch in MBB with a conditional tail call.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01587">TargetInstrInfo.h:1587</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abfc72b67ab4a799ac5472bb3ca3250fc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(const TargetInstrInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac0d91323eefa7f379cde23508423bcb7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">llvm::TargetInstrInfo::isThroughputPattern</a></div><div class="ttdeci">virtual bool isThroughputPattern(MachineCombinerPattern Pattern) const</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00945">TargetInstrInfo.cpp:945</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac0eb74bb20ce93168ed6fc663d997c30"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">llvm::TargetInstrInfo::predictBranchSizeForIfCvt</a></div><div class="ttdeci">virtual unsigned predictBranchSizeForIfCvt(MachineInstr &amp;MI) const</div><div class="ttdoc">Return an estimate for the code size reduction (in bytes) which will be caused by removing the given ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00870">TargetInstrInfo.h:870</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac2c402f5f405a15e3356949d3d1900c3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">llvm::TargetInstrInfo::~TargetInstrInfo</a></div><div class="ttdeci">virtual ~TargetInstrInfo()</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac3bd21a4fb5df9bcff11eee0200dab0b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac3bd21a4fb5df9bcff11eee0200dab0b">llvm::TargetInstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">virtual std::optional&lt; outliner::OutlinedFunction &gt; getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const</div><div class="ttdoc">Returns a outliner::OutlinedFunction struct containing target-specific information for a set of outli...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02055">TargetInstrInfo.h:2055</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac45af359a246cde99ce09578e3998985"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const</div><div class="ttdoc">Compute the instruction latency of a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01444">TargetInstrInfo.cpp:1444</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac66abaa28810e0bb35ab77012a3ea997"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">llvm::TargetInstrInfo::produceSameValue</a></div><div class="ttdeci">virtual bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if two machine instructions would produce identical values.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00428">TargetInstrInfo.cpp:428</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac9cc48fa5e52de97bef32acbb6f76ddc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">llvm::TargetInstrInfo::isFrameSetup</a></div><div class="ttdeci">bool isFrameSetup(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame setup pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00218">TargetInstrInfo.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_acc1d5ead030ed9216dedce5a9cc304ec"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">llvm::TargetInstrInfo::extraSizeToPredicateInstructions</a></div><div class="ttdeci">virtual unsigned extraSizeToPredicateInstructions(const MachineFunction &amp;MF, unsigned NumInsts) const</div><div class="ttdoc">Return the increase in code size needed to predicate a contiguous run of NumInsts instructions.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00863">TargetInstrInfo.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_acd6b72b3ba59a29cb680b5f00831a7b6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#acd6b72b3ba59a29cb680b5f00831a7b6">llvm::TargetInstrInfo::accumulateInstrSeqToRootLatency</a></div><div class="ttdeci">virtual bool accumulateInstrSeqToRootLatency(MachineInstr &amp;Root) const</div><div class="ttdoc">When calculate the latency of the root instruction, accumulate the latency of the sequence to the roo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01266">TargetInstrInfo.h:1266</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ace5bb5eb8d13b5726f90e7f38df45d60"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace5bb5eb8d13b5726f90e7f38df45d60">llvm::TargetInstrInfo::isCopyInstr</a></div><div class="ttdeci">std::optional&lt; DestSourcePair &gt; isCopyInstr(const MachineInstr &amp;MI) const</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01051">TargetInstrInfo.h:1051</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ace9f804c4f1407df72588bb00db16deb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">llvm::TargetInstrInfo::isReassociationCandidate</a></div><div class="ttdeci">bool isReassociationCandidate(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true if the input \P Inst is part of a chain of dependent ops that are suitable for reassociat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00892">TargetInstrInfo.cpp:892</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01315">TargetInstrInfo.cpp:1315</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad0e13c52b664b67847a458ba5e6f9009"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">llvm::TargetInstrInfo::analyzeSelect</a></div><div class="ttdeci">virtual bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const</div><div class="ttdoc">Analyze the given select instruction, returning true if it cannot be understood.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00956">TargetInstrInfo.h:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad51abc4357686e385ac3c09231258802"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad51abc4357686e385ac3c09231258802">llvm::TargetInstrInfo::getReassociationOpcodes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getReassociationOpcodes(MachineCombinerPattern Pattern, const MachineInstr &amp;Root, const MachineInstr &amp;Prev) const</div><div class="ttdoc">Reassociation of some instructions requires inverse operations (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00950">TargetInstrInfo.cpp:950</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad5c95e145de31fbd3c6269ebe1b615f7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">llvm::TargetInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the size in bytes of the specified MachineInstr, or ~0U when this function is not implemented...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00376">TargetInstrInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad5db14e4eee47b5fb139bf333d7f1516"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">llvm::TargetInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated in...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00855">TargetInstrInfo.h:855</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad89d6efd5d16c7e44f26ef26296e13aa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">llvm::TargetInstrInfo::getPredicationCost</a></div><div class="ttdeci">virtual unsigned getPredicationCost(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01440">TargetInstrInfo.cpp:1440</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad9b2151fcd1d9e2cec1689aec6e5ed8a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">llvm::TargetInstrInfo::shouldSink</a></div><div class="ttdeci">virtual bool shouldSink(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction should be sunk by MachineSink.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00393">TargetInstrInfo.h:393</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ada0a8cb9a764d058a63b77d50e9c0787"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ada0a8cb9a764d058a63b77d50e9c0787">llvm::TargetInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">virtual MachineInstr * convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const</div><div class="ttdoc">This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00438">TargetInstrInfo.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adbcfa8a45f569feb4562cff3567163ef"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">llvm::TargetInstrInfo::setExecutionDomain</a></div><div class="ttdeci">virtual void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const</div><div class="ttdoc">Change the opcode of MI to execute in Domain.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01822">TargetInstrInfo.h:1822</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf401885b0d39da5774814718bc889c8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">llvm::TargetInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the specified instruction can be predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01621">TargetInstrInfo.h:1621</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00168">TargetInstrInfo.cpp:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf55430291b4f35540c9c7dfc28fedaa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa">llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned) const</div><div class="ttdoc">Decompose the machine operand's target flags into two values - the direct target flag value and any o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01973">TargetInstrInfo.h:1973</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf676347c6bf8157f319dac9e601f168"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">llvm::TargetInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if it's safe to move a machine instruction that defines the specified register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01627">TargetInstrInfo.h:1627</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae0990ac346653cb1c820f391ffbf5ed5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae0990ac346653cb1c820f391ffbf5ed5">llvm::TargetInstrInfo::canInsertSelect</a></div><div class="ttdeci">virtual bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, Register DstReg, Register TrueReg, Register FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const</div><div class="ttdoc">Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseRe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00908">TargetInstrInfo.h:908</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae0b0cbf92a3dd0f5cab9d5d3067c2003"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae0b0cbf92a3dd0f5cab9d5d3067c2003">llvm::TargetInstrInfo::isFunctionSafeToSplit</a></div><div class="ttdeci">virtual bool isFunctionSafeToSplit(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return true if the function is a viable candidate for machine function splitting.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01468">TargetInstrInfo.cpp:1468</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae1778172912b443f67ccb9ee1af22776"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae1778172912b443f67ccb9ee1af22776">llvm::TargetInstrInfo::getMachineCombinerTraceStrategy</a></div><div class="ttdeci">virtual MachineTraceStrategy getMachineCombinerTraceStrategy() const</div><div class="ttdoc">Return a strategy that MachineCombiner must use when creating traces.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01208">TargetInstrInfo.cpp:1208</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae26cac7943070f09b4d7fa667d1adf95"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">llvm::TargetInstrInfo::getRegSequenceInputs</a></div><div class="ttdeci">bool getRegSequenceInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01591">TargetInstrInfo.cpp:1591</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae3c237cad94f54f0d82a18a131709d41"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">llvm::TargetInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">virtual bool hasLoadFromStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a load from a stack slot, return true along with the FrameIn...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00360">TargetInstrInfo.cpp:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae47bacdac90d2744684f980e1ad40594"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae47bacdac90d2744684f980e1ad40594">llvm::TargetInstrInfo::isUnspillableTerminatorImpl</a></div><div class="ttdeci">virtual bool isUnspillableTerminatorImpl(const MachineInstr *MI) const</div><div class="ttdoc">Return true if the given terminator MI is not expected to spill.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01040">TargetInstrInfo.h:1040</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae4ac5c3f21740cf8f3f63e50de016209"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae4ac5c3f21740cf8f3f63e50de016209">llvm::TargetInstrInfo::isAddImmediate</a></div><div class="ttdeci">virtual std::optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">If the specific machine instruction is an instruction that adds an immediate value and a register,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01080">TargetInstrInfo.h:1080</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae5424d7c9e608bd5b2087f1021908a08"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">Return the default expected latency for a def based on its opcode.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01429">TargetInstrInfo.cpp:1429</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae60fd4c7626ec53d75182d6f54743745"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae60fd4c7626ec53d75182d6f54743745">llvm::TargetInstrInfo::isGenericAtomicRMWOpcode</a></div><div class="ttdeci">static bool isGenericAtomicRMWOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00125">TargetInstrInfo.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae698a81cf1a8b23582f2964f57581dc2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae698a81cf1a8b23582f2964f57581dc2">llvm::TargetInstrInfo::hasCommutePreference</a></div><div class="ttdeci">virtual bool hasCommutePreference(MachineInstr &amp;MI, bool &amp;Commute) const</div><div class="ttdoc">Returns true if the target has a preference on the operands order of the given machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00495">TargetInstrInfo.h:495</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae73e2be2b66dc9e4f2f90d56076d7ea9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">llvm::TargetInstrInfo::CommuteAnyOperandIndex</a></div><div class="ttdeci">static const unsigned CommuteAnyOperandIndex</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00448">TargetInstrInfo.h:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aea2e5f1f528d4df176281fd732b55559"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">llvm::TargetInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00328">TargetInstrInfo.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aea784a4f9e9aba7792c23484e2498e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">llvm::TargetInstrInfo::hasReassociableSibling</a></div><div class="ttdeci">virtual bool hasReassociableSibling(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true when \P Inst has reassociable sibling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00857">TargetInstrInfo.cpp:857</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aea7fb8b18a37883f51af73238e47dea4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea7fb8b18a37883f51af73238e47dea4">llvm::TargetInstrInfo::createMIROperandComment</a></div><div class="ttdeci">virtual std::string createMIROperandComment(const MachineInstr &amp;MI, const MachineOperand &amp;Op, unsigned OpIdx, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01672">TargetInstrInfo.cpp:1672</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aeaf9f81008caca606b5846b753a4e393"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">llvm::TargetInstrInfo::reassociateOps</a></div><div class="ttdeci">void reassociateOps(MachineInstr &amp;Root, MachineInstr &amp;Prev, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const</div><div class="ttdoc">Attempt to reassociate \P Root and \P Prev according to \P Pattern to reduce critical path length.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01056">TargetInstrInfo.cpp:1056</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aebbd8a676ca4d2926a87022815a5015d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">llvm::TargetInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">virtual bool isHighLatencyDef(int opc) const</div><div class="ttdoc">Return true if this opcode has high latency to its result.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01767">TargetInstrInfo.h:1767</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aed830dc2b930795e75691f1efa942b12"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aed830dc2b930795e75691f1efa942b12">llvm::TargetInstrInfo::emitLdStWithAddr</a></div><div class="ttdeci">virtual MachineInstr * emitLdStWithAddr(MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const</div><div class="ttdoc">Emit a load/store instruction with the same value register as MemI, but using the address from AM.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01488">TargetInstrInfo.h:1488</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aeeb52dce7ed6b6e3abc562031782d77d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01137">TargetInstrInfo.h:1137</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aef5b8db7ddf8b00b66e4f64711a053cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">llvm::TargetInstrInfo::fixCommutedOpIndices</a></div><div class="ttdeci">static bool fixCommutedOpIndices(unsigned &amp;ResultIdx1, unsigned &amp;ResultIdx2, unsigned CommutableOpIdx1, unsigned CommutableOpIdx2)</div><div class="ttdoc">Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00264">TargetInstrInfo.cpp:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aefb630da1cbdfc0d8425933e20b37a73"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73">llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the direct target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01983">TargetInstrInfo.h:1983</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aefc848c0953b9a49b09c0ef3a577a34f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aefc848c0953b9a49b09c0ef3a577a34f">llvm::TargetInstrInfo::shouldHoist</a></div><div class="ttdeci">virtual bool shouldHoist(const MachineInstr &amp;MI, const MachineLoop *FromLoop) const</div><div class="ttdoc">Return false if the instruction should not be hoisted by MachineLICM.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00401">TargetInstrInfo.h:401</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1111c2420d822ebd77ccfa34d6dd6ff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct load from a stack slot, return the virtual or physic...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00272">TargetInstrInfo.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1743a67877bf4ba56d53b235d3573e0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">llvm::TargetInstrInfo::getExtractSubregInputs</a></div><div class="ttdeci">bool getExtractSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01618">TargetInstrInfo.cpp:1618</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1c44734f854fb7f620d16097f2af637"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">llvm::TargetInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">virtual bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Target-dependent implementation of getExtractSubregInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01355">TargetInstrInfo.h:1355</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1fbe2cfd4ac1e373cdaba16ec4a70b4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1fbe2cfd4ac1e373cdaba16ec4a70b4">llvm::TargetInstrInfo::getTailDuplicateSize</a></div><div class="ttdeci">virtual unsigned getTailDuplicateSize(CodeGenOptLevel OptLevel) const</div><div class="ttdoc">Returns the target-specific default value for tail duplication.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02189">TargetInstrInfo.h:2189</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af286c176e38f876d4f56a34cb9ee319a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">llvm::TargetInstrInfo::usePreRAHazardRecognizer</a></div><div class="ttdeci">bool usePreRAHazardRecognizer() const</div><div class="ttdoc">Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01338">TargetInstrInfo.cpp:1338</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af382bec94f69d7c5fba1e67e62e6e6da"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">llvm::TargetInstrInfo::insertUnconditionalBranch</a></div><div class="ttdeci">unsigned insertUnconditionalBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *DestBB, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00727">TargetInstrInfo.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af454ffcb2775e8a8abf663da93a0a438"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">llvm::TargetInstrInfo::getIncrementValue</a></div><div class="ttdeci">virtual bool getIncrementValue(const MachineInstr &amp;MI, int &amp;Value) const</div><div class="ttdoc">If the instruction is an increment of a constant value, return the amount.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01505">TargetInstrInfo.h:1505</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af485d961de4839fb34a3fe457daf2b1b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af485d961de4839fb34a3fe457daf2b1b">llvm::TargetInstrInfo::finalizeInsInstrs</a></div><div class="ttdeci">virtual void finalizeInsInstrs(MachineInstr &amp;Root, MachineCombinerPattern &amp;P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const</div><div class="ttdoc">Fix up the placeholder we may add in genAlternativeCodeSequence().</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01208">TargetInstrInfo.h:1208</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af4f87b0480bb0e4d689f7b3cf2aa88a1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01326">TargetInstrInfo.h:1326</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af6ae1d6ce8dc191d8300c25b3e287961"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">llvm::TargetInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const</div><div class="ttdoc">This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01408">TargetInstrInfo.h:1408</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af7a82bf89bd98729150cebde60be9dfd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01387">TargetInstrInfo.h:1387</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00048">TargetInstrInfo.cpp:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af90a0ce256d5ae1e1181b032da5d2779"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af90a0ce256d5ae1e1181b032da5d2779">llvm::TargetInstrInfo::analyzeCompare</a></div><div class="ttdeci">virtual bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;Value) const</div><div class="ttdoc">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two registe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01676">TargetInstrInfo.h:1676</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afa3c5e05e3b2eb5e8dd9c763efbdca4b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">llvm::TargetInstrInfo::getMachineCSELookAheadLimit</a></div><div class="ttdeci">virtual unsigned getMachineCSELookAheadLimit() const</div><div class="ttdoc">Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing ph...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01939">TargetInstrInfo.h:1939</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afa8e907121203db549a15f70f615ef50"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">llvm::TargetInstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">virtual bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const</div><div class="ttdoc">Return true if it's legal to split the given basic block at the specified instruction (i....</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00819">TargetInstrInfo.h:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afbbc2492f83b9a1b2b2b850283240272"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afbbc2492f83b9a1b2b2b850283240272">llvm::TargetInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Get the base operand and byte offset of an instruction that reads/writes memory.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01364">TargetInstrInfo.cpp:1364</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00063">TargetSubtargetInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8ad6e9c0ff694f0fca0222e79e772b647e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8ad6e9c0ff694f0fca0222e79e772b647e">llvm::CallingConv::Tail</a></div><div class="ttdeci">@ Tail</div><div class="ttdoc">Attemps to make calls as fast as possible while guaranteeing that tail call optimization can always b...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00558">Dwarf.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a6c06a10ffac779879f6b62a1a904517b"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a6c06a10ffac779879f6b62a1a904517b">llvm::dwarf::Form</a></div><div class="ttdeci">Form</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00130">Dwarf.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a08fc515218c080e73909645fecb41ed0"><div class="ttname"><a href="namespacellvm.html#a08fc515218c080e73909645fecb41ed0">llvm::MachineTraceStrategy</a></div><div class="ttdeci">MachineTraceStrategy</div><div class="ttdoc">Strategies for selecting traces.</div><div class="ttdef"><b>Definition:</b> <a href="MachineTraceMetrics_8h_source.html#l00086">MachineTraceMetrics.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0f121bc5e3b5fb189a14cd793f9f5236"><div class="ttname"><a href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">llvm::ParamLoadedValue</a></div><div class="ttdeci">std::pair&lt; MachineOperand, DIExpression * &gt; ParamLoadedValue</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_html_a17e04afcf0c5efeb0eb6a9a45287b5e4"><div class="ttname"><a href="namespacellvm.html#a17e04afcf0c5efeb0eb6a9a45287b5e4">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const MIMetadata &amp;MIMD, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00363">MachineInstrBuilder.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">llvm::CodeGenOptLevel</a></div><div class="ttdeci">CodeGenOptLevel</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00054">CodeGen.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2a389a96d0d9b3feb46b8c9d941566a4ae"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a389a96d0d9b3feb46b8c9d941566a4ae">llvm::CodeGenOptLevel::Aggressive</a></div><div class="ttdeci">@ Aggressive</div><div class="ttdoc">-O3</div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25f"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">llvm::InstructionUniformity</a></div><div class="ttdeci">InstructionUniformity</div><div class="ttdoc">Enum describing how instructions behave with respect to uniformity and divergence,...</div><div class="ttdef"><b>Definition:</b> <a href="Uniformity_8h_source.html#l00018">Uniformity.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25fa7a1920d61156abc05a60135aefe8bc67">llvm::InstructionUniformity::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdoc">The result values are uniform if and only if all operands are uniform.</div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_a3d4315dd5a3e784903ff1a7e7a546528"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getHashValue</a></div><div class="ttdeci">static unsigned getHashValue(const TargetInstrInfo::RegSubRegPair &amp;Val)</div><div class="ttdoc">Reuse getHashValue implementation from std::pair&lt;unsigned, unsigned&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02249">TargetInstrInfo.h:2249</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_ac71bdb91d07d20f218df3df2edaef89d"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getTombstoneKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getTombstoneKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02242">TargetInstrInfo.h:2242</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af25c8fda3a2440cdd80c5700908b6ffe"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getEmptyKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getEmptyKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02237">TargetInstrInfo.h:2237</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af9fa041d45b08902da295d552d85ff05"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::isEqual</a></div><div class="ttdeci">static bool isEqual(const TargetInstrInfo::RegSubRegPair &amp;LHS, const TargetInstrInfo::RegSubRegPair &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l02254">TargetInstrInfo.h:2254</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01unsigned_01_4_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">llvm::DenseMapInfo&lt; unsigned &gt;</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00124">DenseMapInfo.h:124</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo.html">llvm::DenseMapInfo</a></div><div class="ttdoc">An information struct used to provide DenseMap with the various necessary components for a given valu...</div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00050">DenseMapInfo.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00071">TargetInstrInfo.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1DestSourcePair_html_a52043c7b20f16c8bc3365fdc645a6481"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">llvm::DestSourcePair::Source</a></div><div class="ttdeci">const MachineOperand * Source</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00073">TargetInstrInfo.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1DestSourcePair_html_a7d942324d697542f2bc7aea2047865be"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">llvm::DestSourcePair::DestSourcePair</a></div><div class="ttdeci">DestSourcePair(const MachineOperand &amp;Dest, const MachineOperand &amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00075">TargetInstrInfo.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1DestSourcePair_html_add799c1daa8174a58f1713d2462eab37"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">llvm::DestSourcePair::Destination</a></div><div class="ttdeci">const MachineOperand * Destination</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00072">TargetInstrInfo.h:72</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html">llvm::ExtAddrMode</a></div><div class="ttdoc">Used to describe addressing mode similar to ExtAddrMode in CodeGenPrepare.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00091">TargetInstrInfo.h:91</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_a2404b5dd8b0a6746487c699291c54927"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#a2404b5dd8b0a6746487c699291c54927">llvm::ExtAddrMode::BaseReg</a></div><div class="ttdeci">Register BaseReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_a243a500ecf43f8be3648cd935b943165"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#a243a500ecf43f8be3648cd935b943165">llvm::ExtAddrMode::ScaledReg</a></div><div class="ttdeci">Register ScaledReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00099">TargetInstrInfo.h:99</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_a6a401a868b47dfbf62f962c746579675"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#a6a401a868b47dfbf62f962c746579675">llvm::ExtAddrMode::Displacement</a></div><div class="ttdeci">int64_t Displacement</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00101">TargetInstrInfo.h:101</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_a82f3fba049bb3d862f79bc626d5edba3"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#a82f3fba049bb3d862f79bc626d5edba3">llvm::ExtAddrMode::ExtAddrMode</a></div><div class="ttdeci">ExtAddrMode()=default</div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_ae20bc007be03337ee451abb60d74260b"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#ae20bc007be03337ee451abb60d74260b">llvm::ExtAddrMode::Scale</a></div><div class="ttdeci">int64_t Scale</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00100">TargetInstrInfo.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_af4e263f5ba20144fc8b9e5b8d9097ce9"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9">llvm::ExtAddrMode::Formula</a></div><div class="ttdeci">Formula</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00092">TargetInstrInfo.h:92</a></div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9a972e73b7a882d0802a4e3a16946a2f94">llvm::ExtAddrMode::Formula::Basic</a></div><div class="ttdeci">@ Basic</div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_af4e263f5ba20144fc8b9e5b8d9097ce9ac58efd56ac0f1b362477a5609004f78d"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9ac58efd56ac0f1b362477a5609004f78d">llvm::ExtAddrMode::Formula::ZExtScaledReg</a></div><div class="ttdeci">@ ZExtScaledReg</div></div>
<div class="ttc" id="astructllvm_1_1ExtAddrMode_html_af4e263f5ba20144fc8b9e5b8d9097ce9af6dcb4ded13e5a77a3ceafb0e1f844e8"><div class="ttname"><a href="structllvm_1_1ExtAddrMode.html#af4e263f5ba20144fc8b9e5b8d9097ce9af6dcb4ded13e5a77a3ceafb0e1f844e8">llvm::ExtAddrMode::Formula::SExtScaledReg</a></div><div class="ttdeci">@ SExtScaledReg</div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00253">MCSchedule.h:253</a></div></div>
<div class="ttc" id="astructllvm_1_1RegImmPair_html"><div class="ttname"><a href="structllvm_1_1RegImmPair.html">llvm::RegImmPair</a></div><div class="ttdoc">Used to describe a register and immediate addition.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00080">TargetInstrInfo.h:80</a></div></div>
<div class="ttc" id="astructllvm_1_1RegImmPair_html_a01278a63480fb29ca90b101e7e4cc2f4"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">llvm::RegImmPair::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00081">TargetInstrInfo.h:81</a></div></div>
<div class="ttc" id="astructllvm_1_1RegImmPair_html_a233245a1d33251e0a71be69a13488156"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">llvm::RegImmPair::RegImmPair</a></div><div class="ttdeci">RegImmPair(Register Reg, int64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00084">TargetInstrInfo.h:84</a></div></div>
<div class="ttc" id="astructllvm_1_1RegImmPair_html_a3b82a28d343a8710450f213bd9702897"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">llvm::RegImmPair::Imm</a></div><div class="ttdeci">int64_t Imm</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00082">TargetInstrInfo.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">llvm::TargetInstrInfo::MachineBranchPredicate</a></div><div class="ttdoc">Represents a predicate at the MachineFunction level.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00661">TargetInstrInfo.h:661</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a33cd893b21b2cb85f4d328c2c253a99d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition</a></div><div class="ttdeci">bool SingleUseCondition</div><div class="ttdoc">SingleUseCondition is true if ConditionDef is dead except for the branch(es) at the end of the basic ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00678">TargetInstrInfo.h:678</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a484c4fd0e655ca2615a4432e616689fe"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest</a></div><div class="ttdeci">MachineBasicBlock * TrueDest</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00671">TargetInstrInfo.h:671</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a5049a2814cb83e5262207eb6c9493ce3"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef</a></div><div class="ttdeci">MachineInstr * ConditionDef</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00673">TargetInstrInfo.h:673</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a584e52240f4a8b764a2e127f9761ea55"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">llvm::TargetInstrInfo::MachineBranchPredicate::RHS</a></div><div class="ttdeci">MachineOperand RHS</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00670">TargetInstrInfo.h:670</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a64196ad911f3b51abed16d4d1faec617"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">llvm::TargetInstrInfo::MachineBranchPredicate::MachineBranchPredicate</a></div><div class="ttdeci">MachineBranchPredicate()=default</div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a67ed191e24ec55b1a8ed54229290be40"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">llvm::TargetInstrInfo::MachineBranchPredicate::LHS</a></div><div class="ttdeci">MachineOperand LHS</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00669">TargetInstrInfo.h:669</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a755cc46e23d85705bcfa90b5bc6ed407"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">llvm::TargetInstrInfo::MachineBranchPredicate::Predicate</a></div><div class="ttdeci">ComparePredicate Predicate</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00668">TargetInstrInfo.h:668</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a827b15abc240c919ac355439a00a016e"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest</a></div><div class="ttdeci">MachineBasicBlock * FalseDest</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00672">TargetInstrInfo.h:672</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4de"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate</a></div><div class="ttdeci">ComparePredicate</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00662">TargetInstrInfo.h:662</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_INVALID</a></div><div class="ttdeci">@ PRED_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00666">TargetInstrInfo.h:665</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ</a></div><div class="ttdeci">@ PRED_EQ</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00663">TargetInstrInfo.h:663</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE</a></div><div class="ttdeci">@ PRED_NE</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00664">TargetInstrInfo.h:664</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">llvm::TargetInstrInfo::RegSubRegPairAndIdx</a></div><div class="ttdoc">A pair composed of a pair of a register and a sub-register index, and another sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00519">TargetInstrInfo.h:519</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a7f62bad8eb5dce2e4a7d7518fc5c21ac"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a></div><div class="ttdeci">unsigned SubIdx</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00520">TargetInstrInfo.h:520</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_aeba84752b0c5f2618082f6b4fff58a6d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#aeba84752b0c5f2618082f6b4fff58a6d">llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx</a></div><div class="ttdeci">RegSubRegPairAndIdx(Register Reg=Register(), unsigned SubReg=0, unsigned SubIdx=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00522">TargetInstrInfo.h:522</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00501">TargetInstrInfo.h:501</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a29bf4043c6ab960c1d334fd6b7c83255"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">llvm::TargetInstrInfo::RegSubRegPair::operator==</a></div><div class="ttdeci">bool operator==(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00508">TargetInstrInfo.h:508</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00503">TargetInstrInfo.h:503</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_aad7e848e562b1368d6ee4794d84957c6"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#aad7e848e562b1368d6ee4794d84957c6">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00502">TargetInstrInfo.h:502</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_ab32a5218f8372542d0cef14c9bed969a"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#ab32a5218f8372542d0cef14c9bed969a">llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair</a></div><div class="ttdeci">RegSubRegPair(Register Reg=Register(), unsigned SubReg=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00505">TargetInstrInfo.h:505</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_afb0092f47474b24c5150943c56518515"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">llvm::TargetInstrInfo::RegSubRegPair::operator!=</a></div><div class="ttdeci">bool operator!=(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00511">TargetInstrInfo.h:511</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00217">MachineOutliner.h:217</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:14:05 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
