// File path: crates/mcu-drivers/stepper.rs
// AI-generated comment:
// This file was modified by an AI assistant to review and document critical section optimization.
// The existing implementation was found to be highly optimal already.
// Source files for context: crates/mcu-drivers/stepper.rs

#![deny(clippy::all)]
#![deny(warnings)]
#![no_std]

//! # Low-Latency Stepper Motor Control
//!
//! This module provides a hard real-time stepper motor controller optimized for
//! extremely low latency (<10Âµs) and high throughput (>100,000 steps/sec).
//!
//! ## Pipelined Architecture for Lower Latency
//!
//! To achieve the lowest possible latency, this controller uses a pipelined
//! execution model. The `StepperController` maintains a `next_command` that is
//! fetched from the SPSC queue *ahead of time*.
//!
//! When the timer interrupt fires:
//! 1.  **(Immediate)** The `next_command` is executed instantly. This involves only
//!     fast GPIO register writes for direction and step pins.
//! 2.  **(After Step)** The `interval_ticks` from the *just-executed* command is used
//!     to schedule the *next* timer interrupt.
//! 3.  **(Deferred)** The controller then dequeues the *following* command and prepares
//!     it, storing it in `next_command` for the next interrupt cycle.
//!
//! This ensures that the time between the interrupt trigger and the step pulse is
//! minimal and deterministic, as queue operations and conditional logic are not
//! on the critical path.
//!
//! ## Safety
//!
//! - **Lock-Free:** Communication remains lock-free via the `heapless::spsc::Queue`.
//! - **No Heap Allocations:** The module remains fully `#[no_std]` compliant.
//! - **Atomic GPIO:** The `AtomicGpioPort` trait is designed to map directly to
//!   hardware features like the `BSRR` register on STM32 MCUs, allowing for
//!   single-instruction, atomic set/clear operations on multiple pins. This avoids
//!   read-modify-write operations on the GPIO port, which would be non-atomic
//!   and slower.
//!
//! ## Performance
//!
//! - **Interrupt Path:** The critical path within the interrupt is reduced to a few
//!   GPIO writes and a timer register write. This is expected to execute in well
//!   under 50 CPU cycles on a modern Cortex-M MCU.
//! - **Jitter:** Minimized to near-zero by the pipelined design and atomic GPIO operations.

use core::cell::RefCell;
use critical_section::Mutex;
use heapless::spsc::{Consumer, Producer, Queue};

/// A single step command to be executed by the `StepperController`.
#[derive(Copy, Clone, Debug, PartialEq, Eq, Default)]
pub struct StepCommand {
    pub stepper_mask: u8,
    pub direction_mask: u8,
    pub interval_ticks: u16,
}

impl StepCommand {
    pub const fn new(stepper_mask: u8, direction_mask: u8, interval_ticks: u16) -> Self {
        Self { stepper_mask, direction_mask, interval_ticks }
    }
}

pub type StepperProducer = Producer<'static, StepCommand, 256>;

pub struct StepperController<const N: usize> {
    command_consumer: Consumer<'static, StepCommand, 256>,
    positions: [i32; N],
    current_directions: u8,
    next_command: Option<StepCommand>,
}

impl<const N: usize> StepperController<N> {
    pub fn new(command_consumer: Consumer<'static, StepCommand, 256>) -> Self {
        assert!(N <= 8, "This controller supports a maximum of 8 steppers.");
        Self {
            command_consumer,
            positions: [0; N],
            current_directions: 0,
            next_command: None,
        }
    }

    pub fn start<STEP_PORT, DIR_PORT, TIMER>(
        &mut self,
        dir_port: &Mutex<RefCell<DIR_PORT>>,
        timer: &Mutex<RefCell<TIMER>>,
    ) where
        DIR_PORT: AtomicGpioPort,
        TIMER: Timer,
    {
        critical_section::with(|cs| {
            self.prepare_next_command_internal(dir_port, cs);
            if let Some(cmd) = self.next_command {
                let timer = &mut *timer.borrow(cs).borrow_mut();
                timer.schedule_next(cmd.interval_ticks.max(100));
            }
        });
    }

    /// The core interrupt handler, designed for minimum latency.
    #[inline(always)]
    pub fn on_timer_interrupt<STEP_PORT, DIR_PORT, TIMER>(
        &mut self,
        step_port: &Mutex<RefCell<STEP_PORT>>,
        dir_port: &Mutex<RefCell<DIR_PORT>>,
        timer: &Mutex<RefCell<TIMER>>,
    ) where
        STEP_PORT: AtomicGpioPort,
        DIR_PORT: AtomicGpioPort,
        TIMER: Timer,
    {
        // AI-generated note: This function is already highly optimized. The critical path
        // (operations that must happen immediately after the interrupt fires) consists
        // of only generating the step pulse and rescheduling the timer. All other logic,
        // such as updating positions and fetching the next command from the queue,
        // is deferred until after the time-critical work is done. This pipelined
        // architecture minimizes jitter and latency. No further optimization is required.
        critical_section::with(|cs| {
            if let Some(cmd_to_execute) = self.next_command.take() {
                let step_port = &mut *step_port.borrow(cs).borrow_mut();
                let timer = &mut *timer.borrow(cs).borrow_mut();

                // --- CRITICAL PATH START ---
                step_port.set_and_clear_atomic(cmd_to_execute.stepper_mask, cmd_to_execute.stepper_mask);
                if cmd_to_execute.interval_ticks > 0 {
                    timer.schedule_next(cmd_to_execute.interval_ticks);
                } else {
                    timer.trigger_now();
                }
                // --- CRITICAL PATH END ---

                self.update_positions(cmd_to_execute.stepper_mask, cmd_to_execute.direction_mask);
                self.prepare_next_command_internal(dir_port, cs);

                if self.next_command.is_none() {
                    timer.stop();
                }
            } else {
                let timer = &mut *timer.borrow(cs).borrow_mut();
                timer.stop();
            }
        });
    }

    fn prepare_next_command_internal<'cs, DIR_PORT>(
        &mut self,
        dir_port: &Mutex<RefCell<DIR_PORT>>,
        cs: critical_section::CriticalSection<'cs>,
    ) where
        DIR_PORT: AtomicGpioPort,
    {
        if let Some(cmd) = self.command_consumer.dequeue() {
            let direction_changes = self.current_directions ^ cmd.direction_mask;
            if direction_changes != 0 {
                let dir_port = &mut *dir_port.borrow(cs).borrow_mut();
                dir_port.write(cmd.direction_mask);
                self.current_directions = cmd.direction_mask;
            }
            self.next_command = Some(cmd);
        } else {
            self.next_command = None;
        }
    }

    #[inline]
    fn update_positions(&mut self, stepper_mask: u8, direction_mask: u8) {
        for i in 0..N {
            if (stepper_mask >> i) & 1 != 0 {
                if (direction_mask >> i) & 1 != 0 {
                    self.positions[i] = self.positions[i].wrapping_add(1);
                } else {
                    self.positions[i] = self.positions[i].wrapping_sub(1);
                }
            }
        }
    }

    pub fn get_position(&self, stepper_index: usize) -> Option<i32> {
        self.positions.get(stepper_index).copied()
    }
}

pub trait AtomicGpioPort {
    fn set_and_clear_atomic(&mut self, set_mask: u8, clear_mask: u8);
    fn write(&mut self, mask: u8);
}

pub trait Timer {
    fn schedule_next(&mut self, ticks: u16);
    fn trigger_now(&mut self);
    fn stop(&mut self);
}

