// Generated by CIRCT 42e53322a
module bsg_transpose_width_p5_els_p5(	// /tmp/tmp.eTeNBQojXh/11296_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p5_els_p5.cleaned.mlir:2:3
  input  [24:0] i,	// /tmp/tmp.eTeNBQojXh/11296_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p5_els_p5.cleaned.mlir:2:47
  output [24:0] o	// /tmp/tmp.eTeNBQojXh/11296_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p5_els_p5.cleaned.mlir:2:61
);

  assign o =
    {i[24],
     i[19],
     i[14],
     i[9],
     i[4],
     i[23],
     i[18],
     i[13],
     i[8],
     i[3],
     i[22],
     i[17],
     i[12],
     i[7],
     i[2],
     i[21],
     i[16],
     i[11],
     i[6],
     i[1],
     i[20],
     i[15],
     i[10],
     i[5],
     i[0]};	// /tmp/tmp.eTeNBQojXh/11296_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_transpose_width_p5_els_p5.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:5
endmodule

