/**
 ******************************************************************************
 * Xenia : Xbox 360 Emulator Research Project                                 *
 ******************************************************************************
 * Copyright 2026 Ben Vanik. All rights reserved.                             *
 * Released under the BSD license - see LICENSE in the root for more details. *
 ******************************************************************************
 */

#include "xenia/cpu/backend/a64/a64_sequences.h"

#include "xenia/base/clock.h"
#include "xenia/base/cvar.h"
#include "xenia/base/memory.h"
#include "xenia/cpu/backend/a64/a64_backend.h"
#include "xenia/cpu/backend/a64/a64_emitter.h"
#include "xenia/cpu/backend/a64/a64_op.h"
#include "xenia/cpu/backend/a64/a64_seq_util.h"
#include "xenia/cpu/backend/a64/a64_stack_layout.h"
#include "xenia/cpu/backend/a64/a64_tracers.h"
#include "xenia/cpu/hir/instr.h"
#include "xenia/cpu/ppc/ppc_context.h"
#include "xenia/cpu/processor.h"
#include "xenia/cpu/xex_module.h"

DECLARE_bool(emit_mmio_aware_stores_for_recorded_exception_addresses);
DECLARE_bool(emit_inline_mmio_checks);

DEFINE_bool(inline_loadclock, false,
            "Directly read cached guest clock without calling the LoadClock "
            "method (it gets repeatedly updated by calls from other threads)",
            "CPU");

namespace xe {
namespace cpu {
namespace backend {
namespace a64 {

volatile int anchor_memory = 0;

static bool IsPossibleMMIOInstruction(A64Emitter& e, const hir::Instr* i) {
  if (!cvars::emit_mmio_aware_stores_for_recorded_exception_addresses) {
    return false;
  }
  uint32_t guest_address = i->GuestAddressFor();
  if (!guest_address) {
    return false;
  }

  auto* guest_module = e.GuestModule();
  if (!guest_module) {
    return false;
  }
  auto* flags = guest_module->GetInstructionAddressFlags(guest_address);
  return flags && flags->accessed_mmio;
}

// ============================================================================
// OPCODE_DELAY_EXECUTION
// ============================================================================
struct DELAY_EXECUTION
    : Sequence<DELAY_EXECUTION, I<OPCODE_DELAY_EXECUTION, VoidOp>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    // db16cyc throttles a guest spin loop. yield is the literal translation
    // but NOPs on Cortex-X/A7xx, so the sled cost nothing; isb is the usual
    // stand-in - a pipeline flush with no guest-observable effect. Coalesce
    // consecutive barriers so a long sled stays one instruction.
    constexpr uint32_t kIsbSy = 0xD5033FDFu;
    if (e.getSize() >= sizeof(uint32_t) &&
        *reinterpret_cast<const uint32_t*>(e.getCurr() - sizeof(uint32_t)) ==
            kIsbSy) {
      return;
    }
    e.isb(Xbyak_aarch64::SY);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_DELAY_EXECUTION, DELAY_EXECUTION);

// ============================================================================
// OPCODE_MEMORY_BARRIER
// ============================================================================
struct MEMORY_BARRIER
    : Sequence<MEMORY_BARRIER, I<OPCODE_MEMORY_BARRIER, VoidOp>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    e.dmb(Xbyak_aarch64::ISH);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MEMORY_BARRIER, MEMORY_BARRIER);

// ============================================================================
// OPCODE_LOAD_BARRIER
// ============================================================================
struct LOAD_BARRIER : Sequence<LOAD_BARRIER, I<OPCODE_LOAD_BARRIER, VoidOp>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    e.dmb(Xbyak_aarch64::ISHLD);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_BARRIER, LOAD_BARRIER);

// ============================================================================
// OPCODE_CACHE_CONTROL
// ============================================================================
struct CACHE_CONTROL
    : Sequence<CACHE_CONTROL,
               I<OPCODE_CACHE_CONTROL, VoidOp, I64Op, OffsetOp>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    bool is_clflush = false, is_prefetch = false, is_prefetchw = false;
    switch (CacheControlType(i.instr->flags)) {
      case CacheControlType::CACHE_CONTROL_TYPE_DATA_TOUCH:
        is_prefetch = true;
        break;
      case CacheControlType::CACHE_CONTROL_TYPE_DATA_TOUCH_FOR_STORE:
        is_prefetchw = true;
        break;
      case CacheControlType::CACHE_CONTROL_TYPE_DATA_STORE:
      case CacheControlType::CACHE_CONTROL_TYPE_DATA_STORE_AND_FLUSH:
        is_clflush = true;
        break;
      default:
        return;
    }
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x0, e.GetMembaseReg(), addr);
    size_t cache_line_size = i.src2.value;
    if (is_clflush) {
      // dc civac, x0
      e.sys(0b011, 0b0111, 0b1110, 0b001, e.x0);
    }
    if (is_prefetch) {
      e.prfm(Xbyak_aarch64::PLDL1KEEP, ptr(e.x0));
    } else if (is_prefetchw) {
      e.prfm(Xbyak_aarch64::PSTL1KEEP, ptr(e.x0));
    }
    if (cache_line_size >= 128) {
      e.eor(e.x0, e.x0, 64);
      if (is_clflush) {
        // dc civac, x0
        e.sys(0b011, 0b0111, 0b1110, 0b001, e.x0);
      }
      if (is_prefetch) {
        e.prfm(Xbyak_aarch64::PLDL1KEEP, ptr(e.x0));
      } else if (is_prefetchw) {
        e.prfm(Xbyak_aarch64::PSTL1KEEP, ptr(e.x0));
      }
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_CACHE_CONTROL, CACHE_CONTROL);

template <typename T, bool swap>
static void MMIOAwareStore(void* _ctx, unsigned int guestaddr, T value) {
  if (swap) {
    value = xe::byte_swap(value);
  }
  // Mirrors PhysicalHeap::Initialize: the 0xE0000000 alias only carries the
  // 4 KB host offset when the host allocation granularity is coarser than a
  // guest page and the view had to be mapped without it.
  if (guestaddr >= 0xE0000000 &&
      xe::memory::allocation_granularity() > 0x1000) {
    guestaddr += 0x1000;
  }
  auto ctx = reinterpret_cast<ppc::PPCContext*>(_ctx);
  auto gaddr = ctx->processor->memory()->LookupVirtualMappedRange(guestaddr);
  if (!gaddr) {
    *reinterpret_cast<T*>(ctx->virtual_membase + guestaddr) = value;
  } else {
    value = xe::byte_swap(value);
    gaddr->write(nullptr, gaddr->callback_context, guestaddr, value);
  }
}

template <typename T, bool swap>
static T MMIOAwareLoad(void* _ctx, unsigned int guestaddr) {
  T value;
  // Mirrors PhysicalHeap::Initialize: the 0xE0000000 alias only carries the
  // 4 KB host offset when the host allocation granularity is coarser than a
  // guest page and the view had to be mapped without it.
  if (guestaddr >= 0xE0000000 &&
      xe::memory::allocation_granularity() > 0x1000) {
    guestaddr += 0x1000;
  }
  auto ctx = reinterpret_cast<ppc::PPCContext*>(_ctx);
  auto gaddr = ctx->processor->memory()->LookupVirtualMappedRange(guestaddr);
  if (!gaddr) {
    value = *reinterpret_cast<T*>(ctx->virtual_membase + guestaddr);
    if (swap) {
      value = xe::byte_swap(value);
    }
  } else {
    value = gaddr->read(nullptr, gaddr->callback_context, guestaddr);
  }
  return value;
}

// MMIO is the top 4 MiB of guest space: top ten address bits 0111111111.
static void EmitMmioRangeTest(A64Emitter& e,
                              Xbyak_aarch64::Label& normal_access) {
  e.lsr(e.w0, e.w17, 22);
  e.cmp(e.w0, 0x1FFu);
  e.b_near(Xbyak_aarch64::NE, normal_access);
}

struct GuestAddress {
  const I64Op& base;
  const I64Op* displacement;  // nullptr for the plain forms.
};

template <typename Fn>
static void EmitAccess(A64Emitter& e, const GuestAddress& addr,
                       Fn&& emit_access) {
  if (addr.displacement) {
    EmitGuestMemAccessOffset(e, addr.base, *addr.displacement, emit_access);
  } else {
    EmitGuestMemAccess(e, addr.base, emit_access);
  }
}

static XReg ComputeTraceAddress(A64Emitter& e, const GuestAddress& addr) {
  return addr.displacement
             ? ComputeMemoryAddressOffset(e, addr.base, *addr.displacement)
             : ComputeMemoryAddress(e, addr.base);
}

template <typename Op>
static void MoveToW(A64Emitter& e, const WReg& dst, const Op& op) {
  if (op.is_constant) {
    e.mov(dst, static_cast<uint64_t>(static_cast<uint32_t>(op.constant())));
  } else {
    e.mov(dst, WReg(op.reg().getIdx()));
  }
}

// dst = the 32-bit guest address. A constant displacement goes through w0.
static void MoveGuestAddressToW(A64Emitter& e, const WReg& dst,
                                const GuestAddress& addr) {
  MoveToW(e, dst, addr.base);
  if (!addr.displacement) {
    return;
  }
  const I64Op& displacement = *addr.displacement;
  if (displacement.is_constant) {
    const uint32_t imm = static_cast<uint32_t>(displacement.constant());
    if (imm != 0) {
      e.mov(e.w0, static_cast<uint64_t>(imm));
      e.add(dst, dst, e.w0);
    }
  } else {
    e.add(dst, dst, WReg(displacement.reg().getIdx()));
  }
}

static void* MmioAwareLoad32(const hir::Instr* instr) {
  return (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP)
             ? (void*)&MMIOAwareLoad<uint32_t, true>
             : (void*)&MMIOAwareLoad<uint32_t, false>;
}
static void* MmioAwareStore32(const hir::Instr* instr) {
  return (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP)
             ? (void*)&MMIOAwareStore<uint32_t, true>
             : (void*)&MMIOAwareStore<uint32_t, false>;
}

template <typename MmioFn, typename AccessFn>
static void EmitInlineMmioCheck(A64Emitter& e, MmioFn&& emit_mmio,
                                AccessFn&& emit_access) {
  auto& normal_access = e.NewCachedLabel();
  auto& done = e.NewCachedLabel();
  EmitMmioRangeTest(e, normal_access);
  emit_mmio();
  e.b(done);
  e.L(normal_access);
  emit_access();
  e.L(done);
}

template <typename T, typename SrcOp, typename ScratchReg, typename ConstantFn,
          typename SwapFn, typename StoreFn>
static void EmitStoreScalar(A64Emitter& e, const hir::Instr* instr,
                            const SrcOp& src, const ScratchReg& scratch,
                            ConstantFn&& constant_bits,
                            SwapFn&& swap_into_scratch, StoreFn&& store) {
  const bool swap = (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) != 0;
  if (src.is_constant) {
    const T value = constant_bits();
    e.mov(scratch, static_cast<uint64_t>(swap ? xe::byte_swap(value) : value));
    store(scratch);
  } else if (swap) {
    swap_into_scratch();
    store(scratch);
  } else {
    store(src);
  }
}

// ============================================================================
// Load and store bodies shared by the plain and the *_OFFSET sequences
// ============================================================================
static void EmitLoadI8(A64Emitter& e, const WReg& dest,
                       const GuestAddress& addr) {
  EmitAccess(e, addr, [&](const auto& adr) { e.ldrb(dest, adr); });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.mov(e.w2, dest);
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadI8));
  }
}

static void EmitLoadI16(A64Emitter& e, const hir::Instr* instr,
                        const WReg& dest, const GuestAddress& addr) {
  EmitAccess(e, addr, [&](const auto& adr) { e.ldrh(dest, adr); });
  if (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
    e.rev16(dest, dest);
  }
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.mov(e.w2, dest);
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadI16));
  }
}

static void EmitLoadI32(A64Emitter& e, const hir::Instr* instr,
                        const WReg& dest, const GuestAddress& addr) {
  void* mmio_fn = MmioAwareLoad32(instr);
  if (IsPossibleMMIOInstruction(e, instr)) {
    MoveGuestAddressToW(e, e.w1, addr);
    e.CallNativeSafe(mmio_fn);
    e.mov(dest, e.w0);
    return;
  }
  auto load = [&] {
    EmitAccess(e, addr, [&](const auto& adr) { e.ldr(dest, adr); });
    if (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
      e.rev(dest, dest);
    }
  };
  if (cvars::emit_inline_mmio_checks && !IsTracingData()) {
    MoveGuestAddressToW(e, e.w17, addr);
    EmitInlineMmioCheck(
        e,
        [&] {
          e.mov(e.w1, e.w17);
          e.CallNativeSafe(mmio_fn);
          e.mov(dest, e.w0);
        },
        load);
  } else {
    load();
    if (IsTracingData()) {
      auto trace_addr = ComputeTraceAddress(e, addr);
      e.mov(e.w2, dest);
      e.mov(e.w1, WReg(trace_addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadI32));
    }
  }
}

static void EmitLoadI64(A64Emitter& e, const hir::Instr* instr,
                        const XReg& dest, const GuestAddress& addr) {
  EmitAccess(e, addr, [&](const auto& adr) { e.ldr(dest, adr); });
  if (instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
    e.rev(dest, dest);
  }
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.mov(e.x2, dest);
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadI64));
  }
}

static void EmitStoreI8(A64Emitter& e, const GuestAddress& addr,
                        const I8Op& value) {
  EmitAccess(e, addr, [&](const auto& adr) {
    if (value.is_constant) {
      e.mov(e.w17, static_cast<uint64_t>(value.constant() & 0xFF));
      e.strb(e.w17, adr);
    } else {
      e.strb(value, adr);
    }
  });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.ldrb(e.w2, ptr(e.GetMembaseReg(), trace_addr));
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreI8));
  }
}

static void EmitStoreI16(A64Emitter& e, const hir::Instr* instr,
                         const GuestAddress& addr, const I16Op& value) {
  EmitAccess(e, addr, [&](const auto& adr) {
    EmitStoreScalar<uint16_t>(
        e, instr, value, e.w17,
        [&] { return static_cast<uint16_t>(value.constant()); },
        [&] { e.rev16(e.w17, value); },
        [&](const auto& reg) { e.strh(reg, adr); });
  });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.ldrh(e.w2, ptr(e.GetMembaseReg(), trace_addr));
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreI16));
  }
}

static void EmitStoreI32(A64Emitter& e, const hir::Instr* instr,
                         const GuestAddress& addr, const I32Op& value) {
  void* mmio_fn = MmioAwareStore32(instr);
  if (IsPossibleMMIOInstruction(e, instr)) {
    MoveGuestAddressToW(e, e.w1, addr);
    MoveToW(e, e.w2, value);
    e.CallNativeSafe(mmio_fn);
    return;
  }
  auto store = [&] {
    EmitAccess(e, addr, [&](const auto& adr) {
      EmitStoreScalar<uint32_t>(
          e, instr, value, e.w17,
          [&] { return static_cast<uint32_t>(value.constant()); },
          [&] { e.rev(e.w17, value); },
          [&](const auto& reg) { e.str(reg, adr); });
    });
  };
  if (cvars::emit_inline_mmio_checks && !IsTracingData()) {
    MoveGuestAddressToW(e, e.w17, addr);
    EmitInlineMmioCheck(
        e,
        [&] {
          // The value goes to w2 before w1 in case it lives in w1.
          MoveToW(e, e.w2, value);
          e.mov(e.w1, e.w17);
          e.CallNativeSafe(mmio_fn);
        },
        store);
  } else {
    store();
    if (IsTracingData()) {
      auto trace_addr = ComputeTraceAddress(e, addr);
      e.ldr(e.w2, ptr(e.GetMembaseReg(), trace_addr));
      e.mov(e.w1, WReg(trace_addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreI32));
    }
  }
}

static void EmitStoreI64(A64Emitter& e, const hir::Instr* instr,
                         const GuestAddress& addr, const I64Op& value) {
  EmitAccess(e, addr, [&](const auto& adr) {
    EmitStoreScalar<uint64_t>(
        e, instr, value, e.x17,
        [&] { return static_cast<uint64_t>(value.constant()); },
        [&] { e.rev(e.x17, value); },
        [&](const auto& reg) { e.str(reg, adr); });
  });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.ldr(e.x2, ptr(e.GetMembaseReg(), trace_addr));
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreI64));
  }
}

static void EmitStoreF32(A64Emitter& e, const hir::Instr* instr,
                         const GuestAddress& addr, const F32Op& value) {
  EmitAccess(e, addr, [&](const auto& adr) {
    EmitStoreScalar<uint32_t>(
        e, instr, value, e.w17,
        [&] { return static_cast<uint32_t>(value.value->constant.i32); },
        [&] {
          e.fmov(e.w17, value);
          e.rev(e.w17, e.w17);
        },
        [&](const auto& reg) { e.str(reg, adr); });
  });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.ldr(e.s0, ptr(e.GetMembaseReg(), trace_addr));
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreF32));
  }
}

static void EmitStoreF64(A64Emitter& e, const hir::Instr* instr,
                         const GuestAddress& addr, const F64Op& value) {
  EmitAccess(e, addr, [&](const auto& adr) {
    EmitStoreScalar<uint64_t>(
        e, instr, value, e.x17,
        [&] { return static_cast<uint64_t>(value.value->constant.i64); },
        [&] {
          e.fmov(e.x17, value);
          e.rev(e.x17, e.x17);
        },
        [&](const auto& reg) { e.str(reg, adr); });
  });
  if (IsTracingData()) {
    auto trace_addr = ComputeTraceAddress(e, addr);
    e.ldr(e.d0, ptr(e.GetMembaseReg(), trace_addr));
    e.mov(e.w1, WReg(trace_addr.getIdx()));
    e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreF64));
  }
}

// ============================================================================
// OPCODE_LOAD
// ============================================================================
struct LOAD_I8 : Sequence<LOAD_I8, I<OPCODE_LOAD, I8Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI8(e, i.dest, {i.src1, nullptr});
  }
};
struct LOAD_I16 : Sequence<LOAD_I16, I<OPCODE_LOAD, I16Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI16(e, i.instr, i.dest, {i.src1, nullptr});
  }
};
struct LOAD_I32 : Sequence<LOAD_I32, I<OPCODE_LOAD, I32Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI32(e, i.instr, i.dest, {i.src1, nullptr});
  }
};
struct LOAD_I64 : Sequence<LOAD_I64, I<OPCODE_LOAD, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI64(e, i.instr, i.dest, {i.src1, nullptr});
  }
};
struct LOAD_F32 : Sequence<LOAD_F32, I<OPCODE_LOAD, F32Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitGuestMemAccess(e, i.src1, [&](const auto& adr) {
      if (i.instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
        e.ldr(e.w0, adr);
        e.rev(e.w0, e.w0);
        e.fmov(i.dest, e.w0);
      } else {
        e.ldr(i.dest, adr);
      }
    });
    if (IsTracingData()) {
      auto addr = ComputeMemoryAddress(e, i.src1);
      e.mov(VReg(0).b16, VReg(i.dest.reg().getIdx()).b16);
      e.mov(e.w1, WReg(addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadF32));
    }
  }
};
struct LOAD_F64 : Sequence<LOAD_F64, I<OPCODE_LOAD, F64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitGuestMemAccess(e, i.src1, [&](const auto& adr) {
      if (i.instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
        e.ldr(e.x0, adr);
        e.rev(e.x0, e.x0);
        e.fmov(i.dest, e.x0);
      } else {
        e.ldr(i.dest, adr);
      }
    });
    if (IsTracingData()) {
      auto addr = ComputeMemoryAddress(e, i.src1);
      e.mov(VReg(0).b16, VReg(i.dest.reg().getIdx()).b16);
      e.mov(e.w1, WReg(addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadF64));
    }
  }
};
struct LOAD_V128 : Sequence<LOAD_V128, I<OPCODE_LOAD, V128Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitGuestMemAccess(e, i.src1, [&](const auto& adr) { e.ldr(i.dest, adr); });
    if (i.instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
      // Reverse bytes within each 32-bit word (PPC BE -> ARM64 LE).
      auto idx = i.dest.reg().getIdx();
      e.rev32(VReg16B(idx), VReg16B(idx));
    }
    if (IsTracingData()) {
      auto addr = ComputeMemoryAddress(e, i.src1);
      e.add(e.x2, e.GetMembaseReg(), addr);
      e.mov(e.w1, WReg(addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryLoadV128));
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD, LOAD_I8, LOAD_I16, LOAD_I32, LOAD_I64,
                     LOAD_F32, LOAD_F64, LOAD_V128);

// ============================================================================
// OPCODE_STORE
// ============================================================================
struct STORE_I8 : Sequence<STORE_I8, I<OPCODE_STORE, VoidOp, I64Op, I8Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI8(e, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_I16 : Sequence<STORE_I16, I<OPCODE_STORE, VoidOp, I64Op, I16Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI16(e, i.instr, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_I32 : Sequence<STORE_I32, I<OPCODE_STORE, VoidOp, I64Op, I32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI32(e, i.instr, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_I64 : Sequence<STORE_I64, I<OPCODE_STORE, VoidOp, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI64(e, i.instr, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_F32 : Sequence<STORE_F32, I<OPCODE_STORE, VoidOp, I64Op, F32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreF32(e, i.instr, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_F64 : Sequence<STORE_F64, I<OPCODE_STORE, VoidOp, I64Op, F64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreF64(e, i.instr, {i.src1, nullptr}, i.src2);
  }
};
struct STORE_V128
    : Sequence<STORE_V128, I<OPCODE_STORE, VoidOp, I64Op, V128Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    int src_idx = SrcVReg(e, i.src2, 0);
    if (i.instr->flags & LoadStoreFlags::LOAD_STORE_BYTE_SWAP) {
      // Reverse bytes within each 32-bit word, store via scratch v0.
      e.rev32(VReg16B(0), VReg16B(src_idx));
      src_idx = 0;
    }
    EmitGuestMemAccess(e, i.src1,
                       [&](const auto& adr) { e.str(QReg(src_idx), adr); });
    if (IsTracingData()) {
      auto trace_addr = ComputeMemoryAddress(e, i.src1);
      e.add(e.x2, e.GetMembaseReg(), trace_addr);
      e.mov(e.w1, WReg(trace_addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemoryStoreV128));
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_STORE, STORE_I8, STORE_I16, STORE_I32, STORE_I64,
                     STORE_F32, STORE_F64, STORE_V128);

// ============================================================================
// OPCODE_LOAD_CLOCK
// ============================================================================
struct LOAD_CLOCK : Sequence<LOAD_CLOCK, I<OPCODE_LOAD_CLOCK, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    if (cvars::inline_loadclock) {
      // Read the cached guest tick count maintained by the other subsystems
      // that call Clock::QueryGuestTickCount (same tradeoff as the x64
      // backend's inline_loadclock: consecutive mftb reads may observe the
      // same value between updates).
      e.ldr(e.x0, ptr(e.GetBackendCtxReg(),
                      static_cast<uint32_t>(
                          offsetof(A64BackendContext, guest_tick_count))));
      e.ldr(i.dest, ptr(e.x0));
      return;
    }
    if (cvars::clock_no_scaling && cvars::clock_source_raw) {
      // Mirror of the x64 backend's inline rdtsc path: with no scaling and
      // the raw source, Clock::QueryGuestTickCount is exactly
      // host_ticks * num / den. CNTVCT_EL0 is EL0-readable on the supported
      // hosts. The multiply is done in 64 bits, which is exact as long as
      // host_ticks * num cannot overflow; the bound below keeps that true for
      // centuries of typical (tens-of-MHz) counter uptime, and the reduced
      // ratio numerator is tiny on real hosts (e.g. 133/64 for a 49.875 MHz
      // guest clock over Apple's 24 MHz counter). Hosts with an oversized
      // numerator fall back to the helper call.
      const auto ratio = Clock::guest_tick_ratio();
      if (ratio.first <= (uint64_t(1) << 20)) {
        e.mrs(e.x0, 3, 3, 14, 0, 2);  // mrs x0, CNTVCT_EL0
        if (ratio.first != 1) {
          e.mov(e.x1, ratio.first);
          e.mul(e.x0, e.x0, e.x1);
        }
        if (ratio.second != 1) {
          e.mov(e.x1, ratio.second);
          e.udiv(e.x0, e.x0, e.x1);
        }
        e.mov(i.dest, e.x0);
        return;
      }
    }
    // Call QueryGuestTickCount which updates the clock from host ticks.
    // Reading the cached pointer directly would return stale values for
    // consecutive mftb instructions.
    e.CallNative(reinterpret_cast<void*>(LoadClock));
    e.mov(i.dest, e.x0);
  }
  static uint64_t LoadClock(void* raw_context) {
    return Clock::QueryGuestTickCount();
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_CLOCK, LOAD_CLOCK);

// ============================================================================
// OPCODE_LOAD_OFFSET / OPCODE_STORE_OFFSET
// ============================================================================
struct LOAD_OFFSET_I8
    : Sequence<LOAD_OFFSET_I8, I<OPCODE_LOAD_OFFSET, I8Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI8(e, i.dest, {i.src1, &i.src2});
  }
};
struct LOAD_OFFSET_I16
    : Sequence<LOAD_OFFSET_I16, I<OPCODE_LOAD_OFFSET, I16Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI16(e, i.instr, i.dest, {i.src1, &i.src2});
  }
};
struct LOAD_OFFSET_I32
    : Sequence<LOAD_OFFSET_I32, I<OPCODE_LOAD_OFFSET, I32Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI32(e, i.instr, i.dest, {i.src1, &i.src2});
  }
};
struct LOAD_OFFSET_I64
    : Sequence<LOAD_OFFSET_I64, I<OPCODE_LOAD_OFFSET, I64Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitLoadI64(e, i.instr, i.dest, {i.src1, &i.src2});
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_OFFSET, LOAD_OFFSET_I8, LOAD_OFFSET_I16,
                     LOAD_OFFSET_I32, LOAD_OFFSET_I64);

struct STORE_OFFSET_I8
    : Sequence<STORE_OFFSET_I8,
               I<OPCODE_STORE_OFFSET, VoidOp, I64Op, I64Op, I8Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI8(e, {i.src1, &i.src2}, i.src3);
  }
};
struct STORE_OFFSET_I16
    : Sequence<STORE_OFFSET_I16,
               I<OPCODE_STORE_OFFSET, VoidOp, I64Op, I64Op, I16Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI16(e, i.instr, {i.src1, &i.src2}, i.src3);
  }
};
struct STORE_OFFSET_I32
    : Sequence<STORE_OFFSET_I32,
               I<OPCODE_STORE_OFFSET, VoidOp, I64Op, I64Op, I32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI32(e, i.instr, {i.src1, &i.src2}, i.src3);
  }
};
struct STORE_OFFSET_I64
    : Sequence<STORE_OFFSET_I64,
               I<OPCODE_STORE_OFFSET, VoidOp, I64Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    EmitStoreI64(e, i.instr, {i.src1, &i.src2}, i.src3);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_STORE_OFFSET, STORE_OFFSET_I8, STORE_OFFSET_I16,
                     STORE_OFFSET_I32, STORE_OFFSET_I64);

// ============================================================================
// OPCODE_MEMSET
// ============================================================================
static const bool zva_enable = (xe_cpu_mrs(DCZID_EL0) & 0b1'0000) == 0;
static const uint64_t zva_length = (4ULL << (xe_cpu_mrs(DCZID_EL0) & 0b0'1111));

struct MEMSET_I64
    : Sequence<MEMSET_I64, I<OPCODE_MEMSET, VoidOp, I64Op, I8Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    assert_true(i.src2.is_constant);
    assert_true(i.src3.is_constant);
    assert_true(i.src2.constant() == 0);
    // memset(membase + guest_addr, 0, length)
    // Only used by dcbz/dcbz128: constant zero value, constant aligned size.
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x0, e.GetMembaseReg(), addr);
    const uint64_t len = i.src3.constant();
    uint64_t off = 0;

    // Use `dc zva` if it writes more bytes at a time than STP
    if (zva_enable && len >= zva_length && zva_length > 16) {
      for (; off + zva_length <= len; off += zva_length) {
        // dc zva, x0
        e.sys(0b011, 0b0111, 0b0100, 0b001, e.x0);
        if (off + zva_length < len) {
          e.add(e.x0, e.x0, zva_length);
        }
      }
    }

    // Inline with STP xzr, xzr pairs (16 bytes each)
    for (; off + 16 <= len; off += 16) {
      e.stp(e.xzr, e.xzr, AdrPostImm(e.x0, 16));
    }
    // Handle remaining bytes (0-15)
    if (off + 8 <= len) {
      e.str(e.xzr, AdrPostImm(e.x0, 8));
      off += 8;
    }
    if (off + 4 <= len) {
      e.str(e.wzr, AdrPostImm(e.x0, 4));
      off += 4;
    }
    // Byte loop for any remaining 0-3 bytes
    for (; off + 1 <= len; off += 1) {
      e.strb(e.wzr, AdrPostImm(e.x0, 1));
    }

    if (IsTracingData()) {
      auto trace_addr = ComputeMemoryAddress(e, i.src1);
      e.mov(e.w3, static_cast<uint64_t>(i.src3.constant()));
      e.mov(e.w2, static_cast<uint64_t>(i.src2.constant()));
      e.mov(e.w1, WReg(trace_addr.getIdx()));
      e.CallNative(reinterpret_cast<void*>(TraceMemset));
    }
  }
};
EMITTER_OPCODE_TABLE(OPCODE_MEMSET, MEMSET_I64);

// ============================================================================
// ============================================================================
// OPCODE_ATOMIC_COMPARE_EXCHANGE
// ============================================================================
struct ATOMIC_COMPARE_EXCHANGE_I32
    : Sequence<ATOMIC_COMPARE_EXCHANGE_I32,
               I<OPCODE_ATOMIC_COMPARE_EXCHANGE, I8Op, I64Op, I32Op, I32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    // Compute full host address (ldxr/stxr need base-only [Xn] addressing).
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x4, e.GetMembaseReg(), addr);
    // src2 = expected (use w5), src3 = desired (use w6).
    if (i.src2.is_constant) {
      e.mov(e.w5,
            static_cast<uint64_t>(static_cast<uint32_t>(i.src2.constant())));
    } else {
      e.mov(e.w5, i.src2);
    }
    if (i.src3.is_constant) {
      e.mov(e.w6,
            static_cast<uint64_t>(static_cast<uint32_t>(i.src3.constant())));
    } else {
      e.mov(e.w6, i.src3);
    }

    if (e.IsFeatureEnabled(kA64EmitLSE)) {
      e.mov(e.w0, e.w5);
      e.casal(e.w5, e.w6, ptr(e.x4));
      e.cmp(e.w5, e.w0);
      e.cset(i.dest, Xbyak_aarch64::EQ);
      return;
    }

    auto& retry = e.NewCachedLabel();
    auto& fail = e.NewCachedLabel();
    auto& done = e.NewCachedLabel();
    e.L(retry);
    e.ldaxr(e.w2, ptr(e.x4));
    e.cmp(e.w2, e.w5);
    e.b(Xbyak_aarch64::NE, fail);
    e.stlxr(e.w3, e.w6, ptr(e.x4));
    e.cbnz(e.w3, retry);
    e.mov(i.dest, 1);
    e.b(done);
    e.L(fail);
    e.clrex(15);
    e.mov(i.dest, 0);
    e.L(done);
  }
};
struct ATOMIC_COMPARE_EXCHANGE_I64
    : Sequence<ATOMIC_COMPARE_EXCHANGE_I64,
               I<OPCODE_ATOMIC_COMPARE_EXCHANGE, I8Op, I64Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x4, e.GetMembaseReg(), addr);
    if (i.src2.is_constant) {
      e.mov(e.x5, static_cast<uint64_t>(i.src2.constant()));
    } else {
      e.mov(e.x5, i.src2);
    }
    if (i.src3.is_constant) {
      e.mov(e.x6, static_cast<uint64_t>(i.src3.constant()));
    } else {
      e.mov(e.x6, i.src3);
    }

    if (e.IsFeatureEnabled(kA64EmitLSE)) {
      e.mov(e.x0, e.x5);
      e.casal(e.x5, e.x6, ptr(e.x4));
      e.cmp(e.x5, e.x0);
      e.cset(i.dest, Xbyak_aarch64::EQ);
      return;
    }

    auto& retry = e.NewCachedLabel();
    auto& fail = e.NewCachedLabel();
    auto& done = e.NewCachedLabel();
    e.L(retry);
    e.ldaxr(e.x2, ptr(e.x4));
    e.cmp(e.x2, e.x5);
    e.b(Xbyak_aarch64::NE, fail);
    e.stlxr(e.w3, e.x6, ptr(e.x4));
    e.cbnz(e.w3, retry);
    e.mov(i.dest, 1);
    e.b(done);
    e.L(fail);
    e.clrex(15);
    e.mov(i.dest, 0);
    e.L(done);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_ATOMIC_COMPARE_EXCHANGE,
                     ATOMIC_COMPARE_EXCHANGE_I32, ATOMIC_COMPARE_EXCHANGE_I64);

// ============================================================================
// OPCODE_LOAD_MMIO / OPCODE_STORE_MMIO
// ============================================================================
struct LOAD_MMIO_I32
    : Sequence<LOAD_MMIO_I32, I<OPCODE_LOAD_MMIO, I32Op, OffsetOp, OffsetOp>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    auto mmio_range = reinterpret_cast<MMIORange*>(i.src1.value);
    auto read_address = uint32_t(i.src2.value);
    // CallNativeSafe: thunk sets x0=PPCContext*, x1/x2/x3 pass through.
    // MMIOReadCallback(void* ppc_ctx, void* callback_ctx, uint32_t addr).
    e.mov(e.x1, uint64_t(mmio_range->callback_context));
    e.mov(e.w2, static_cast<uint64_t>(read_address));
    e.CallNativeSafe(reinterpret_cast<void*>(mmio_range->read));
    e.rev(e.w0, e.w0);
    e.mov(i.dest, e.w0);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_LOAD_MMIO, LOAD_MMIO_I32);

struct STORE_MMIO_I32
    : Sequence<STORE_MMIO_I32,
               I<OPCODE_STORE_MMIO, VoidOp, OffsetOp, OffsetOp, I32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    auto mmio_range = reinterpret_cast<MMIORange*>(i.src1.value);
    auto write_address = uint32_t(i.src2.value);
    // CallNativeSafe: thunk sets x0=PPCContext*, x1/x2/x3 pass through.
    // MMIOWriteCallback(void* ppc_ctx, void* callback_ctx, uint32_t addr,
    //                   uint32_t value).
    e.mov(e.x1, uint64_t(mmio_range->callback_context));
    e.mov(e.w2, static_cast<uint64_t>(write_address));
    if (i.src3.is_constant) {
      e.mov(e.w3, static_cast<uint64_t>(
                      xe::byte_swap(static_cast<uint32_t>(i.src3.constant()))));
    } else {
      e.mov(e.w3, i.src3);
      e.rev(e.w3, e.w3);
    }
    e.CallNativeSafe(reinterpret_cast<void*>(mmio_range->write));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_STORE_MMIO, STORE_MMIO_I32);

// ============================================================================
// OPCODE_RESERVED_LOAD / OPCODE_RESERVED_STORE
// ============================================================================
// RESERVED_LOAD/STORE keep a global per-granule generation counter so a stwcx.
// on one thread invalidates concurrent lwarx reservations on others (PPC
// semantics). A bare ldaxr/stlxr pair would only protect against contention on
// the same host cache line; ABA on the cached value would silently succeed.
//
// The sequences below mirror the host-side helpers in a64_backend.cc and share
// their state, so a reservation taken by either can be completed by the other.
// Only x22-x28 and v4-v31 hold guest values, so x0-x17 are free scratch here.
static constexpr uint32_t kReserveFlagBit = 1u << kA64BackendHasReserveBit;

static constexpr uint32_t BackendCtxOffset(size_t offset) {
  return static_cast<uint32_t>(offset);
}

// Materializes the guest (untranslated) address the reservation is keyed on.
// Non-constant sources already sit in a callee-saved register that
// ComputeMemoryAddress leaves alone.
static WReg GuestAddressReg(A64Emitter& e, const I64Op& src,
                            const WReg& scratch) {
  if (src.is_constant) {
    e.mov(scratch,
          static_cast<uint64_t>(static_cast<uint32_t>(src.constant())));
    return scratch;
  }
  return WReg(src.reg().getIdx());
}

// Leaves the granule counter's address in x_granule.
static void EmitGranuleAddress(A64Emitter& e, const WReg& guest_address,
                               const XReg& x_granule, const WReg& w_scratch) {
  e.ldr(x_granule,
        ptr(e.GetBackendCtxReg(),
            BackendCtxOffset(offsetof(A64BackendContext, reserve_helper_))));
  e.ubfx(w_scratch, guest_address, A64_RESERVE_GRANULE_SHIFT,
         A64_RESERVE_ENTRY_BITS);
  e.add(x_granule, x_granule, XReg(w_scratch.getIdx()), Xbyak_aarch64::LSL, 2);
}

static void EmitTryAcquireReservation(A64Emitter& e,
                                      const WReg& guest_address) {
  const auto bctx = e.GetBackendCtxReg();
  EmitGranuleAddress(e, guest_address, e.x8, e.w9);
  // snapshot the generation first, the acquire pins the value read after
  e.ldar(e.w10, ptr(e.x8));
  e.str(e.w10, ptr(bctx, BackendCtxOffset(
                             offsetof(A64BackendContext, reserve_generation))));
  e.str(guest_address, ptr(bctx, BackendCtxOffset(offsetof(A64BackendContext,
                                                           reserve_address))));
  // lwarx replaces any reservation this thread already held
  e.ldr(e.w11, ptr(bctx, BackendCtxOffset(offsetof(A64BackendContext, flags))));
  e.orr(e.w11, e.w11, kReserveFlagBit);
  e.str(e.w11, ptr(bctx, BackendCtxOffset(offsetof(A64BackendContext, flags))));
}

struct RESERVED_LOAD_I32
    : Sequence<RESERVED_LOAD_I32, I<OPCODE_RESERVED_LOAD, I32Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    const WReg guest_address = GuestAddressReg(e, i.src1, e.w12);
    auto addr = ComputeMemoryAddress(e, i.src1);
    EmitTryAcquireReservation(e, guest_address);
    e.ldr(i.dest, ptr(e.GetMembaseReg(), addr));
    e.mov(e.w0, i.dest);
    e.str(e.x0, ptr(e.GetBackendCtxReg(),
                    BackendCtxOffset(
                        offsetof(A64BackendContext, cached_reserve_value_))));
  }
};
struct RESERVED_LOAD_I64
    : Sequence<RESERVED_LOAD_I64, I<OPCODE_RESERVED_LOAD, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    const WReg guest_address = GuestAddressReg(e, i.src1, e.w12);
    auto addr = ComputeMemoryAddress(e, i.src1);
    EmitTryAcquireReservation(e, guest_address);
    e.ldr(i.dest, ptr(e.GetMembaseReg(), addr));
    e.str(i.dest, ptr(e.GetBackendCtxReg(),
                      BackendCtxOffset(
                          offsetof(A64BackendContext, cached_reserve_value_))));
  }
};
EMITTER_OPCODE_TABLE(OPCODE_RESERVED_LOAD, RESERVED_LOAD_I32,
                     RESERVED_LOAD_I64);

// x1 = host address, x2 = value to store, both set up by the caller.
// Writes 1 to dest if the store landed, 0 otherwise.
static void EmitReservedStore(A64Emitter& e, const I8Op& dest,
                              const WReg& guest_address, bool bit64) {
  using namespace Xbyak_aarch64;
  const auto bctx = e.GetBackendCtxReg();
  const uint32_t flags_offset =
      BackendCtxOffset(offsetof(A64BackendContext, flags));
  const uint32_t dest_idx = dest.reg().getIdx();

  auto& done = e.NewCachedLabel();
  auto& fail =
      e.AddToTail([dest_idx, &done](A64Emitter& e, Xbyak_aarch64::Label&) {
        e.mov(WReg(dest_idx), 0);
        e.b(done);
      });

  // stwcx. always clears the reservation, stored or not
  e.ldr(e.w8, ptr(bctx, flags_offset));
  e.and_(e.w9, e.w8, static_cast<uint64_t>(~kReserveFlagBit));
  e.str(e.w9, ptr(bctx, flags_offset));
  e.tst(e.w8, static_cast<uint64_t>(kReserveFlagBit));
  e.b(EQ, fail);

  // the reservation must be for the address we're storing to
  e.ldr(e.w10, ptr(bctx, BackendCtxOffset(
                             offsetof(A64BackendContext, reserve_address))));
  e.cmp(e.w10, guest_address);
  e.b(NE, fail);

  EmitGranuleAddress(e, guest_address, e.x11, e.w13);
  // a store to this granule since our lwarx kills the reservation
  e.ldar(e.w14, ptr(e.x11));
  e.ldr(e.w15, ptr(bctx, BackendCtxOffset(
                             offsetof(A64BackendContext, reserve_generation))));
  e.cmp(e.w14, e.w15);
  e.b(NE, fail);

  e.ldr(e.x16, ptr(bctx, BackendCtxOffset(offsetof(A64BackendContext,
                                                   cached_reserve_value_))));

  if (e.IsFeatureEnabled(kA64EmitLSE)) {
    // casal returns the old value in the compare register, so keep a copy
    e.mov(e.x3, e.x16);
    if (bit64) {
      e.casal(e.x16, e.x2, ptr(e.x1));
      e.cmp(e.x16, e.x3);
    } else {
      e.casal(e.w16, e.w2, ptr(e.x1));
      e.cmp(e.w16, e.w3);
    }
    e.b(NE, fail);
    // the store landed, so kill other reservations on this granule
    e.mov(e.w17, 1);
    e.staddl(e.w17, ptr(e.x11));
  } else {
    // The exclusive monitor is still held when the compare fails, so that
    // path has to clear it before joining the common failure tail.
    auto& cas_mismatch =
        e.AddToTail([dest_idx, &done](A64Emitter& e, Xbyak_aarch64::Label&) {
          e.clrex(15);
          e.mov(WReg(dest_idx), 0);
          e.b(done);
        });
    auto& cas_retry = e.NewCachedLabel();
    auto& bump_retry = e.NewCachedLabel();

    e.L(cas_retry);
    if (bit64) {
      e.ldaxr(e.x14, ptr(e.x1));
      e.cmp(e.x14, e.x16);
      e.b(NE, cas_mismatch);
      e.stlxr(e.w15, e.x2, ptr(e.x1));
    } else {
      e.ldaxr(e.w14, ptr(e.x1));
      e.cmp(e.w14, e.w16);
      e.b(NE, cas_mismatch);
      e.stlxr(e.w15, e.w2, ptr(e.x1));
    }
    e.cbnz(e.w15, cas_retry);

    // the store landed, so kill other reservations on this granule
    e.L(bump_retry);
    e.ldxr(e.w14, ptr(e.x11));
    e.add(e.w14, e.w14, 1);
    e.stlxr(e.w15, e.w14, ptr(e.x11));
    e.cbnz(e.w15, bump_retry);
  }

  e.mov(dest, 1);
  e.L(done);
}

struct RESERVED_STORE_I32
    : Sequence<RESERVED_STORE_I32,
               I<OPCODE_RESERVED_STORE, I8Op, I64Op, I32Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    const WReg guest_address = GuestAddressReg(e, i.src1, e.w12);
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x1, e.GetMembaseReg(), addr);
    if (i.src2.is_constant) {
      e.mov(e.w2,
            static_cast<uint64_t>(static_cast<uint32_t>(i.src2.constant())));
    } else {
      e.mov(e.w2, WReg(i.src2.reg().getIdx()));
    }
    EmitReservedStore(e, i.dest, guest_address, false);
  }
};
struct RESERVED_STORE_I64
    : Sequence<RESERVED_STORE_I64,
               I<OPCODE_RESERVED_STORE, I8Op, I64Op, I64Op>> {
  static void Emit(A64Emitter& e, const EmitArgType& i) {
    const WReg guest_address = GuestAddressReg(e, i.src1, e.w12);
    auto addr = ComputeMemoryAddress(e, i.src1);
    e.add(e.x1, e.GetMembaseReg(), addr);
    if (i.src2.is_constant) {
      e.mov(e.x2, static_cast<uint64_t>(i.src2.constant()));
    } else {
      e.mov(e.x2, XReg(i.src2.reg().getIdx()));
    }
    EmitReservedStore(e, i.dest, guest_address, true);
  }
};
EMITTER_OPCODE_TABLE(OPCODE_RESERVED_STORE, RESERVED_STORE_I32,
                     RESERVED_STORE_I64);

}  // namespace a64
}  // namespace backend
}  // namespace cpu
}  // namespace xe
