read_verilog ../top.v
proc
write_edif -top top result.out
