$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Fri Sep 01 18:41:47 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module MIPS_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 32 " instruction [31:0] $end
$var wire 1 # Zero_flag $end
$var wire 1 $ aluResult [31] $end
$var wire 1 % aluResult [30] $end
$var wire 1 & aluResult [29] $end
$var wire 1 ' aluResult [28] $end
$var wire 1 ( aluResult [27] $end
$var wire 1 ) aluResult [26] $end
$var wire 1 * aluResult [25] $end
$var wire 1 + aluResult [24] $end
$var wire 1 , aluResult [23] $end
$var wire 1 - aluResult [22] $end
$var wire 1 . aluResult [21] $end
$var wire 1 / aluResult [20] $end
$var wire 1 0 aluResult [19] $end
$var wire 1 1 aluResult [18] $end
$var wire 1 2 aluResult [17] $end
$var wire 1 3 aluResult [16] $end
$var wire 1 4 aluResult [15] $end
$var wire 1 5 aluResult [14] $end
$var wire 1 6 aluResult [13] $end
$var wire 1 7 aluResult [12] $end
$var wire 1 8 aluResult [11] $end
$var wire 1 9 aluResult [10] $end
$var wire 1 : aluResult [9] $end
$var wire 1 ; aluResult [8] $end
$var wire 1 < aluResult [7] $end
$var wire 1 = aluResult [6] $end
$var wire 1 > aluResult [5] $end
$var wire 1 ? aluResult [4] $end
$var wire 1 @ aluResult [3] $end
$var wire 1 A aluResult [2] $end
$var wire 1 B aluResult [1] $end
$var wire 1 C aluResult [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 K instruction[9]~input_o $end
$var wire 1 L instruction[31]~input_o $end
$var wire 1 M instruction[30]~input_o $end
$var wire 1 N instruction[29]~input_o $end
$var wire 1 O instruction[28]~input_o $end
$var wire 1 P instruction[27]~input_o $end
$var wire 1 Q instruction[26]~input_o $end
$var wire 1 R control|WideOr16~0_combout $end
$var wire 1 S instruction[4]~input_o $end
$var wire 1 T control|Selector20~0_combout $end
$var wire 1 U instruction[5]~input_o $end
$var wire 1 V instruction[1]~input_o $end
$var wire 1 W instruction[2]~input_o $end
$var wire 1 X instruction[3]~input_o $end
$var wire 1 Y instruction[0]~input_o $end
$var wire 1 Z control|WideOr1~0_combout $end
$var wire 1 [ control|Selector20~1_combout $end
$var wire 1 \ control|in2Mux~combout $end
$var wire 1 ] clock~input_o $end
$var wire 1 ^ clock~inputCLKENA0_outclk $end
$var wire 1 _ instruction[21]~input_o $end
$var wire 1 ` instruction[25]~input_o $end
$var wire 1 a instruction[22]~input_o $end
$var wire 1 b instruction[23]~input_o $end
$var wire 1 c instruction[24]~input_o $end
$var wire 1 d regmem|regMemory~1031_combout $end
$var wire 1 e ulaIn2|ulaIn2MuxOut[3]~4_combout $end
$var wire 1 f control|WideOr14~0_combout $end
$var wire 1 g control|WideOr12~0_combout $end
$var wire 1 h ulaIn1|Mux32~0_combout $end
$var wire 1 i ulaIn1|Mux5~0_combout $end
$var wire 1 j instruction[7]~input_o $end
$var wire 1 k ulaIn1|Mux7~0_combout $end
$var wire 1 l regmem|regMemory~1033_combout $end
$var wire 1 m ulaIn2|ulaIn2MuxOut[1]~1_combout $end
$var wire 1 n instruction[6]~input_o $end
$var wire 1 o regmem|regMemory~1032_combout $end
$var wire 1 p ulaIn2|ulaIn2MuxOut[0]~2_combout $end
$var wire 1 q ulaIn1|Mux6~0_combout $end
$var wire 1 r instruction[16]~input_o $end
$var wire 1 s instruction[20]~input_o $end
$var wire 1 t instruction[18]~input_o $end
$var wire 1 u instruction[19]~input_o $end
$var wire 1 v instruction[17]~input_o $end
$var wire 1 w regmem|regMemory~1027_combout $end
$var wire 1 x ulaIn1|Mux4~0_combout $end
$var wire 1 y ula|ShiftRight0~1_combout $end
$var wire 1 z instruction[8]~input_o $end
$var wire 1 { regmem|regMemory~1025_combout $end
$var wire 1 | ulaIn2|ulaIn2MuxOut[2]~3_combout $end
$var wire 1 } regmem|regMemory~1026_combout $end
$var wire 1 ~ ulaIn1|Mux2~0_combout $end
$var wire 1 !! regmem|regMemory~1029_combout $end
$var wire 1 "! regmem|outputData1[1]~feeder_combout $end
$var wire 1 #! ulaIn1|Mux1~0_combout $end
$var wire 1 $! regmem|regMemory~1030_combout $end
$var wire 1 %! ulaIn1|Mux0~0_combout $end
$var wire 1 &! regmem|regMemory~1028_combout $end
$var wire 1 '! ulaIn1|Mux3~0_combout $end
$var wire 1 (! ula|ShiftRight0~0_combout $end
$var wire 1 )! instruction[13]~input_o $end
$var wire 1 *! ulaIn1|Mux13~0_combout $end
$var wire 1 +! instruction[15]~input_o $end
$var wire 1 ,! ulaIn1|Mux15~0_combout $end
$var wire 1 -! instruction[12]~input_o $end
$var wire 1 .! ulaIn1|Mux12~0_combout $end
$var wire 1 /! instruction[14]~input_o $end
$var wire 1 0! ulaIn1|Mux14~0_combout $end
$var wire 1 1! ula|ShiftRight0~3_combout $end
$var wire 1 2! instruction[11]~input_o $end
$var wire 1 3! ulaIn1|Mux11~0_combout $end
$var wire 1 4! ulaIn1|Mux8~0_combout $end
$var wire 1 5! instruction[10]~input_o $end
$var wire 1 6! ulaIn1|Mux10~0_combout $end
$var wire 1 7! ulaIn1|Mux9~0_combout $end
$var wire 1 8! ula|ShiftRight0~2_combout $end
$var wire 1 9! ula|ShiftRight0~4_combout $end
$var wire 1 :! ula|ShiftLeft0~0_combout $end
$var wire 1 ;! ula|ShiftLeft0~1_combout $end
$var wire 1 <! ulaIn1|Mux16~0_combout $end
$var wire 1 =! regmem|regMemory~1024_combout $end
$var wire 1 >! ulaIn2|ulaIn2MuxOut[4]~0_combout $end
$var wire 1 ?! control|Selector12~0_combout $end
$var wire 1 @! control|Selector12~1_combout $end
$var wire 1 A! control|Selector14~0_combout $end
$var wire 1 B! control|WideOr7~0_combout $end
$var wire 1 C! control|Selector14~1_combout $end
$var wire 1 D! ula|Add0~0_combout $end
$var wire 1 E! ula|Add0~1_combout $end
$var wire 1 F! ula|Add0~140_cout $end
$var wire 1 G! ula|Add0~3_sumout $end
$var wire 1 H! ula|Add0~6_combout $end
$var wire 1 I! ula|LessThan0~0_combout $end
$var wire 1 J! ula|LessThan0~1_combout $end
$var wire 1 K! ula|LessThan0~2_combout $end
$var wire 1 L! ula|LessThan0~3_combout $end
$var wire 1 M! ula|LessThan0~4_combout $end
$var wire 1 N! ula|Mux31~1_combout $end
$var wire 1 O! control|WideOr5~0_combout $end
$var wire 1 P! control|Selector16~0_combout $end
$var wire 1 Q! control|WideOr3~0_combout $end
$var wire 1 R! control|Selector18~0_combout $end
$var wire 1 S! ula|Mux31~0_combout $end
$var wire 1 T! ula|Mux31~2_combout $end
$var wire 1 U! ula|Mux28~2_combout $end
$var wire 1 V! ula|Mux28~1_combout $end
$var wire 1 W! ula|ShiftRight0~5_combout $end
$var wire 1 X! ula|ShiftRight0~6_combout $end
$var wire 1 Y! ula|ShiftRight0~7_combout $end
$var wire 1 Z! ula|Mux30~1_combout $end
$var wire 1 [! ula|Mux30~2_combout $end
$var wire 1 \! ula|ShiftRight1~0_combout $end
$var wire 1 ]! ula|Add0~4 $end
$var wire 1 ^! ula|Add0~8_sumout $end
$var wire 1 _! ula|Mux28~0_combout $end
$var wire 1 `! ula|ShiftLeft0~2_combout $end
$var wire 1 a! ula|Mux30~0_combout $end
$var wire 1 b! ula|Mux30~3_combout $end
$var wire 1 c! ula|Mux30~5_combout $end
$var wire 1 d! ula|Mux31~3_combout $end
$var wire 1 e! ula|Mux30~4_combout $end
$var wire 1 f! ula|Mux30~6_combout $end
$var wire 1 g! ula|ShiftRight1~1_combout $end
$var wire 1 h! ula|ShiftRight1~2_combout $end
$var wire 1 i! ula|Mux30~8_combout $end
$var wire 1 j! ula|Mux30~7_combout $end
$var wire 1 k! ula|ShiftLeft0~3_combout $end
$var wire 1 l! ula|ShiftLeft0~4_combout $end
$var wire 1 m! ula|Mux29~0_combout $end
$var wire 1 n! ula|Add0~9 $end
$var wire 1 o! ula|Add0~12_sumout $end
$var wire 1 p! ula|ShiftRight0~9_combout $end
$var wire 1 q! ula|ShiftRight0~8_combout $end
$var wire 1 r! ula|ShiftRight0~10_combout $end
$var wire 1 s! ula|Mux29~1_combout $end
$var wire 1 t! ula|Mux29~2_combout $end
$var wire 1 u! ula|Mux29~3_combout $end
$var wire 1 v! ula|Mux29~4_combout $end
$var wire 1 w! ula|Mux29~5_combout $end
$var wire 1 x! ula|ShiftRight1~3_combout $end
$var wire 1 y! ula|ShiftLeft0~5_combout $end
$var wire 1 z! ula|Mux28~3_combout $end
$var wire 1 {! ula|Add0~13 $end
$var wire 1 |! ula|Add0~16_sumout $end
$var wire 1 }! ula|Mux28~4_combout $end
$var wire 1 ~! ula|ShiftRight0~13_combout $end
$var wire 1 !" ula|ShiftRight0~12_combout $end
$var wire 1 "" ula|ShiftRight0~11_combout $end
$var wire 1 #" ula|Mux28~5_combout $end
$var wire 1 $" ula|Mux28~6_combout $end
$var wire 1 %" ula|Mux28~7_combout $end
$var wire 1 &" ula|Mux28~8_combout $end
$var wire 1 '" ula|ShiftLeft0~6_combout $end
$var wire 1 (" ula|Mux27~0_combout $end
$var wire 1 )" ula|Mux4~0_combout $end
$var wire 1 *" ula|ShiftLeft0~7_combout $end
$var wire 1 +" ula|Mux27~1_combout $end
$var wire 1 ," ula|Add0~17 $end
$var wire 1 -" ula|Add0~20_sumout $end
$var wire 1 ." ula|ShiftRight1~4_combout $end
$var wire 1 /" ula|Mux27~2_combout $end
$var wire 1 0" ula|Mux27~3_combout $end
$var wire 1 1" ula|Mux27~4_combout $end
$var wire 1 2" ula|Mux27~5_combout $end
$var wire 1 3" ula|Mux26~3_combout $end
$var wire 1 4" ula|Mux26~1_combout $end
$var wire 1 5" ula|Add0~21 $end
$var wire 1 6" ula|Add0~24_sumout $end
$var wire 1 7" ula|ShiftRight1~5_combout $end
$var wire 1 8" ula|ShiftLeft0~8_combout $end
$var wire 1 9" ula|ShiftLeft0~9_combout $end
$var wire 1 :" ula|Mux26~0_combout $end
$var wire 1 ;" ula|Mux26~2_combout $end
$var wire 1 <" ula|Mux26~4_combout $end
$var wire 1 =" ula|Mux25~3_combout $end
$var wire 1 >" ula|Add0~25 $end
$var wire 1 ?" ula|Add0~28_sumout $end
$var wire 1 @" ula|Mux25~1_combout $end
$var wire 1 A" ula|ShiftRight1~6_combout $end
$var wire 1 B" ula|ShiftLeft0~10_combout $end
$var wire 1 C" ula|ShiftLeft0~11_combout $end
$var wire 1 D" ula|Mux25~0_combout $end
$var wire 1 E" ula|Mux25~2_combout $end
$var wire 1 F" ula|Mux25~4_combout $end
$var wire 1 G" ula|Mux24~3_combout $end
$var wire 1 H" ula|Add0~29 $end
$var wire 1 I" ula|Add0~32_sumout $end
$var wire 1 J" ula|Mux24~1_combout $end
$var wire 1 K" ula|ShiftLeft0~12_combout $end
$var wire 1 L" ula|Mux24~0_combout $end
$var wire 1 M" ula|ShiftRight1~7_combout $end
$var wire 1 N" ula|Mux24~2_combout $end
$var wire 1 O" ula|Mux24~4_combout $end
$var wire 1 P" ula|Mux23~2_combout $end
$var wire 1 Q" ula|Mux23~1_combout $end
$var wire 1 R" ula|Add0~33 $end
$var wire 1 S" ula|Add0~36_sumout $end
$var wire 1 T" ula|ShiftLeft0~13_combout $end
$var wire 1 U" ula|ShiftLeft0~14_combout $end
$var wire 1 V" ula|Mux23~0_combout $end
$var wire 1 W" ula|Mux23~4_combout $end
$var wire 1 X" ula|Mux23~3_combout $end
$var wire 1 Y" ula|ShiftRight1~9_combout $end
$var wire 1 Z" ula|Mux21~4_combout $end
$var wire 1 [" ula|Mux21~2_combout $end
$var wire 1 \" ula|Mux22~0_combout $end
$var wire 1 ]" ula|ShiftLeft0~15_combout $end
$var wire 1 ^" ula|ShiftLeft0~16_combout $end
$var wire 1 _" ula|ShiftRight1~8_combout $end
$var wire 1 `" ula|Mux21~0_combout $end
$var wire 1 a" ula|Add0~37 $end
$var wire 1 b" ula|Add0~40_sumout $end
$var wire 1 c" ula|Mux21~1_combout $end
$var wire 1 d" ula|Mux22~1_combout $end
$var wire 1 e" ula|Mux22~2_combout $end
$var wire 1 f" ula|Mux21~3_combout $end
$var wire 1 g" ula|Mux22~3_combout $end
$var wire 1 h" ula|Mux22~4_combout $end
$var wire 1 i" ula|Mux22~5_combout $end
$var wire 1 j" ula|Mux21~8_combout $end
$var wire 1 k" ula|Mux21~5_combout $end
$var wire 1 l" ula|Add0~41 $end
$var wire 1 m" ula|Add0~44_sumout $end
$var wire 1 n" ula|ShiftLeft0~17_combout $end
$var wire 1 o" ula|ShiftLeft0~18_combout $end
$var wire 1 p" ula|Mux21~6_combout $end
$var wire 1 q" ula|Mux21~7_combout $end
$var wire 1 r" ula|Mux21~9_combout $end
$var wire 1 s" ula|ShiftLeft0~19_combout $end
$var wire 1 t" ula|ShiftLeft0~20_combout $end
$var wire 1 u" ula|Add0~47_combout $end
$var wire 1 v" ula|ShiftRight1~10_combout $end
$var wire 1 w" ula|ShiftRight1~11_combout $end
$var wire 1 x" ula|Add0~48_combout $end
$var wire 1 y" ula|Add0~45 $end
$var wire 1 z" ula|Add0~50_sumout $end
$var wire 1 {" ula|Add0~53_combout $end
$var wire 1 |" ula|Mux31~4_combout $end
$var wire 1 }" ula|Mux20~0_combout $end
$var wire 1 ~" ula|Mux19~1_combout $end
$var wire 1 !# ula|ShiftLeft0~21_combout $end
$var wire 1 "# ula|ShiftLeft0~22_combout $end
$var wire 1 ## ula|Mux19~0_combout $end
$var wire 1 $# ula|ShiftRight1~12_combout $end
$var wire 1 %# ula|Add0~51 $end
$var wire 1 &# ula|Add0~55_sumout $end
$var wire 1 '# ula|Mux19~2_combout $end
$var wire 1 (# ula|Mux19~3_combout $end
$var wire 1 )# ula|Mux19~4_combout $end
$var wire 1 *# ula|Mux18~3_combout $end
$var wire 1 +# ula|Add0~56 $end
$var wire 1 ,# ula|Add0~59_sumout $end
$var wire 1 -# ula|ShiftLeft0~23_combout $end
$var wire 1 .# ula|ShiftLeft0~24_combout $end
$var wire 1 /# ula|Mux18~0_combout $end
$var wire 1 0# ula|Mux18~1_combout $end
$var wire 1 1# ula|ShiftRight1~13_combout $end
$var wire 1 2# ula|Mux18~2_combout $end
$var wire 1 3# ula|Mux18~4_combout $end
$var wire 1 4# ula|Mux17~3_combout $end
$var wire 1 5# ula|ShiftLeft0~25_combout $end
$var wire 1 6# ula|ShiftLeft0~26_combout $end
$var wire 1 7# ula|Mux17~0_combout $end
$var wire 1 8# ula|Mux17~1_combout $end
$var wire 1 9# ula|Add0~60 $end
$var wire 1 :# ula|Add0~63_sumout $end
$var wire 1 ;# ula|ShiftRight1~14_combout $end
$var wire 1 <# ula|Mux17~2_combout $end
$var wire 1 =# ula|Mux17~4_combout $end
$var wire 1 ># ula|ShiftRight0~14_combout $end
$var wire 1 ?# ula|ShiftRight0~15_combout $end
$var wire 1 @# ula|ShiftRight0~16_combout $end
$var wire 1 A# ula|ShiftLeft0~27_combout $end
$var wire 1 B# ula|ShiftLeft0~28_combout $end
$var wire 1 C# ula|Add0~66_combout $end
$var wire 1 D# ula|Add0~67_combout $end
$var wire 1 E# ula|Add0~72_combout $end
$var wire 1 F# ula|Add0~64 $end
$var wire 1 G# ula|Add0~69_sumout $end
$var wire 1 H# ula|Add0~73_combout $end
$var wire 1 I# ula|Mux31~5_combout $end
$var wire 1 J# ula|Mux16~0_combout $end
$var wire 1 K# ula|Mux0~1_combout $end
$var wire 1 L# ula|ShiftLeft0~29_combout $end
$var wire 1 M# ula|ShiftLeft0~30_combout $end
$var wire 1 N# ula|Mux15~2_combout $end
$var wire 1 O# ula|Mux0~0_combout $end
$var wire 1 P# ula|Mux28~9_combout $end
$var wire 1 Q# ula|Mux15~0_combout $end
$var wire 1 R# ula|Mux31~6_combout $end
$var wire 1 S# ula|Mux15~1_combout $end
$var wire 1 T# ula|Add0~70 $end
$var wire 1 U# ula|Add0~75_sumout $end
$var wire 1 V# ula|Mux15~3_combout $end
$var wire 1 W# ula|Mux15~4_combout $end
$var wire 1 X# ula|ShiftLeft0~31_combout $end
$var wire 1 Y# ula|Mux14~5_combout $end
$var wire 1 Z# ula|Mux14~10_combout $end
$var wire 1 [# ula|Mux5~0_combout $end
$var wire 1 \# ula|Mux11~0_combout $end
$var wire 1 ]# ula|Mux2~0_combout $end
$var wire 1 ^# ula|Mux14~9_combout $end
$var wire 1 _# ula|Mux14~8_combout $end
$var wire 1 `# ula|Mux14~11_combout $end
$var wire 1 a# ula|Mux14~6_combout $end
$var wire 1 b# ula|Mux14~7_combout $end
$var wire 1 c# ula|Add0~76 $end
$var wire 1 d# ula|Add0~79_sumout $end
$var wire 1 e# ula|Mux4~1_combout $end
$var wire 1 f# ula|Mux14~12_combout $end
$var wire 1 g# ula|Mux14~0_combout $end
$var wire 1 h# ula|Mux14~1_combout $end
$var wire 1 i# ula|Mux14~2_combout $end
$var wire 1 j# ula|Mux14~3_combout $end
$var wire 1 k# ula|Mux14~4_combout $end
$var wire 1 l# ula|Mux14~13_combout $end
$var wire 1 m# ula|Mux13~0_combout $end
$var wire 1 n# ula|ShiftLeft0~32_combout $end
$var wire 1 o# ula|Mux13~1_combout $end
$var wire 1 p# ula|Add0~80 $end
$var wire 1 q# ula|Add0~83_sumout $end
$var wire 1 r# ula|Mux13~2_combout $end
$var wire 1 s# ula|Mux13~3_combout $end
$var wire 1 t# ula|Mux13~4_combout $end
$var wire 1 u# ula|Mux12~2_combout $end
$var wire 1 v# ula|Add0~84 $end
$var wire 1 w# ula|Add0~87_sumout $end
$var wire 1 x# ula|Mux12~1_combout $end
$var wire 1 y# ula|Mux12~3_combout $end
$var wire 1 z# ula|Mux12~0_combout $end
$var wire 1 {# ula|Mux12~4_combout $end
$var wire 1 |# ula|Mux11~1_combout $end
$var wire 1 }# ula|Mux11~2_combout $end
$var wire 1 ~# ula|Mux11~4_combout $end
$var wire 1 !$ ula|Mux11~3_combout $end
$var wire 1 "$ ula|Mux11~5_combout $end
$var wire 1 #$ ula|Mux11~6_combout $end
$var wire 1 $$ ula|Add0~88 $end
$var wire 1 %$ ula|Add0~91_sumout $end
$var wire 1 &$ ula|Mux11~7_combout $end
$var wire 1 '$ ula|Mux10~0_combout $end
$var wire 1 ($ ula|Mux10~1_combout $end
$var wire 1 )$ ula|Mux10~2_combout $end
$var wire 1 *$ ula|Mux10~3_combout $end
$var wire 1 +$ ula|Add0~92 $end
$var wire 1 ,$ ula|Add0~95_sumout $end
$var wire 1 -$ ula|Mux10~4_combout $end
$var wire 1 .$ ula|Mux14~14_combout $end
$var wire 1 /$ ula|Mux9~0_combout $end
$var wire 1 0$ ula|ShiftLeft0~33_combout $end
$var wire 1 1$ ula|Mux9~1_combout $end
$var wire 1 2$ ula|Add0~96 $end
$var wire 1 3$ ula|Add0~99_sumout $end
$var wire 1 4$ ula|Mux2~1_combout $end
$var wire 1 5$ ula|Mux9~2_combout $end
$var wire 1 6$ ula|Mux9~3_combout $end
$var wire 1 7$ ula|Mux9~4_combout $end
$var wire 1 8$ ula|Mux8~3_combout $end
$var wire 1 9$ ula|Mux8~4_combout $end
$var wire 1 :$ ula|Add0~100 $end
$var wire 1 ;$ ula|Add0~103_sumout $end
$var wire 1 <$ ula|Mux8~5_combout $end
$var wire 1 =$ ula|Mux8~0_combout $end
$var wire 1 >$ ula|Mux8~1_combout $end
$var wire 1 ?$ ula|Mux8~2_combout $end
$var wire 1 @$ ula|Mux8~6_combout $end
$var wire 1 A$ ula|Mux7~0_combout $end
$var wire 1 B$ ula|Mux7~1_combout $end
$var wire 1 C$ ula|Mux7~2_combout $end
$var wire 1 D$ ula|Add0~104 $end
$var wire 1 E$ ula|Add0~107_sumout $end
$var wire 1 F$ ula|Mux7~3_combout $end
$var wire 1 G$ ula|Mux7~4_combout $end
$var wire 1 H$ ula|Mux7~5_combout $end
$var wire 1 I$ ula|Mux6~1_combout $end
$var wire 1 J$ ula|Mux6~0_combout $end
$var wire 1 K$ ula|Mux6~2_combout $end
$var wire 1 L$ ula|Add0~108 $end
$var wire 1 M$ ula|Add0~111_sumout $end
$var wire 1 N$ ula|Mux6~3_combout $end
$var wire 1 O$ ula|Mux6~4_combout $end
$var wire 1 P$ ula|Mux6~5_combout $end
$var wire 1 Q$ ula|Mux6~6_combout $end
$var wire 1 R$ ula|Add0~112 $end
$var wire 1 S$ ula|Add0~115_sumout $end
$var wire 1 T$ ula|Mux5~3_combout $end
$var wire 1 U$ ula|Mux5~4_combout $end
$var wire 1 V$ ula|Mux5~1_combout $end
$var wire 1 W$ ula|Mux5~2_combout $end
$var wire 1 X$ ula|Mux5~5_combout $end
$var wire 1 Y$ ula|Mux4~2_combout $end
$var wire 1 Z$ ula|ShiftLeft0~34_combout $end
$var wire 1 [$ ula|Mux4~3_combout $end
$var wire 1 \$ ula|Add0~116 $end
$var wire 1 ]$ ula|Add0~119_sumout $end
$var wire 1 ^$ ula|Mux4~4_combout $end
$var wire 1 _$ ula|Mux4~5_combout $end
$var wire 1 `$ ula|Mux4~6_combout $end
$var wire 1 a$ ula|Mux4~7_combout $end
$var wire 1 b$ ula|Mux4~8_combout $end
$var wire 1 c$ ula|Mux3~0_combout $end
$var wire 1 d$ ula|Mux3~1_combout $end
$var wire 1 e$ ula|Add0~120 $end
$var wire 1 f$ ula|Add0~123_sumout $end
$var wire 1 g$ ula|Mux3~2_combout $end
$var wire 1 h$ ula|Mux3~3_combout $end
$var wire 1 i$ ula|Mux3~4_combout $end
$var wire 1 j$ ula|Mux2~4_combout $end
$var wire 1 k$ ula|Mux2~5_combout $end
$var wire 1 l$ ula|Mux2~3_combout $end
$var wire 1 m$ ula|Mux2~6_combout $end
$var wire 1 n$ ula|Add0~124 $end
$var wire 1 o$ ula|Add0~127_sumout $end
$var wire 1 p$ ula|Mux2~2_combout $end
$var wire 1 q$ ula|Mux2~7_combout $end
$var wire 1 r$ ula|Add0~128 $end
$var wire 1 s$ ula|Add0~131_sumout $end
$var wire 1 t$ ula|Mux1~0_combout $end
$var wire 1 u$ ula|Mux1~1_combout $end
$var wire 1 v$ ula|Mux1~2_combout $end
$var wire 1 w$ ula|Mux1~3_combout $end
$var wire 1 x$ ula|Mux0~4_combout $end
$var wire 1 y$ ula|Mux0~2_combout $end
$var wire 1 z$ ula|Mux0~3_combout $end
$var wire 1 {$ ula|Add0~132 $end
$var wire 1 |$ ula|Add0~135_sumout $end
$var wire 1 }$ ula|Mux0~5_combout $end
$var wire 1 ~$ ula|Equal0~8_combout $end
$var wire 1 !% ula|Equal0~2_combout $end
$var wire 1 "% ula|Equal0~3_combout $end
$var wire 1 #% ula|Equal0~4_combout $end
$var wire 1 $% ula|Equal0~1_combout $end
$var wire 1 %% ula|Equal0~0_combout $end
$var wire 1 &% ula|Equal0~5_combout $end
$var wire 1 '% ula|Equal0~6_combout $end
$var wire 1 (% ula|Equal0~7_combout $end
$var wire 1 )% ula|Equal0~10_combout $end
$var wire 1 *% ula|Equal0~9_combout $end
$var wire 1 +% ula|Equal0~11_combout $end
$var wire 1 ,% ula|Equal0~12_combout $end
$var wire 1 -% ula|Equal0~13_combout $end
$var wire 1 .% ula|Equal0~14_combout $end
$var wire 1 /% regmem|outputData2 [31] $end
$var wire 1 0% regmem|outputData2 [30] $end
$var wire 1 1% regmem|outputData2 [29] $end
$var wire 1 2% regmem|outputData2 [28] $end
$var wire 1 3% regmem|outputData2 [27] $end
$var wire 1 4% regmem|outputData2 [26] $end
$var wire 1 5% regmem|outputData2 [25] $end
$var wire 1 6% regmem|outputData2 [24] $end
$var wire 1 7% regmem|outputData2 [23] $end
$var wire 1 8% regmem|outputData2 [22] $end
$var wire 1 9% regmem|outputData2 [21] $end
$var wire 1 :% regmem|outputData2 [20] $end
$var wire 1 ;% regmem|outputData2 [19] $end
$var wire 1 <% regmem|outputData2 [18] $end
$var wire 1 =% regmem|outputData2 [17] $end
$var wire 1 >% regmem|outputData2 [16] $end
$var wire 1 ?% regmem|outputData2 [15] $end
$var wire 1 @% regmem|outputData2 [14] $end
$var wire 1 A% regmem|outputData2 [13] $end
$var wire 1 B% regmem|outputData2 [12] $end
$var wire 1 C% regmem|outputData2 [11] $end
$var wire 1 D% regmem|outputData2 [10] $end
$var wire 1 E% regmem|outputData2 [9] $end
$var wire 1 F% regmem|outputData2 [8] $end
$var wire 1 G% regmem|outputData2 [7] $end
$var wire 1 H% regmem|outputData2 [6] $end
$var wire 1 I% regmem|outputData2 [5] $end
$var wire 1 J% regmem|outputData2 [4] $end
$var wire 1 K% regmem|outputData2 [3] $end
$var wire 1 L% regmem|outputData2 [2] $end
$var wire 1 M% regmem|outputData2 [1] $end
$var wire 1 N% regmem|outputData2 [0] $end
$var wire 1 O% regmem|outputData1 [31] $end
$var wire 1 P% regmem|outputData1 [30] $end
$var wire 1 Q% regmem|outputData1 [29] $end
$var wire 1 R% regmem|outputData1 [28] $end
$var wire 1 S% regmem|outputData1 [27] $end
$var wire 1 T% regmem|outputData1 [26] $end
$var wire 1 U% regmem|outputData1 [25] $end
$var wire 1 V% regmem|outputData1 [24] $end
$var wire 1 W% regmem|outputData1 [23] $end
$var wire 1 X% regmem|outputData1 [22] $end
$var wire 1 Y% regmem|outputData1 [21] $end
$var wire 1 Z% regmem|outputData1 [20] $end
$var wire 1 [% regmem|outputData1 [19] $end
$var wire 1 \% regmem|outputData1 [18] $end
$var wire 1 ]% regmem|outputData1 [17] $end
$var wire 1 ^% regmem|outputData1 [16] $end
$var wire 1 _% regmem|outputData1 [15] $end
$var wire 1 `% regmem|outputData1 [14] $end
$var wire 1 a% regmem|outputData1 [13] $end
$var wire 1 b% regmem|outputData1 [12] $end
$var wire 1 c% regmem|outputData1 [11] $end
$var wire 1 d% regmem|outputData1 [10] $end
$var wire 1 e% regmem|outputData1 [9] $end
$var wire 1 f% regmem|outputData1 [8] $end
$var wire 1 g% regmem|outputData1 [7] $end
$var wire 1 h% regmem|outputData1 [6] $end
$var wire 1 i% regmem|outputData1 [5] $end
$var wire 1 j% regmem|outputData1 [4] $end
$var wire 1 k% regmem|outputData1 [3] $end
$var wire 1 l% regmem|outputData1 [2] $end
$var wire 1 m% regmem|outputData1 [1] $end
$var wire 1 n% regmem|outputData1 [0] $end
$var wire 1 o% control|aluOp [3] $end
$var wire 1 p% control|aluOp [2] $end
$var wire 1 q% control|aluOp [1] $end
$var wire 1 r% control|aluOp [0] $end
$var wire 1 s% ulaIn1|ulaIn1MuxOut [31] $end
$var wire 1 t% ulaIn1|ulaIn1MuxOut [30] $end
$var wire 1 u% ulaIn1|ulaIn1MuxOut [29] $end
$var wire 1 v% ulaIn1|ulaIn1MuxOut [28] $end
$var wire 1 w% ulaIn1|ulaIn1MuxOut [27] $end
$var wire 1 x% ulaIn1|ulaIn1MuxOut [26] $end
$var wire 1 y% ulaIn1|ulaIn1MuxOut [25] $end
$var wire 1 z% ulaIn1|ulaIn1MuxOut [24] $end
$var wire 1 {% ulaIn1|ulaIn1MuxOut [23] $end
$var wire 1 |% ulaIn1|ulaIn1MuxOut [22] $end
$var wire 1 }% ulaIn1|ulaIn1MuxOut [21] $end
$var wire 1 ~% ulaIn1|ulaIn1MuxOut [20] $end
$var wire 1 !& ulaIn1|ulaIn1MuxOut [19] $end
$var wire 1 "& ulaIn1|ulaIn1MuxOut [18] $end
$var wire 1 #& ulaIn1|ulaIn1MuxOut [17] $end
$var wire 1 $& ulaIn1|ulaIn1MuxOut [16] $end
$var wire 1 %& ulaIn1|ulaIn1MuxOut [15] $end
$var wire 1 && ulaIn1|ulaIn1MuxOut [14] $end
$var wire 1 '& ulaIn1|ulaIn1MuxOut [13] $end
$var wire 1 (& ulaIn1|ulaIn1MuxOut [12] $end
$var wire 1 )& ulaIn1|ulaIn1MuxOut [11] $end
$var wire 1 *& ulaIn1|ulaIn1MuxOut [10] $end
$var wire 1 +& ulaIn1|ulaIn1MuxOut [9] $end
$var wire 1 ,& ulaIn1|ulaIn1MuxOut [8] $end
$var wire 1 -& ulaIn1|ulaIn1MuxOut [7] $end
$var wire 1 .& ulaIn1|ulaIn1MuxOut [6] $end
$var wire 1 /& ulaIn1|ulaIn1MuxOut [5] $end
$var wire 1 0& ulaIn1|ulaIn1MuxOut [4] $end
$var wire 1 1& ulaIn1|ulaIn1MuxOut [3] $end
$var wire 1 2& ulaIn1|ulaIn1MuxOut [2] $end
$var wire 1 3& ulaIn1|ulaIn1MuxOut [1] $end
$var wire 1 4& ulaIn1|ulaIn1MuxOut [0] $end
$var wire 1 5& control|in1Mux [1] $end
$var wire 1 6& control|in1Mux [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1000101111101010100000 "
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
1@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
1e#
1f#
1g#
0h#
0i#
1j#
1k#
0l#
1m#
0n#
0o#
0p#
0q#
1r#
1s#
0t#
1u#
0v#
0w#
0x#
1y#
1z#
0{#
0|#
0}#
0~#
0!$
1"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
00$
11$
02$
03$
04$
05$
16$
07$
08$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
1G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
0R$
0S$
0T$
1U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
1a$
0b$
0c$
1d$
0e$
0f$
0g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
0N%
0M%
0L%
0K%
0J%
zI%
zH%
zG%
zF%
zE%
zD%
zC%
zB%
zA%
z@%
z?%
z>%
z=%
z<%
z;%
z:%
z9%
z8%
z7%
z6%
z5%
z4%
z3%
z2%
z1%
z0%
z/%
0n%
0m%
0l%
0k%
0j%
zi%
zh%
zg%
zf%
ze%
zd%
zc%
zb%
za%
z`%
z_%
z^%
z]%
z\%
z[%
zZ%
zY%
zX%
zW%
zV%
zU%
zT%
zS%
zR%
zQ%
zP%
zO%
0r%
1q%
1p%
0o%
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
z#&
z"&
z!&
z~%
z}%
z|%
z{%
zz%
zy%
zx%
zw%
zv%
zu%
zt%
zs%
06&
05&
1#
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0D
1E
xF
1G
1H
1I
0J
1K
0L
0M
0N
0O
0P
0Q
1R
0S
1T
1U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
1j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
1&!
0'!
0(!
1)!
0*!
1+!
0,!
1-!
0.!
1/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
1C!
1D!
0E!
0F!
0G!
0H!
0I!
1J!
1K!
1L!
1M!
0N!
1O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
$end
#50000
1!
1]
1^
1k%
1n%
1L%
1N%
1G!
1p
1o!
0;!
1|
1%!
1'!
11&
14&
0?#
1u!
1S!
1H!
0"%
1`!
0S!
1]!
0G!
0z#
1*"
1|!
1s!
0M!
0J!
1T!
1w!
1A
1C
1^!
1$"
1U"
0H!
18"
0&%
0#%
1b!
0.%
0T!
1&"
1@
0C
0#
0!%
1f!
1B
#100000
0!
0]
0^
#150000
1!
1]
1^
#200000
0!
0]
0^
#250000
1!
1]
1^
#300000
0!
0]
0^
#350000
1!
1]
1^
#400000
0!
0]
0^
#450000
1!
1]
1^
#500000
0!
0]
0^
#550000
1!
1]
1^
#600000
0!
0]
0^
#650000
1!
1]
1^
#700000
0!
0]
0^
#750000
1!
1]
1^
#800000
0!
0]
0^
#850000
1!
1]
1^
#900000
0!
0]
0^
#950000
1!
1]
1^
#1000000
