
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Nov 15 20:20:42 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                    
*******************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                           
 Clock                                                                                               Period       Waveform       Type                  Loads       Loads  Sources                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                             20.000       {0 10}         Declared                157           8  {sys_clk}                                                                                
   ddrphy_clkin                                                                                      10.000       {0 5}          Generated (sys_clk)    4625           0  {u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                
   ioclk0                                                                                            2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                              
   ioclk1                                                                                            2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                              
   ioclk2                                                                                            2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_ddr3_ip/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                              
   ioclk_gate_clk                                                                                    10.000       {0 5}          Generated (sys_clk)       1           0  {u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT}                                             
   clk_10                                                                                            100.000      {0 50}         Generated (sys_clk)     237           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                                                      
   clk_74                                                                                            13.333       {0 6.666}      Generated (sys_clk)    1273           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                                                      
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred                                                       20.000       {0 10}         Generated (sys_clk)      72           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                                                      
 cam_pclk                                                                                            11.900       {0 5.95}       Declared                178           0  {cam_pclk}                                                                               
 eth_rxc                                                                                             8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                                
   eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)     938           2  {eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 pixclk_in                                                                                           6.700        {0 3.35}       Declared                157           0  {pixclk_in}                                                                              
===================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_10                        asynchronous               clk_10                                    
 clk_74                        asynchronous               clk_74                                    
 cam_pclk                      asynchronous               cam_pclk                                  
 pixclk_in                     asynchronous               pixclk_in                                 
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 eth_rxc                       asynchronous               eth_rxc                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     297.708 MHz         20.000          3.359         16.641
 cam_pclk                    84.034 MHz     157.803 MHz         11.900          6.337          5.563
 pixclk_in                  149.254 MHz     145.688 MHz          6.700          6.864         -0.164
 ddrphy_clkin               100.000 MHz     119.218 MHz         10.000          8.388          1.612
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 clk_10                      10.000 MHz     168.691 MHz        100.000          5.928         94.072
 clk_74                      75.000 MHz      35.309 MHz         13.333         28.322        -14.988
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     147.863 MHz          8.000          6.763          1.237
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.641       0.000              0            717
 cam_pclk               cam_pclk                     5.563       0.000              0            752
 pixclk_in              pixclk_in                   -0.164      -0.164              1            649
 ddrphy_clkin           ddrphy_clkin                 1.612       0.000              0          17182
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 clk_10                 clk_10                      94.072       0.000              0           1101
 clk_74                 clk_74                     -14.988   -3222.633            284           5088
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.237       0.000              0           3296
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.318       0.000              0            717
 cam_pclk               cam_pclk                     0.188       0.000              0            752
 pixclk_in              pixclk_in                    0.189       0.000              0            649
 ddrphy_clkin           ddrphy_clkin                 0.171       0.000              0          17182
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 clk_10                 clk_10                       0.330       0.000              0           1101
 clk_74                 clk_74                       0.313       0.000              0           5088
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.318       0.000              0           3296
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 5.758       0.000              0           2325
 clk_10                 clk_10                      95.307       0.000              0              1
 clk_74                 clk_74                       3.567       0.000              0             24
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.426       0.000              0           2325
 clk_10                 clk_10                       2.736       0.000              0              1
 clk_74                 clk_74                       2.989       0.000              0             24
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            157
 cam_pclk                                            5.052       0.000              0            178
 pixclk_in                                           2.452       0.000              0            157
 ddrphy_clkin                                        3.100       0.000              0           4625
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 clk_10                                             49.102       0.000              0            237
 clk_74                                              5.528       0.000              0           1273
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            938
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.567       0.000              0            717
 cam_pclk               cam_pclk                     7.241       0.000              0            752
 pixclk_in              pixclk_in                    1.743       0.000              0            649
 ddrphy_clkin           ddrphy_clkin                 4.095       0.000              0          17182
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 clk_10                 clk_10                      95.899       0.000              0           1101
 clk_74                 clk_74                      -7.456   -1348.295            284           5088
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.181       0.000              0           3296
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.256       0.000              0            717
 cam_pclk               cam_pclk                     0.110       0.000              0            752
 pixclk_in              pixclk_in                    0.114       0.000              0            649
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          17182
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 clk_10                 clk_10                       0.257       0.000              0           1101
 clk_74                 clk_74                       0.252       0.000              0           5088
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.256       0.000              0           3296
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 6.853       0.000              0           2325
 clk_10                 clk_10                      96.596       0.000              0              1
 clk_74                 clk_74                       6.100       0.000              0             24
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ddrphy_clkin           ddrphy_clkin                 0.275       0.000              0           2325
 clk_10                 clk_10                       1.925       0.000              0              1
 clk_74                 clk_74                       2.137       0.000              0             24
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            157
 cam_pclk                                            5.232       0.000              0            178
 pixclk_in                                           2.632       0.000              0            157
 ddrphy_clkin                                        3.480       0.000              0           4625
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 clk_10                                             49.282       0.000              0            237
 clk_74                                              5.756       0.000              0           1273
 eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            938
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_yres[11]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.289       5.716 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.921       6.637         key_out          
 CLMA_154_205/Y0                   td                    0.210       6.847 r       N444/gateop_perm/Z
                                   net (fanout=6)        0.738       7.585         N444             
 CLMA_146_176/CECO                 td                    0.184       7.769 r       vout_yres[5]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.769         ntR1446          
 CLMA_146_180/CECO                 td                    0.184       7.953 r       vout_yres[9]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.953         ntR1445          
 CLMA_146_184/CECI                                                         r       vout_yres[11]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.953         Logic Levels: 3  
                                                                                   Logic: 0.867ns(34.323%), Route: 1.659ns(65.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.095         ntclkbufg_5      
 CLMA_146_184/CLK                                                          r       vout_yres[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Setup time                                             -0.729      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.641                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_xres[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.289       5.716 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.921       6.637         key_out          
 CLMA_154_205/Y0                   td                    0.210       6.847 r       N444/gateop_perm/Z
                                   net (fanout=6)        0.677       7.524         N444             
 CLMS_118_197/CECO                 td                    0.184       7.708 r       vout_xres[6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.708         ntR1438          
 CLMS_118_201/CECO                 td                    0.184       7.892 r       vout_xres[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.892         ntR1437          
 CLMS_118_205/CECI                                                         r       vout_xres[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   7.892         Logic Levels: 3  
                                                                                   Logic: 0.867ns(35.172%), Route: 1.598ns(64.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.095         ntclkbufg_5      
 CLMS_118_205/CLK                                                          r       vout_xres[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Setup time                                             -0.729      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   7.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.702                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_yres[7]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.289       5.716 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.921       6.637         key_out          
 CLMA_154_205/Y0                   td                    0.210       6.847 r       N444/gateop_perm/Z
                                   net (fanout=6)        0.738       7.585         N444             
 CLMA_146_176/CECO                 td                    0.184       7.769 r       vout_yres[5]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.769         ntR1446          
 CLMA_146_180/CECI                                                         r       vout_yres[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.769         Logic Levels: 2  
                                                                                   Logic: 0.683ns(29.163%), Route: 1.659ns(70.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.095         ntclkbufg_5      
 CLMA_146_180/CLK                                                          r       vout_yres[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Setup time                                             -0.729      24.594                          

 Data required time                                                 24.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.594                          
 Data arrival time                                                   7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.825                          
====================================================================================================

====================================================================================================

Startpoint  : u7/key_tem0/opit_0_inv/CLK
Endpoint    : u7/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.095         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u7/key_tem0/opit_0_inv/CLK

 CLMA_154_184/Q0                   tco                   0.222       5.317 f       u7/key_tem0/opit_0_inv/Q
                                   net (fanout=8)        0.090       5.407         u7/key_tem0      
 CLMA_154_185/B4                                                           f       u7/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.407         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u7/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u7/key_flag/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.095         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_154_185/Q3                   tco                   0.221       5.316 f       u7/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.401         key_out_6        
 CLMA_154_185/D4                                                           f       u7/key_flag/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.401         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u3/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u3/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.095         ntclkbufg_5      
 CLMA_210_224/CLK                                                          r       u3/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_224/Q3                   tco                   0.221       5.316 f       u3/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.403         u3/cnt [0]       
 CLMA_210_224/D4                                                           f       u3/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.403         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMA_210_224/CLK                                                          r       u3/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.291       5.812 r       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.424       6.236         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.341       6.577 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.414       6.991         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.210       7.201 r       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.548       7.749         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.341       8.090 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.549       8.639         u_camera/N27     
 CLMS_114_109/Y0                   td                    0.320       8.959 r       u_camera/N115_5/gateop_perm/Z
                                   net (fanout=2)        0.603       9.562         u_camera/N115    
 CLMA_118_72/CECO                  td                    0.184       9.746 r       u_camera/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.746         ntR1640          
 CLMA_118_76/CECO                  td                    0.184       9.930 r       u_camera/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.930         ntR1639          
 CLMA_118_80/CECO                  td                    0.184      10.114 r       u_camera/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.114         ntR1638          
 CLMA_118_84/CECO                  td                    0.184      10.298 r       u_camera/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.298         ntR1637          
 CLMA_118_88/CECO                  td                    0.184      10.482 r       u_camera/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.482         ntR1636          
 CLMA_118_92/CECO                  td                    0.184      10.666 r       u_camera/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.666         ntR1635          
 CLMA_118_96/CECO                  td                    0.184      10.850 r       u_camera/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.850         ntR1634          
 CLMA_118_100/CECI                                                         r       u_camera/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.850         Logic Levels: 11 
                                                                                   Logic: 2.791ns(52.374%), Route: 2.538ns(47.626%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      17.088         ntclkbufg_4      
 CLMA_118_100/CLK                                                          r       u_camera/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.304      17.392                          
 clock uncertainty                                      -0.250      17.142                          

 Setup time                                             -0.729      16.413                          

 Data required time                                                 16.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.413                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_x[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.291       5.812 r       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.424       6.236         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.341       6.577 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.414       6.991         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.210       7.201 r       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.548       7.749         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.341       8.090 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.549       8.639         u_camera/N27     
 CLMS_114_109/Y0                   td                    0.320       8.959 r       u_camera/N115_5/gateop_perm/Z
                                   net (fanout=2)        0.603       9.562         u_camera/N115    
 CLMA_118_72/CECO                  td                    0.184       9.746 r       u_camera/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.746         ntR1640          
 CLMA_118_76/CECO                  td                    0.184       9.930 r       u_camera/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.930         ntR1639          
 CLMA_118_80/CECO                  td                    0.184      10.114 r       u_camera/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.114         ntR1638          
 CLMA_118_84/CECO                  td                    0.184      10.298 r       u_camera/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.298         ntR1637          
 CLMA_118_88/CECO                  td                    0.184      10.482 r       u_camera/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.482         ntR1636          
 CLMA_118_92/CECO                  td                    0.184      10.666 r       u_camera/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.666         ntR1635          
 CLMA_118_96/CECO                  td                    0.184      10.850 r       u_camera/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.850         ntR1634          
 CLMA_118_100/CECI                                                         r       u_camera/vout_x[31]/opit_0_A2Q21/CE

 Data arrival time                                                  10.850         Logic Levels: 11 
                                                                                   Logic: 2.791ns(52.374%), Route: 2.538ns(47.626%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      17.088         ntclkbufg_4      
 CLMA_118_100/CLK                                                          r       u_camera/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.304      17.392                          
 clock uncertainty                                      -0.250      17.142                          

 Setup time                                             -0.729      16.413                          

 Data required time                                                 16.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.413                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.291       5.812 r       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.424       6.236         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.341       6.577 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.414       6.991         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.210       7.201 r       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.548       7.749         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.341       8.090 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.423       8.513         u_camera/N27     
 CLMA_122_116/Y3                   td                    0.303       8.816 r       u_camera/N132_2/gateop_perm/Z
                                   net (fanout=2)        0.649       9.465         u_camera/N132    
 CLMA_150_116/CECO                 td                    0.184       9.649 r       u_camera/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.649         ntR1647          
 CLMA_150_120/CECO                 td                    0.184       9.833 r       u_camera/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.833         ntR1646          
 CLMA_150_124/CECO                 td                    0.184      10.017 r       u_camera/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.017         ntR1645          
 CLMA_150_128/CECO                 td                    0.184      10.201 r       u_camera/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.201         ntR1644          
 CLMA_150_132/CECO                 td                    0.184      10.385 r       u_camera/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.385         ntR1643          
 CLMA_150_136/CECO                 td                    0.184      10.569 r       u_camera/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.569         ntR1642          
 CLMA_150_140/CECO                 td                    0.184      10.753 r       u_camera/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.753         ntR1641          
 CLMA_150_144/CECI                                                         r       u_camera/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.753         Logic Levels: 11 
                                                                                   Logic: 2.774ns(53.020%), Route: 2.458ns(46.980%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531      17.088         ntclkbufg_4      
 CLMA_150_144/CLK                                                          r       u_camera/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.729      16.388                          

 Data required time                                                 16.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.388                          
 Data arrival time                                                  10.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.635                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.188         ntclkbufg_4      
 CLMA_110_233/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMA_110_233/Q2                   tco                   0.224       5.412 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.087       5.499         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_110_232/B1                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.106       5.311                          

 Data required time                                                  5.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.311                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.188         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_232/Q3                   tco                   0.221       5.409 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.096       5.505         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_110_232/B0                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.505         Logic Levels: 0  
                                                                                   Logic: 0.221ns(69.716%), Route: 0.096ns(30.284%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.080       5.308                          

 Data required time                                                  5.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.308                          
 Data arrival time                                                   5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vout_x[1]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_x[1]/opit_0_A2Q21/I00
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.531       5.188         ntclkbufg_4      
 CLMA_118_72/CLK                                                           r       u_camera/vout_x[1]/opit_0_A2Q21/CLK

 CLMA_118_72/Q0                    tco                   0.222       5.410 f       u_camera/vout_x[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       5.495         u_camera/vout_x [0]
 CLMA_118_72/A0                                                            f       u_camera/vout_x[1]/opit_0_A2Q21/I00

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      1.585       5.521         ntclkbufg_4      
 CLMA_118_72/CLK                                                           r       u_camera/vout_x[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/de_out/opit_0_L5Q_perm/CLK
Endpoint    : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMS_146_101/CLK                                                          r       u_hdmi/de_out/opit_0_L5Q_perm/CLK

 CLMS_146_101/Q1                   tco                   0.289       5.812 f       u_hdmi/de_out/opit_0_L5Q_perm/Q
                                   net (fanout=20)       2.486       8.298         scale_de         
                                   td                    0.288       8.586 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.586         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N10840
 CLMS_114_185/COUT                 td                    0.058       8.644 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.644         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N10842
 CLMS_114_193/Y1                   td                    0.498       9.142 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.450       9.592         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N2 [5]
 CLMA_114_172/Y3                   td                    0.210       9.802 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.817      10.619         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_98_184/COUT                  td                    0.502      11.121 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.121         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.co [6]
 CLMA_98_192/Y0                    td                    0.159      11.280 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_4/gateop/Y
                                   net (fanout=1)        0.605      11.885         _N58             
 CLMA_114_196/B0                                                           r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  11.885         Logic Levels: 5  
                                                                                   Logic: 2.004ns(31.500%), Route: 4.358ns(68.500%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N53             
 USCM_84_111/CLK_USCM              td                    0.000      10.359 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      11.890         ntclkbufg_6      
 CLMA_114_196/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.169                          
 clock uncertainty                                      -0.250      11.919                          

 Setup time                                             -0.198      11.721                          

 Data required time                                                 11.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.721                          
 Data arrival time                                                  11.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/de_out/opit_0_L5Q_perm/CLK
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMS_146_101/CLK                                                          r       u_hdmi/de_out/opit_0_L5Q_perm/CLK

 CLMS_146_101/Q1                   tco                   0.289       5.812 f       u_hdmi/de_out/opit_0_L5Q_perm/Q
                                   net (fanout=20)       2.290       8.102         scale_de         
                                   td                    0.234       8.336 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.336         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N14009
 CLMA_90_197/COUT                  td                    0.058       8.394 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.394         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N14011
 CLMA_90_201/Y1                    td                    0.498       8.892 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.416       9.308         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_193/Y3                    td                    0.468       9.776 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.665      10.441         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_90_196/COUT                  td                    0.502      10.943 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.943         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.co [6]
 CLMA_90_200/Y0                    td                    0.159      11.102 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_4/gateop/Y
                                   net (fanout=1)        0.310      11.412         _N56             
 CLMA_90_209/A1                                                            r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.412         Logic Levels: 5  
                                                                                   Logic: 2.208ns(37.494%), Route: 3.681ns(62.506%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N53             
 USCM_84_111/CLK_USCM              td                    0.000      10.359 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      11.890         ntclkbufg_6      
 CLMA_90_209/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.169                          
 clock uncertainty                                      -0.250      11.919                          

 Setup time                                             -0.231      11.688                          

 Data required time                                                 11.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.688                          
 Data arrival time                                                  11.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vin_x[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMA_158_84/CLK                                                           r       u_hdmi/vin_x[5]/opit_0_L5Q_perm/CLK

 CLMA_158_84/Q3                    tco                   0.288       5.811 r       u_hdmi/vin_x[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.590       6.401         u_hdmi/vin_x [5] 
 CLMS_158_97/Y2                    td                    0.487       6.888 r       u_hdmi/N27_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.254       7.142         u_hdmi/_N101447  
 CLMS_158_97/Y1                    td                    0.212       7.354 r       u_hdmi/N27_mux7/gateop_perm/Z
                                   net (fanout=1)        0.401       7.755         u_hdmi/_N14294   
 CLMA_154_97/Y2                    td                    0.322       8.077 r       u_hdmi/N27_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.416       8.493         u_hdmi/N27       
 CLMS_158_97/Y3                    td                    0.210       8.703 r       u_hdmi/N115_5/gateop_perm/Z
                                   net (fanout=4)        0.676       9.379         u_hdmi/N115      
 CLMA_162_80/CECO                  td                    0.184       9.563 r       u_hdmi/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.563         ntR1753          
 CLMA_162_84/CECO                  td                    0.184       9.747 r       u_hdmi/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.747         ntR1752          
 CLMA_162_88/CECO                  td                    0.184       9.931 r       u_hdmi/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.931         ntR1751          
 CLMA_162_92/CECO                  td                    0.184      10.115 r       u_hdmi/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.115         ntR1750          
 CLMA_162_96/CECO                  td                    0.184      10.299 r       u_hdmi/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.299         ntR1749          
 CLMA_162_100/CECI                                                         r       u_hdmi/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.299         Logic Levels: 9  
                                                                                   Logic: 2.439ns(51.068%), Route: 2.337ns(48.932%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.825 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.825         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.873 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.359         _N53             
 USCM_84_111/CLK_USCM              td                    0.000      10.359 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      11.890         ntclkbufg_6      
 CLMA_162_100/CLK                                                          r       u_hdmi/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.279      12.169                          
 clock uncertainty                                      -0.250      11.919                          

 Setup time                                             -0.729      11.190                          

 Data required time                                                 11.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.190                          
 Data arrival time                                                  10.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.891                          
====================================================================================================

====================================================================================================

Startpoint  : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.190         ntclkbufg_6      
 CLMA_90_205/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMA_90_205/Q2                    tco                   0.224       5.414 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.088       5.502         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_90_204/B1                                                            f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.502         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMA_90_204/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.200       5.419                          

 Hold time                                              -0.106       5.313                          

 Data required time                                                  5.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.313                          
 Data arrival time                                                   5.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.190         ntclkbufg_6      
 CLMS_114_197/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMS_114_197/Q2                   tco                   0.224       5.414 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.088       5.502         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_114_196/B1                                                           f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.502         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMA_114_196/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.200       5.419                          

 Hold time                                              -0.106       5.313                          

 Data required time                                                  5.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.313                          
 Data arrival time                                                   5.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vout_x[1]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi/vout_x[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.190         ntclkbufg_6      
 CLMA_162_72/CLK                                                           r       u_hdmi/vout_x[1]/opit_0_A2Q21/CLK

 CLMA_162_72/Q0                    tco                   0.222       5.412 f       u_hdmi/vout_x[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.085       5.497         u_hdmi/vout_x [0]
 CLMA_162_72/A0                                                            f       u_hdmi/vout_x[1]/opit_0_A2Q21/I00

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.523         ntclkbufg_6      
 CLMA_162_72/CLK                                                           r       u_hdmi/vout_x[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.200       5.390                          

 Hold time                                              -0.094       5.296                          

 Data required time                                                  5.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.296                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.289      10.771 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.573      11.344         u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_181/Y0                    td                    0.487      11.831 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.532      12.363         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      12.689 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.689         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_184/Y3                    td                    0.501      13.190 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.397      13.587         u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_185/Y1                    td                    0.212      13.799 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.567      14.366         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.507      14.873 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.873         u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N13297
 CLMA_38_196/Y0                    td                    0.269      15.142 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.403      15.545         u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_34_197/Y3                    td                    0.210      15.755 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.029      16.784         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22008
 CLMA_34_208/Y3                    td                    0.287      17.071 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[7]/gateop_perm/Z
                                   net (fanout=1)        1.022      18.093         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22085
 CLMA_34_208/C2                                                            r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.093         Logic Levels: 7  
                                                                                   Logic: 3.088ns(40.573%), Route: 4.523ns(59.427%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.391      19.705                          

 Data required time                                                 19.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.705                          
 Data arrival time                                                  18.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.289      10.771 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.573      11.344         u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_181/Y0                    td                    0.487      11.831 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.532      12.363         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      12.689 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.689         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_184/Y3                    td                    0.501      13.190 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.397      13.587         u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_185/Y1                    td                    0.212      13.799 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.567      14.366         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.507      14.873 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.873         u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N13297
 CLMA_38_196/Y0                    td                    0.269      15.142 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.403      15.545         u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_34_197/Y3                    td                    0.197      15.742 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.336      17.078         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22008
 CLMS_34_245/Y3                    td                    0.210      17.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[13]/gateop/F
                                   net (fanout=2)        0.693      17.981         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22139
 CLMA_34_248/BD                                                            r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.981         Logic Levels: 7  
                                                                                   Logic: 2.998ns(39.979%), Route: 4.501ns(60.021%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_34_248/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.166      19.930                          

 Data required time                                                 19.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.930                          
 Data arrival time                                                  17.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_Interconnect/u_AXI_Arbiter_W/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[24]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_98_144/CLK                                                           r       u_axi_Interconnect/u_AXI_Arbiter_W/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_98_144/Q0                    tco                   0.289      10.771 r       u_axi_Interconnect/u_AXI_Arbiter_W/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.692      11.463         u_axi_Interconnect/s3_wgrnt
 CLMA_90_144/Y0                    td                    0.320      11.783 r       u_axi_Interconnect/u_AXI_Master_Mux_W/N14_1/gateop_perm/Z
                                   net (fanout=518)      1.051      12.834         _N92923          
 CLMA_102_144/Y3                   td                    0.303      13.137 r       u_axi_Interconnect/u_AXI_Master_Mux_W/N19_27[256]/gateop/F
                                   net (fanout=12)       0.685      13.822         axi_awvalid      
 CLMA_114_132/Y2                   td                    0.494      14.316 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_67_2/gateop_perm/Z
                                   net (fanout=62)       1.344      15.660         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24052
 CLMA_134_180/Y1                   td                    0.466      16.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/N27_136[16]/gateop_perm/Z
                                   net (fanout=1)        0.714      16.840         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/_N24230
 CLMA_126_156/Y1                   td                    0.197      17.037 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[24]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.020      18.057         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ui_addr [16]
 CLMA_122_152/M3                                                           f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[24]/opit_0_inv/D

 Data arrival time                                                  18.057         Logic Levels: 5  
                                                                                   Logic: 2.069ns(27.314%), Route: 5.506ns(72.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_122_152/CLK                                                          r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[24]/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Setup time                                             -0.088      20.008                          

 Data required time                                                 20.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.008                          
 Data arrival time                                                  18.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[178]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMS_50_241/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_241/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.210         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [114]
 CLMA_50_240/A0                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[178]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.210         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_50_240/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[178]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMA_58_116/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/CLK

 CLMA_58_116/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.210         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [27]
 CLMA_58_117/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.210         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_58_117/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMA_78_208/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_78_208/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.084      10.210         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [222]
 CLMS_78_209/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.210         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMS_78_209/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Hold time                                              -0.094      10.039                          

 Data required time                                                 10.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.039                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       6.780         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       8.801         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.280         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       6.800         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  6.780
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       6.780         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.308 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.308         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.308         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       4.427         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       4.523 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       5.582         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       5.582 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.247         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.370 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.472         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.721 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       8.801         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.485       9.286                          
 clock uncertainty                                      -0.150       9.136                          

 Setup time                                             -0.136       9.000                          

 Data required time                                                  9.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.000                          
 Data arrival time                                                   7.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.800
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.221 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.280         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       6.701 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.701         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       6.706 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       6.800         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.485       6.315                          
 clock uncertainty                                       0.000       6.315                          

 Hold time                                              -0.064       6.251                          

 Data required time                                                  6.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.251                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.399       5.649         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.303       5.952 r       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.401       6.353         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.210       6.563 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.616       7.179         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.288       7.467 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.534       8.001         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_174_45/Y1                    td                    0.468       8.469 r       u_ms72xx_ctl/ms7200_ctl/N1359_1/gateop_perm/Z
                                   net (fanout=6)        0.583       9.052         u_ms72xx_ctl/ms7200_ctl/N1386
 CLMA_182_48/Y2                    td                    0.210       9.262 r       u_ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.613       9.875         u_ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_182_52/Y1                    td                    0.288      10.163 r       u_ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.309      10.472         u_ms72xx_ctl/ms7200_ctl/N1797
 CLMA_182_44/A1                                                            r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.472         Logic Levels: 6  
                                                                                   Logic: 2.056ns(37.307%), Route: 3.455ns(62.693%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_182_44/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.231     104.544                          

 Data required time                                                104.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.544                          
 Data arrival time                                                  10.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.399       5.649         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.303       5.952 r       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.401       6.353         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.210       6.563 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.616       7.179         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.288       7.467 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.447       7.914         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_44/Y3                    td                    0.210       8.124 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.471       8.595         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_57/Y2                    td                    0.494       9.089 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=14)       0.587       9.676         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_182_57/CE                                                            f       u_ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.676         Logic Levels: 5  
                                                                                   Logic: 1.794ns(38.049%), Route: 2.921ns(61.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_182_57/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.289       5.250 r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.399       5.649         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.303       5.952 r       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.401       6.353         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.210       6.563 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.616       7.179         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.288       7.467 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.447       7.914         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_44/Y3                    td                    0.210       8.124 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.471       8.595         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_57/Y2                    td                    0.494       9.089 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=14)       0.587       9.676         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_182_57/CE                                                            f       u_ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.676         Logic Levels: 5  
                                                                                   Logic: 1.794ns(38.049%), Route: 2.921ns(61.951%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_182_57/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMA_186_80/Q1                    tco                   0.224       4.841 f       u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.188       5.029         u_ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMS_186_81/CD                                                            f       u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D

 Data arrival time                                                   5.029         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.369%), Route: 0.188ns(45.631%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_186_81/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMS_186_77/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_186_77/Q3                    tco                   0.221       4.838 f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.086       4.924         u_ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMS_186_77/D4                                                            f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMS_186_77/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMA_190_72/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_190_72/Q3                    tco                   0.221       4.838 f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.926         u_ms72xx_ctl/iic_dri_tx/fre_cnt [4]
 CLMA_190_72/D4                                                            f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_190_72/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/L3
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   2.307       7.264 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.546       8.810         rd_data[20]      
                                   td                    0.474       9.284 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.284         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.058       9.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.342         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.498       9.840 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.396      10.236         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.196      10.432 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.860      12.292         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    2.570      14.862 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        1.011      15.873         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.474      16.347 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.347         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.058      16.405 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.405         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.058      16.463 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.463         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.058      16.521 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.521         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.058      16.579 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.579         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.058      16.637 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.637         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.058      16.695 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.695         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.058      16.753 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.753         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.058      16.811 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.811         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.058      16.869 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.869         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.269      17.138 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.901      18.039         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.477      18.516 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.516         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.058      18.574 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.574         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.058      18.632 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.632         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.058      18.690 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.690         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.498      19.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.617      19.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.348      20.153 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.153         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.058      20.211 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.211         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.058      20.269 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.269         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.058      20.327 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.327         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.058      20.385 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.385         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.058      20.443 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.443         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.058      20.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.058      20.559 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.559         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.501      21.060 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.614      21.674         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    2.534      24.208 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        1.317      25.525         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.474      25.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.999         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.058      26.057 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.057         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.058      26.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.058      26.173 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.173         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.498      26.671 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.923      27.594         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[19]                 td                    2.000      29.594 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[19]
                                   net (fanout=1)        1.495      31.089         photoshop1/Contrast_Prj1/constrast_ipcore/_N3569
                                   td                    0.474      31.563 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.563         photoshop1/Contrast_Prj1/constrast_ipcore/_N12496
 CLMA_154_268/COUT                 td                    0.058      31.621 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.621         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.058      31.679 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.679         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.058      31.737 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.737         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.058      31.795 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.795         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.058      31.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.058      31.911 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.911         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.058      31.969 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.969         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
                                   td                    0.058      32.027 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.027         photoshop1/Contrast_Prj1/constrast_ipcore/_N12512
 CLMA_154_284/COUT                 td                    0.058      32.085 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.085         photoshop1/Contrast_Prj1/constrast_ipcore/_N12514
                                   td                    0.058      32.143 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.143         photoshop1/Contrast_Prj1/constrast_ipcore/_N12516
 CLMA_154_288/COUT                 td                    0.058      32.201 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.201         photoshop1/Contrast_Prj1/constrast_ipcore/_N12518
 CLMA_154_292/Y1                   td                    0.498      32.699 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_25/gateop_A2/Y1
                                   net (fanout=1)        0.119      32.818         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [61]
 CLMA_154_293/B3                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.818         Logic Levels: 30 
                                                                                   Logic: 17.062ns(61.240%), Route: 10.799ns(38.760%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.652      18.069         ntclkbufg_1      
 CLMA_154_293/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      18.357                          
 clock uncertainty                                      -0.150      18.207                          

 Setup time                                             -0.377      17.830                          

 Data required time                                                 17.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.830                          
 Data arrival time                                                  32.818                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.988                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/L4
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   2.307       7.264 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.546       8.810         rd_data[20]      
                                   td                    0.474       9.284 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.284         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.058       9.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.342         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.498       9.840 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.396      10.236         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.196      10.432 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.860      12.292         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    2.570      14.862 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        1.011      15.873         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.474      16.347 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.347         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.058      16.405 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.405         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.058      16.463 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.463         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.058      16.521 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.521         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.058      16.579 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.579         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.058      16.637 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.637         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.058      16.695 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.695         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.058      16.753 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.753         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.058      16.811 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.811         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.058      16.869 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.869         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.269      17.138 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.901      18.039         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.477      18.516 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.516         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.058      18.574 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.574         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.058      18.632 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.632         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.058      18.690 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.690         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.498      19.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.617      19.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.348      20.153 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.153         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.058      20.211 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.211         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.058      20.269 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.269         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.058      20.327 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.327         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.058      20.385 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.385         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.058      20.443 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.443         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.058      20.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.058      20.559 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.559         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.501      21.060 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.614      21.674         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    2.534      24.208 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        1.317      25.525         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.474      25.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.999         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.058      26.057 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.057         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.058      26.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.058      26.173 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.173         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.498      26.671 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.923      27.594         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[19]                 td                    2.000      29.594 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[19]
                                   net (fanout=1)        1.495      31.089         photoshop1/Contrast_Prj1/constrast_ipcore/_N3569
                                   td                    0.474      31.563 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.563         photoshop1/Contrast_Prj1/constrast_ipcore/_N12496
 CLMA_154_268/COUT                 td                    0.058      31.621 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.621         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.058      31.679 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.679         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.058      31.737 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.737         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.058      31.795 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.795         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.058      31.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.058      31.911 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.911         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.058      31.969 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.969         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
                                   td                    0.058      32.027 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.027         photoshop1/Contrast_Prj1/constrast_ipcore/_N12512
 CLMA_154_284/COUT                 td                    0.058      32.085 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.085         photoshop1/Contrast_Prj1/constrast_ipcore/_N12514
                                   td                    0.058      32.143 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.143         photoshop1/Contrast_Prj1/constrast_ipcore/_N12516
 CLMA_154_288/COUT                 td                    0.058      32.201 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.201         photoshop1/Contrast_Prj1/constrast_ipcore/_N12518
                                   td                    0.058      32.259 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.259         photoshop1/Contrast_Prj1/constrast_ipcore/_N12520
 CLMA_154_292/Y3                   td                    0.501      32.760 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.119      32.879         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [63]
 CLMA_154_293/D4                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/L4

 Data arrival time                                                  32.879         Logic Levels: 30 
                                                                                   Logic: 17.123ns(61.324%), Route: 10.799ns(38.676%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.652      18.069         ntclkbufg_1      
 CLMA_154_293/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      18.357                          
 clock uncertainty                                      -0.150      18.207                          

 Setup time                                             -0.120      18.087                          

 Data required time                                                 18.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.087                          
 Data arrival time                                                  32.879                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.792                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/L3
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   2.307       7.264 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.546       8.810         rd_data[20]      
                                   td                    0.474       9.284 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.284         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.058       9.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.342         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.498       9.840 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.396      10.236         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.196      10.432 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.860      12.292         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    2.570      14.862 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        1.011      15.873         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.474      16.347 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.347         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.058      16.405 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.405         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.058      16.463 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.463         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.058      16.521 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.521         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.058      16.579 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.579         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.058      16.637 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.637         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.058      16.695 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.695         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.058      16.753 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.753         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.058      16.811 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.811         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.058      16.869 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.869         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.269      17.138 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.901      18.039         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.477      18.516 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.516         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.058      18.574 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.574         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.058      18.632 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.632         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.058      18.690 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.690         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.498      19.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.617      19.805         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.348      20.153 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.153         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.058      20.211 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.211         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.058      20.269 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.269         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.058      20.327 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.327         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.058      20.385 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.385         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.058      20.443 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.443         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.058      20.501 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.058      20.559 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.559         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.501      21.060 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.614      21.674         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    2.534      24.208 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        1.317      25.525         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.474      25.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.999         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.058      26.057 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.057         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.058      26.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.058      26.173 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.173         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.498      26.671 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.923      27.594         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[19]                 td                    2.000      29.594 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[19]
                                   net (fanout=1)        1.495      31.089         photoshop1/Contrast_Prj1/constrast_ipcore/_N3569
                                   td                    0.474      31.563 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.563         photoshop1/Contrast_Prj1/constrast_ipcore/_N12496
 CLMA_154_268/COUT                 td                    0.058      31.621 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.621         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.058      31.679 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.679         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.058      31.737 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.737         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.058      31.795 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.795         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.058      31.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.058      31.911 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.911         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.058      31.969 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.969         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
 CLMA_154_284/Y1                   td                    0.498      32.467 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Y1
                                   net (fanout=1)        0.119      32.586         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [53]
 CLMA_154_285/B3                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.586         Logic Levels: 28 
                                                                                   Logic: 16.830ns(60.914%), Route: 10.799ns(39.086%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.652      18.069         ntclkbufg_1      
 CLMA_154_285/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      18.357                          
 clock uncertainty                                      -0.150      18.207                          

 Setup time                                             -0.377      17.830                          

 Data required time                                                 17.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.830                          
 Data arrival time                                                  32.586                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.756                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 CLMA_182_100/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_100/Q0                   tco                   0.222       4.837 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.922         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/max2_3 [7]
 CLMA_182_101/B4                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMA_182_101/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.035       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.609                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 CLMS_174_101/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_101/Q0                   tco                   0.222       4.837 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.088       4.925         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/max2_3 [4]
 CLMA_174_100/B4                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMA_174_100/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.035       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.609                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/I04
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 CLMA_262_156/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/CLK

 CLMA_262_156/Q1                   tco                   0.224       4.839 f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.087       4.926         canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy [1]
 CLMS_262_157/C4                                                           f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMS_262_157/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.034       4.610                          

 Data required time                                                  4.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.610                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_2      
 CLMA_262_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK

 CLMA_262_260/Q0                   tco                   0.289       2.634 r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/Q
                                   net (fanout=2)        0.736       3.370         eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0] [10]
                                   td                    0.474       3.844 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.844         eth_udp_loop_inst/u_udp/u_udp_tx/_N15866
 CLMA_270_272/Y3                   td                    0.501       4.345 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_3/gateop_A2/Y1
                                   net (fanout=2)        0.401       4.746         eth_udp_loop_inst/u_udp/u_udp_tx/N3554 [12]
                                   td                    0.477       5.223 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.223         eth_udp_loop_inst/u_udp/u_udp_tx/_N11571
 CLMS_266_273/Y3                   td                    0.501       5.724 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_15/gateop_A2/Y1
                                   net (fanout=2)        0.588       6.312         eth_udp_loop_inst/u_udp/u_udp_tx/N3569 [15]
 CLMS_270_261/COUT                 td                    0.507       6.819 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.819         eth_udp_loop_inst/u_udp/u_udp_tx/_N11598
 CLMS_270_265/Y0                   td                    0.269       7.088 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.555       7.643         eth_udp_loop_inst/u_udp/u_udp_tx/N3575 [16]
 CLMA_274_276/Y3                   td                    0.210       7.853 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.442       8.295         eth_udp_loop_inst/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.477       8.772 f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         eth_udp_loop_inst/u_udp/u_udp_tx/_N11530
                                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.772         Logic Levels: 5  
                                                                                   Logic: 3.705ns(57.647%), Route: 2.722ns(42.353%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_2      
 CLMA_274_268/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.150      10.009                          

 Data required time                                                 10.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.009                          
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.237                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_2      
 CLMA_254_252/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMA_254_252/Q0                   tco                   0.289       2.634 r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.551       3.185         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.474       3.659 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.659         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_249/COUT                 td                    0.058       3.717 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.717         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.775 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.775         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_253/COUT                 td                    0.058       3.833 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.833         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.058       3.891 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.891         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_257/COUT                 td                    0.058       3.949 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.949         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.058       4.007 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.007         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_261/Y2                   td                    0.271       4.278 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        1.047       5.325         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMA_246_252/Y3                   td                    0.615       5.940 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.705       6.645         _N26             
 CLMA_250_256/Y0                   td                    0.487       7.132 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.457       7.589         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_245/CECO                 td                    0.184       7.773 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.773         ntR1556          
 CLMA_250_249/CECO                 td                    0.184       7.957 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.957         ntR1555          
 CLMA_250_253/CECO                 td                    0.184       8.141 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.141         ntR1554          
 CLMA_250_257/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   8.141         Logic Levels: 9  
                                                                                   Logic: 3.036ns(52.381%), Route: 2.760ns(47.619%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_2      
 CLMA_250_257/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.729       9.430                          

 Data required time                                                  9.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.430                          
 Data arrival time                                                   8.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.289                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_2      
 CLMA_254_252/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMA_254_252/Q0                   tco                   0.289       2.634 r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.551       3.185         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.474       3.659 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.659         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_249/COUT                 td                    0.058       3.717 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.717         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.058       3.775 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.775         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_253/COUT                 td                    0.058       3.833 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.833         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.058       3.891 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.891         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_257/COUT                 td                    0.058       3.949 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.949         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.058       4.007 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.007         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_261/Y2                   td                    0.271       4.278 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        1.047       5.325         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMA_246_252/Y3                   td                    0.615       5.940 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.705       6.645         _N26             
 CLMA_250_256/Y0                   td                    0.487       7.132 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.457       7.589         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_245/CECO                 td                    0.184       7.773 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.773         ntR1556          
 CLMA_250_249/CECO                 td                    0.184       7.957 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.957         ntR1555          
 CLMA_250_253/CECO                 td                    0.184       8.141 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.141         ntR1554          
 CLMA_250_257/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   8.141         Logic Levels: 9  
                                                                                   Logic: 3.036ns(52.381%), Route: 2.760ns(47.619%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429       6.650 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       9.873         ntclkbufg_2      
 CLMA_250_257/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.436      10.309                          
 clock uncertainty                                      -0.150      10.159                          

 Setup time                                             -0.729       9.430                          

 Data required time                                                  9.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.430                          
 Data arrival time                                                   8.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.289                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.222
  Launch Clock Delay      :  1.752
  Clock Pessimism Removal :  -0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       1.752         ntclkbufg_2      
 CLMA_194_241/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_241/Q0                   tco                   0.222       1.974 f       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.090       2.064         eth_udp_loop_inst/u_udp/u_udp_rx/error_en
 CLMA_194_240/B4                                                           f       eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.064         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       2.222         ntclkbufg_2      
 CLMA_194_240/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.441       1.781                          
 clock uncertainty                                       0.000       1.781                          

 Hold time                                              -0.035       1.746                          

 Data required time                                                  1.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.746                          
 Data arrival time                                                   2.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_2      
 CLMA_222_280/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_280/Q0                   tco                   0.222       2.095 f       eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.098       2.193         eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt [0]
 CLMS_222_281/B4                                                           f       eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.193         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_2      
 CLMS_222_281/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_tx/data_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                              -0.035       1.867                          

 Data required time                                                  1.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.867                          
 Data arrival time                                                   2.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.345
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.429      -1.350 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       0.221         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.221 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652       1.873         ntclkbufg_2      
 CLMS_222_265/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/CLK

 CLMS_222_265/Q1                   tco                   0.224       2.097 f       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/Q
                                   net (fanout=2)        0.187       2.284         eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t [3]
 CLMA_222_264/CD                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/D

 Data arrival time                                                   2.284         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N55             
 PLL_158_303/CLK_OUT0              td                   -3.308      -0.962 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       0.637         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.637 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.708       2.345         ntclkbufg_2      
 CLMA_222_264/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/CLK
 clock pessimism                                        -0.443       1.902                          
 clock uncertainty                                       0.000       1.902                          

 Hold time                                               0.053       1.955                          

 Data required time                                                  1.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.955                          
 Data arrival time                                                   2.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.801      12.574         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.147      12.721 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.721         ntR1242          
 CLMA_10_120/RSCO                  td                    0.147      12.868 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.868         ntR1241          
 CLMA_10_124/RSCO                  td                    0.147      13.015 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.015         ntR1240          
 CLMA_10_128/RSCO                  td                    0.147      13.162 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.162         ntR1239          
 CLMA_10_132/RSCO                  td                    0.147      13.309 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.309         ntR1238          
 CLMA_10_136/RSCO                  td                    0.147      13.456 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.456         ntR1237          
 CLMA_10_140/RSCO                  td                    0.147      13.603 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.603         ntR1236          
 CLMA_10_144/RSCO                  td                    0.147      13.750 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.750         ntR1235          
 CLMA_10_148/RSCO                  td                    0.147      13.897 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.897         ntR1234          
 CLMA_10_152/RSCO                  td                    0.147      14.044 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.044         ntR1233          
 CLMA_10_156/RSCO                  td                    0.147      14.191 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      14.191         ntR1232          
 CLMA_10_160/RSCO                  td                    0.147      14.338 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.338         ntR1231          
 CLMA_10_164/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RS

 Data arrival time                                                  14.338         Logic Levels: 12 
                                                                                   Logic: 2.055ns(53.294%), Route: 1.801ns(46.706%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  14.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.801      12.574         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.147      12.721 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.721         ntR1242          
 CLMA_10_120/RSCO                  td                    0.147      12.868 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.868         ntR1241          
 CLMA_10_124/RSCO                  td                    0.147      13.015 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.015         ntR1240          
 CLMA_10_128/RSCO                  td                    0.147      13.162 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.162         ntR1239          
 CLMA_10_132/RSCO                  td                    0.147      13.309 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.309         ntR1238          
 CLMA_10_136/RSCO                  td                    0.147      13.456 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.456         ntR1237          
 CLMA_10_140/RSCO                  td                    0.147      13.603 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.603         ntR1236          
 CLMA_10_144/RSCO                  td                    0.147      13.750 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.750         ntR1235          
 CLMA_10_148/RSCO                  td                    0.147      13.897 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.897         ntR1234          
 CLMA_10_152/RSCO                  td                    0.147      14.044 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.044         ntR1233          
 CLMA_10_156/RSCO                  td                    0.147      14.191 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      14.191         ntR1232          
 CLMA_10_160/RSCO                  td                    0.147      14.338 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.338         ntR1231          
 CLMA_10_164/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RS

 Data arrival time                                                  14.338         Logic Levels: 12 
                                                                                   Logic: 2.055ns(53.294%), Route: 1.801ns(46.706%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  14.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.904
  Launch Clock Delay      :  10.482
  Clock Pessimism Removal :  0.542

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.291      10.773 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.801      12.574         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.147      12.721 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.721         ntR1242          
 CLMA_10_120/RSCO                  td                    0.147      12.868 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.868         ntR1241          
 CLMA_10_124/RSCO                  td                    0.147      13.015 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.015         ntR1240          
 CLMA_10_128/RSCO                  td                    0.147      13.162 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.162         ntR1239          
 CLMA_10_132/RSCO                  td                    0.147      13.309 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.309         ntR1238          
 CLMA_10_136/RSCO                  td                    0.147      13.456 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.456         ntR1237          
 CLMA_10_140/RSCO                  td                    0.147      13.603 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.603         ntR1236          
 CLMA_10_144/RSCO                  td                    0.147      13.750 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.750         ntR1235          
 CLMA_10_148/RSCO                  td                    0.147      13.897 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.897         ntR1234          
 CLMA_10_152/RSCO                  td                    0.147      14.044 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.044         ntR1233          
 CLMA_10_156/RSCO                  td                    0.147      14.191 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      14.191         ntR1232          
 CLMA_10_160/RSCO                  td                    0.147      14.338 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.338         ntR1231          
 CLMA_10_164/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RS

 Data arrival time                                                  14.338         Logic Levels: 12 
                                                                                   Logic: 2.055ns(53.294%), Route: 1.801ns(46.706%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      11.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096      12.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      13.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      14.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      15.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      18.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531      19.904         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/CLK
 clock pessimism                                         0.542      20.446                          
 clock uncertainty                                      -0.350      20.096                          

 Recovery time                                           0.000      20.096                          

 Data required time                                                 20.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.096                          
 Data arrival time                                                  14.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMS_10_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_221/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.328      10.454         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_228/RSCO                  td                    0.105      10.559 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.559         ntR1207          
 CLMA_10_232/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.559         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.924%), Route: 0.328ns(50.076%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMS_10_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_221/Q0                    tco                   0.222      10.126 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.328      10.454         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_228/RSCO                  td                    0.105      10.559 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.559         ntR1207          
 CLMA_10_232/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.559         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.924%), Route: 0.328ns(50.076%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.482
  Launch Clock Delay      :  9.904
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.082 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       4.747         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.870 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       5.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.221 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.221         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.221 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.373         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.373 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.531       9.904         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.224      10.128 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      0.330      10.458         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_196/RSCO                  td                    0.105      10.563 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.563         ntR644           
 CLMA_58_200/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.563         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.924%), Route: 0.330ns(50.076%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_58_200/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.933                          
 clock uncertainty                                       0.200      10.133                          

 Removal time                                            0.000      10.133                          

 Data required time                                                 10.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.133                          
 Data arrival time                                                  10.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_222_228/CLK                                                          r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_228/Q1                   tco                   0.291       5.252 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.265       5.517         rstn_1ms[2]      
 CLMS_218_229/Y0                   td                    0.490       6.007 f       N416_9/gateop_perm/Z
                                   net (fanout=1)        0.397       6.404         _N101015         
 CLMS_218_237/Y2                   td                    0.341       6.745 f       N416_14/gateop_perm/Z
                                   net (fanout=665)      2.088       8.833         nt_rstn_out      
 CLMA_186_68/RS                                                            f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.833         Logic Levels: 2  
                                                                                   Logic: 1.122ns(28.977%), Route: 2.750ns(71.023%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.617         ntclkbufg_3      
 CLMA_186_68/CLK                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                   8.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.307                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.617         ntclkbufg_3      
 CLMS_218_233/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_233/Q0                   tco                   0.222       4.839 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.315       5.154         rstn_1ms[0]      
 CLMS_218_237/Y2                   td                    0.340       5.494 r       N416_14/gateop_perm/Z
                                   net (fanout=665)      1.687       7.181         nt_rstn_out      
 CLMA_186_68/RS                                                            r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.181         Logic Levels: 1  
                                                                                   Logic: 0.562ns(21.919%), Route: 2.002ns(78.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.961         ntclkbufg_3      
 CLMA_186_68/CLK                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   7.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.736                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/RS
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.612       7.569 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[20]                  td                    1.811       9.380 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[20]
                                   net (fanout=2)        3.052      12.432         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [38]
 CLMS_162_253/Y0                   td                    0.196      12.628 f       photoshop1/Contrast_Prj1/constrast_ipcore/N354/gateop_perm/Z
                                   net (fanout=2)        1.274      13.902         photoshop1/Contrast_Prj1/constrast_ipcore/N354
 CLMA_166_172/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/RS

 Data arrival time                                                  13.902         Logic Levels: 2  
                                                                                   Logic: 4.619ns(51.638%), Route: 4.326ns(48.362%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531      17.948         ntclkbufg_1      
 CLMA_166_172/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/CLK
 clock pessimism                                         0.288      18.236                          
 clock uncertainty                                      -0.150      18.086                          

 Recovery time                                          -0.617      17.469                          

 Data required time                                                 17.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.469                          
 Data arrival time                                                  13.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.567                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/RS
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.612       7.569 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[19]                  td                    1.811       9.380 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[19]
                                   net (fanout=2)        3.188      12.568         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [37]
 CLMA_170_248/Y2                   td                    0.494      13.062 f       photoshop1/Contrast_Prj1/constrast_ipcore/N351/gateop_perm/Z
                                   net (fanout=2)        0.548      13.610         photoshop1/Contrast_Prj1/constrast_ipcore/N351
 CLMA_182_252/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/RS

 Data arrival time                                                  13.610         Logic Levels: 2  
                                                                                   Logic: 4.917ns(56.824%), Route: 3.736ns(43.176%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.652      18.069         ntclkbufg_1      
 CLMA_182_252/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/CLK
 clock pessimism                                         0.288      18.357                          
 clock uncertainty                                      -0.150      18.207                          

 Recovery time                                          -0.617      17.590                          

 Data required time                                                 17.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.590                          
 Data arrival time                                                  13.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.980                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/RS
Path Group  : clk_74
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.612       7.569 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[16]                  td                    1.811       9.380 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[16]
                                   net (fanout=2)        3.279      12.659         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [34]
 CLMA_170_252/Y2                   td                    0.341      13.000 f       photoshop1/Contrast_Prj1/constrast_ipcore/N342/gateop_perm/Z
                                   net (fanout=2)        0.548      13.548         photoshop1/Contrast_Prj1/constrast_ipcore/N342
 CLMA_182_257/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/RS

 Data arrival time                                                  13.548         Logic Levels: 2  
                                                                                   Logic: 4.764ns(55.453%), Route: 3.827ns(44.547%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.454 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.454         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.502 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      15.260         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098      15.358 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      16.417         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.417 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.652      18.069         ntclkbufg_1      
 CLMA_182_257/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/CLK
 clock pessimism                                         0.288      18.357                          
 clock uncertainty                                      -0.150      18.207                          

 Recovery time                                          -0.617      17.590                          

 Data required time                                                 17.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.590                          
 Data arrival time                                                  13.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.042                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/RS
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.599       5.214 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.214         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[17]                 td                    0.337       5.551 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[17]
                                   net (fanout=2)        1.226       6.777         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [35]
 CLMS_190_137/Y1                   td                    0.337       7.114 r       photoshop1/Contrast_Prj1/constrast_ipcore/N411/gateop_perm/Z
                                   net (fanout=2)        0.318       7.432         photoshop1/Contrast_Prj1/constrast_ipcore/N411
 CLMA_194_136/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/RS

 Data arrival time                                                   7.432         Logic Levels: 2  
                                                                                   Logic: 1.273ns(45.190%), Route: 1.544ns(54.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMA_194_136/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/CLK
 clock pessimism                                        -0.288       4.669                          
 clock uncertainty                                       0.000       4.669                          

 Removal time                                           -0.226       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                   7.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.989                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/RS
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.599       5.214 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.214         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[20]                 td                    0.337       5.551 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[20]
                                   net (fanout=2)        1.337       6.888         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [38]
 CLMA_194_140/Y0                   td                    0.229       7.117 r       photoshop1/Contrast_Prj1/constrast_ipcore/N420/gateop_perm/Z
                                   net (fanout=2)        0.321       7.438         photoshop1/Contrast_Prj1/constrast_ipcore/N420
 CLMA_194_144/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/RS

 Data arrival time                                                   7.438         Logic Levels: 2  
                                                                                   Logic: 1.165ns(41.268%), Route: 1.658ns(58.732%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMA_194_144/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/CLK
 clock pessimism                                        -0.288       4.669                          
 clock uncertainty                                       0.000       4.669                          

 Removal time                                           -0.226       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                   7.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.995                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/RS
Path Group  : clk_74
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N51             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.531       4.615         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.599       5.214 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.214         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[15]                 td                    0.337       5.551 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[15]
                                   net (fanout=2)        1.255       6.806         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [33]
 CLMS_198_133/Y3                   td                    0.162       6.968 r       photoshop1/Contrast_Prj1/constrast_ipcore/N405/gateop_perm/Z
                                   net (fanout=2)        0.480       7.448         photoshop1/Contrast_Prj1/constrast_ipcore/N405
 CLMA_210_136/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/RS

 Data arrival time                                                   7.448         Logic Levels: 2  
                                                                                   Logic: 1.098ns(38.758%), Route: 1.735ns(61.242%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.585       4.957         ntclkbufg_1      
 CLMA_210_136/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/CLK
 clock pessimism                                        -0.288       4.669                          
 clock uncertainty                                       0.000       4.669                          

 Removal time                                           -0.226       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                   7.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N51             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       3.370 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.108         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.237 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.358         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.706 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.706         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.706 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.897         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       8.897 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     1.585      10.482         ntclkbufg_0      
 CLMA_42_196/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_42_196/Q0                    tco                   0.287      10.769 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.030      11.799         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_42_260/Y0                    td                    0.341      12.140 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.796      13.936         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.075 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.075         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      17.978 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.074         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.074         Logic Levels: 3  
                                                                                   Logic: 4.670ns(61.512%), Route: 2.922ns(38.488%)
====================================================================================================

====================================================================================================

Startpoint  : vout_xres[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMS_118_197/CLK                                                          r       vout_xres[4]/opit_0_inv_A2Q21/CLK

 CLMS_118_197/Q1                   tco                   0.291       5.718 r       vout_xres[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=81)       1.392       7.110         vout_xres[4]     
 CLMA_170_200/COUT                 td                    0.511       7.621 r       N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.621         N17.co [6]       
                                   td                    0.058       7.679 r       N17.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.679         N17.co [10]      
 CLMA_170_204/Y2                   td                    0.271       7.950 r       N17.lt_6/gateop/Y
                                   net (fanout=1)        0.270       8.220         N17              
 CLMS_174_205/Y1                   td                    0.466       8.686 f       N27/gateop_perm/Z
                                   net (fanout=24)       1.577      10.263         N27_inv          
 CLMA_222_180/Y0                   td                    0.341      10.604 f       N63[4]/gateop/F  
                                   net (fanout=1)        1.953      12.557         nt_g_out[4]      
 IOL_327_121/DO                    td                    0.139      12.696 f       g_out_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      12.696         g_out_obuf[4]/ntO
 IOBS_LR_328_120/PAD               td                    3.903      16.599 f       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.077      16.676         g_out[4]         
 N15                                                                       f       g_out[4] (port)  

 Data arrival time                                                  16.676         Logic Levels: 6  
                                                                                   Logic: 5.980ns(53.160%), Route: 5.269ns(46.840%)
====================================================================================================

====================================================================================================

Startpoint  : vout_xres[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.427         ntclkbufg_5      
 CLMS_118_197/CLK                                                          r       vout_xres[4]/opit_0_inv_A2Q21/CLK

 CLMS_118_197/Q1                   tco                   0.291       5.718 r       vout_xres[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=81)       1.392       7.110         vout_xres[4]     
 CLMA_170_200/COUT                 td                    0.511       7.621 r       N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.621         N17.co [6]       
                                   td                    0.058       7.679 r       N17.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.679         N17.co [10]      
 CLMA_170_204/Y2                   td                    0.271       7.950 r       N17.lt_6/gateop/Y
                                   net (fanout=1)        0.270       8.220         N17              
 CLMS_174_205/Y1                   td                    0.466       8.686 f       N27/gateop_perm/Z
                                   net (fanout=24)       1.426      10.112         N27_inv          
 CLMA_222_176/Y0                   td                    0.341      10.453 f       N63[1]/gateop/F  
                                   net (fanout=1)        2.086      12.539         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.139      12.678 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      12.678         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.903      16.581 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      16.675         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  16.675         Logic Levels: 6  
                                                                                   Logic: 5.980ns(53.165%), Route: 5.268ns(46.835%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_150_165/CLK        en/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_150_165/CLK        en/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_162_241/CLK        u1/cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           High Pulse Width  DRM_142_168/CLKA[1]     uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           Low Pulse Width   DRM_142_168/CLKA[1]     uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.052       5.950           0.898           High Pulse Width  DRM_54_128/CLKA[0]      uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.452       3.350           0.898           High Pulse Width  DRM_82_148/CLKA[1]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           Low Pulse Width   DRM_82_148/CLKA[1]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.452       3.350           0.898           High Pulse Width  DRM_82_108/CLKA[0]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_78_105/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_105/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_101/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_142_68/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_142_68/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.528       6.666           1.138           High Pulse Width  APM_258_164/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N13/gopapm/CLK
 5.528       6.666           1.138           High Pulse Width  APM_258_352/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N27/gopapm/CLK
 5.528       6.666           1.138           High Pulse Width  APM_106_216/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N41/gopapm/CLK
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_yres[11]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.223       3.590 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.640       4.230         key_out          
 CLMA_154_205/Y0                   td                    0.150       4.380 f       N444/gateop_perm/Z
                                   net (fanout=6)        0.500       4.880         N444             
 CLMA_146_176/CECO                 td                    0.132       5.012 f       vout_yres[5]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.012         ntR1446          
 CLMA_146_180/CECO                 td                    0.132       5.144 f       vout_yres[9]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.144         ntR1445          
 CLMA_146_184/CECI                                                         f       vout_yres[11]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.144         Logic Levels: 3  
                                                                                   Logic: 0.637ns(35.847%), Route: 1.140ns(64.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.165         ntclkbufg_5      
 CLMA_146_184/CLK                                                          r       vout_yres[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Setup time                                             -0.576      22.711                          

 Data required time                                                 22.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.711                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.567                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_xres[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.223       3.590 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.640       4.230         key_out          
 CLMA_154_205/Y0                   td                    0.150       4.380 f       N444/gateop_perm/Z
                                   net (fanout=6)        0.441       4.821         N444             
 CLMS_118_197/CECO                 td                    0.132       4.953 f       vout_xres[6]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.953         ntR1438          
 CLMS_118_201/CECO                 td                    0.132       5.085 f       vout_xres[10]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.085         ntR1437          
 CLMS_118_205/CECI                                                         f       vout_xres[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.085         Logic Levels: 3  
                                                                                   Logic: 0.637ns(37.078%), Route: 1.081ns(62.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.165         ntclkbufg_5      
 CLMS_118_205/CLK                                                          r       vout_xres[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Setup time                                             -0.576      22.711                          

 Data required time                                                 22.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.711                          
 Data arrival time                                                   5.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.626                          
====================================================================================================

====================================================================================================

Startpoint  : u1/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : vout_yres[7]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMS_162_241/CLK                                                          r       u1/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMS_162_241/Q1                   tco                   0.223       3.590 f       u1/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.640       4.230         key_out          
 CLMA_154_205/Y0                   td                    0.150       4.380 f       N444/gateop_perm/Z
                                   net (fanout=6)        0.500       4.880         N444             
 CLMA_146_176/CECO                 td                    0.132       5.012 f       vout_yres[5]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.012         ntR1446          
 CLMA_146_180/CECI                                                         f       vout_yres[7]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.012         Logic Levels: 2  
                                                                                   Logic: 0.505ns(30.699%), Route: 1.140ns(69.301%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.165         ntclkbufg_5      
 CLMA_146_180/CLK                                                          r       vout_yres[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Setup time                                             -0.576      22.711                          

 Data required time                                                 22.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.711                          
 Data arrival time                                                   5.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.699                          
====================================================================================================

====================================================================================================

Startpoint  : u7/key_tem0/opit_0_inv/CLK
Endpoint    : u7/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.165         ntclkbufg_5      
 CLMA_154_184/CLK                                                          r       u7/key_tem0/opit_0_inv/CLK

 CLMA_154_184/Q0                   tco                   0.179       3.344 f       u7/key_tem0/opit_0_inv/Q
                                   net (fanout=8)        0.063       3.407         u7/key_tem0      
 CLMA_154_185/B4                                                           f       u7/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u7/key_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u7/key_flag/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.165         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/key_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_154_185/Q3                   tco                   0.178       3.343 f       u7/key_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.402         key_out_6        
 CLMA_154_185/D4                                                           f       u7/key_flag/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.402         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMA_154_185/CLK                                                          r       u7/key_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u3/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u3/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.165         ntclkbufg_5      
 CLMA_210_224/CLK                                                          r       u3/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_224/Q3                   tco                   0.178       3.343 f       u3/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.404         u3/cnt [0]       
 CLMA_210_224/D4                                                           f       u3/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMA_210_224/CLK                                                          r       u3/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_x[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.223       3.598 f       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.289       3.887         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.264       4.151 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.287       4.438         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.151       4.589 f       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.355       4.944         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.264       5.208 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.362       5.570         u_camera/N27     
 CLMS_114_109/Y0                   td                    0.264       5.834 f       u_camera/N115_5/gateop_perm/Z
                                   net (fanout=2)        0.435       6.269         u_camera/N115    
 CLMA_118_72/CECO                  td                    0.132       6.401 f       u_camera/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.401         ntR1640          
 CLMA_118_76/CECO                  td                    0.132       6.533 f       u_camera/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.533         ntR1639          
 CLMA_118_80/CECO                  td                    0.132       6.665 f       u_camera/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.665         ntR1638          
 CLMA_118_84/CECO                  td                    0.132       6.797 f       u_camera/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.797         ntR1637          
 CLMA_118_88/CECO                  td                    0.132       6.929 f       u_camera/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.929         ntR1636          
 CLMA_118_92/CECO                  td                    0.132       7.061 f       u_camera/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.061         ntR1635          
 CLMA_118_96/CECO                  td                    0.132       7.193 f       u_camera/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.193         ntR1634          
 CLMA_118_100/CECI                                                         f       u_camera/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   7.193         Logic Levels: 11 
                                                                                   Logic: 2.090ns(54.741%), Route: 1.728ns(45.259%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895      15.072         ntclkbufg_4      
 CLMA_118_100/CLK                                                          r       u_camera/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.260                          
 clock uncertainty                                      -0.250      15.010                          

 Setup time                                             -0.576      14.434                          

 Data required time                                                 14.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.434                          
 Data arrival time                                                   7.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_x[31]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.223       3.598 f       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.289       3.887         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.264       4.151 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.287       4.438         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.151       4.589 f       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.355       4.944         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.264       5.208 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.362       5.570         u_camera/N27     
 CLMS_114_109/Y0                   td                    0.264       5.834 f       u_camera/N115_5/gateop_perm/Z
                                   net (fanout=2)        0.435       6.269         u_camera/N115    
 CLMA_118_72/CECO                  td                    0.132       6.401 f       u_camera/vout_x[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.401         ntR1640          
 CLMA_118_76/CECO                  td                    0.132       6.533 f       u_camera/vout_x[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.533         ntR1639          
 CLMA_118_80/CECO                  td                    0.132       6.665 f       u_camera/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.665         ntR1638          
 CLMA_118_84/CECO                  td                    0.132       6.797 f       u_camera/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.797         ntR1637          
 CLMA_118_88/CECO                  td                    0.132       6.929 f       u_camera/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.929         ntR1636          
 CLMA_118_92/CECO                  td                    0.132       7.061 f       u_camera/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.061         ntR1635          
 CLMA_118_96/CECO                  td                    0.132       7.193 f       u_camera/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.193         ntR1634          
 CLMA_118_100/CECI                                                         f       u_camera/vout_x[31]/opit_0_A2Q21/CE

 Data arrival time                                                   7.193         Logic Levels: 11 
                                                                                   Logic: 2.090ns(54.741%), Route: 1.728ns(45.259%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895      15.072         ntclkbufg_4      
 CLMA_118_100/CLK                                                          r       u_camera/vout_x[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.260                          
 clock uncertainty                                      -0.250      15.010                          

 Setup time                                             -0.576      14.434                          

 Data required time                                                 14.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.434                          
 Data arrival time                                                   7.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_camera/vin_x[14]/opit_0_A2Q21/CLK
Endpoint    : u_camera/vout_y[29]/opit_0_A2Q21/CE
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMS_118_109/CLK                                                          r       u_camera/vin_x[14]/opit_0_A2Q21/CLK

 CLMS_118_109/Q1                   tco                   0.223       3.598 f       u_camera/vin_x[14]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.289       3.887         u_camera/vin_x [14]
 CLMS_118_93/Y0                    td                    0.264       4.151 f       u_camera/N27_mux15_4/gateop_perm/Z
                                   net (fanout=1)        0.287       4.438         u_camera/_N101588
 CLMS_118_109/Y3                   td                    0.151       4.589 f       u_camera/N27_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.355       4.944         u_camera/_N101590
 CLMA_122_100/Y2                   td                    0.264       5.208 f       u_camera/N27_mux15_7/gateop_perm/Z
                                   net (fanout=19)       0.294       5.502         u_camera/N27     
 CLMA_122_116/Y3                   td                    0.233       5.735 r       u_camera/N132_2/gateop_perm/Z
                                   net (fanout=2)        0.400       6.135         u_camera/N132    
 CLMA_150_116/CECO                 td                    0.141       6.276 r       u_camera/vout_y[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.276         ntR1647          
 CLMA_150_120/CECO                 td                    0.141       6.417 r       u_camera/vout_y[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.417         ntR1646          
 CLMA_150_124/CECO                 td                    0.141       6.558 r       u_camera/vout_y[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.558         ntR1645          
 CLMA_150_128/CECO                 td                    0.141       6.699 r       u_camera/vout_y[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.699         ntR1644          
 CLMA_150_132/CECO                 td                    0.141       6.840 r       u_camera/vout_y[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.840         ntR1643          
 CLMA_150_136/CECO                 td                    0.141       6.981 r       u_camera/vout_y[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.981         ntR1642          
 CLMA_150_140/CECO                 td                    0.141       7.122 r       u_camera/vout_y[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.122         ntR1641          
 CLMA_150_144/CECI                                                         r       u_camera/vout_y[29]/opit_0_A2Q21/CE

 Data arrival time                                                   7.122         Logic Levels: 11 
                                                                                   Logic: 2.122ns(56.632%), Route: 1.625ns(43.368%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cam_pclk (port)  
                                   net (fanout=1)        0.076      11.976         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N39             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895      15.072         ntclkbufg_4      
 CLMA_150_144/CLK                                                          r       u_camera/vout_y[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.563      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                   7.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.310                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.172         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_232/Q3                   tco                   0.178       3.350 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.067       3.417         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wfull
 CLMA_110_232/B0                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.653%), Route: 0.067ns(27.347%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.066       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.172         ntclkbufg_4      
 CLMA_110_233/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMA_110_233/Q2                   tco                   0.180       3.352 f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.061       3.413         uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_110_232/B1                                                           f       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMA_110_232/CLK                                                          r       uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.087       3.300                          

 Data required time                                                  3.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.300                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
Endpoint    : uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.895       3.172         ntclkbufg_4      
 CLMA_94_228/CLK                                                           r       uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK

 CLMA_94_228/Q0                    tco                   0.182       3.354 r       uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.140       3.494         uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMA_90_229/M0                                                            r       uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.076       0.076         cam_pclk         
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N39             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=178)      0.925       3.375         ntclkbufg_4      
 CLMA_90_229/CLK                                                           r       uu2/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/de_out/opit_0_L5Q_perm/CLK
Endpoint    : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMS_146_101/CLK                                                          r       u_hdmi/de_out/opit_0_L5Q_perm/CLK

 CLMS_146_101/Q1                   tco                   0.223       3.600 f       u_hdmi/de_out/opit_0_L5Q_perm/Q
                                   net (fanout=20)       1.789       5.389         scale_de         
                                   td                    0.180       5.569 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.569         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N10840
 CLMS_114_185/COUT                 td                    0.044       5.613 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.613         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N10842
                                   td                    0.044       5.657 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.657         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N10844
 CLMS_114_193/Y3                   td                    0.387       6.044 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.278       6.322         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N2 [7]
 CLMA_114_204/Y1                   td                    0.224       6.546 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.448       6.994         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_98_184/COUT                  td                    0.391       7.385 r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.385         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.co [6]
 CLMA_98_192/Y0                    td                    0.113       7.498 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_4/gateop/Y
                                   net (fanout=1)        0.407       7.905         _N58             
 CLMA_114_196/B0                                                           f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.905         Logic Levels: 5  
                                                                                   Logic: 1.606ns(35.468%), Route: 2.922ns(64.532%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       8.979 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       9.874         ntclkbufg_6      
 CLMA_114_196/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.047                          
 clock uncertainty                                      -0.250       9.797                          

 Setup time                                             -0.149       9.648                          

 Data required time                                                  9.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.648                          
 Data arrival time                                                   7.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/de_out/opit_0_L5Q_perm/CLK
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMS_146_101/CLK                                                          r       u_hdmi/de_out/opit_0_L5Q_perm/CLK

 CLMS_146_101/Q1                   tco                   0.223       3.600 f       u_hdmi/de_out/opit_0_L5Q_perm/Q
                                   net (fanout=20)       1.577       5.177         scale_de         
                                   td                    0.180       5.357 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.357         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N14009
 CLMA_90_197/COUT                  td                    0.044       5.401 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.401         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/_N14011
 CLMA_90_201/Y1                    td                    0.366       5.767 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.270       6.037         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N2 [5]
 CLMA_90_193/Y3                    td                    0.360       6.397 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.415       6.812         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_90_196/COUT                  td                    0.387       7.199 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.199         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.co [6]
 CLMA_90_200/Y0                    td                    0.123       7.322 r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/N143.eq_4/gateop/Y
                                   net (fanout=1)        0.189       7.511         _N56             
 CLMA_90_209/A1                                                            r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.511         Logic Levels: 5  
                                                                                   Logic: 1.683ns(40.711%), Route: 2.451ns(59.289%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       8.979 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       9.874         ntclkbufg_6      
 CLMA_90_209/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.047                          
 clock uncertainty                                      -0.250       9.797                          

 Setup time                                             -0.178       9.619                          

 Data required time                                                  9.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.619                          
 Data arrival time                                                   7.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vin_x[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/vout_x[29]/opit_0_A2Q21/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMA_158_84/CLK                                                           r       u_hdmi/vin_x[5]/opit_0_L5Q_perm/CLK

 CLMA_158_84/Q3                    tco                   0.220       3.597 f       u_hdmi/vin_x[5]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.368       3.965         u_hdmi/vin_x [5] 
 CLMS_158_97/Y2                    td                    0.381       4.346 f       u_hdmi/N27_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.155       4.501         u_hdmi/_N101447  
 CLMS_158_97/Y1                    td                    0.151       4.652 f       u_hdmi/N27_mux7/gateop_perm/Z
                                   net (fanout=1)        0.257       4.909         u_hdmi/_N14294   
 CLMA_154_97/Y2                    td                    0.264       5.173 f       u_hdmi/N27_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.265       5.438         u_hdmi/N27       
 CLMS_158_97/Y3                    td                    0.162       5.600 r       u_hdmi/N115_5/gateop_perm/Z
                                   net (fanout=4)        0.420       6.020         u_hdmi/N115      
 CLMA_162_80/CECO                  td                    0.141       6.161 r       u_hdmi/vout_x[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.161         ntR1753          
 CLMA_162_84/CECO                  td                    0.141       6.302 r       u_hdmi/vout_x[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.302         ntR1752          
 CLMA_162_88/CECO                  td                    0.141       6.443 r       u_hdmi/vout_x[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.443         ntR1751          
 CLMA_162_92/CECO                  td                    0.141       6.584 r       u_hdmi/vout_x[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.584         ntR1750          
 CLMA_162_96/CECO                  td                    0.141       6.725 r       u_hdmi/vout_x[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.725         ntR1749          
 CLMA_162_100/CECI                                                         r       u_hdmi/vout_x[29]/opit_0_A2Q21/CE

 Data arrival time                                                   6.725         Logic Levels: 9  
                                                                                   Logic: 1.883ns(56.243%), Route: 1.465ns(43.757%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.700       6.700 r                        
 AA12                                                    0.000       6.700 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.778         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.513 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.513         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.551 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       8.979         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       8.979 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       9.874         ntclkbufg_6      
 CLMA_162_100/CLK                                                          r       u_hdmi/vout_x[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.173      10.047                          
 clock uncertainty                                      -0.250       9.797                          

 Setup time                                             -0.563       9.234                          

 Data required time                                                  9.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.234                          
 Data arrival time                                                   6.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.509                          
====================================================================================================

====================================================================================================

Startpoint  : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.174         ntclkbufg_6      
 CLMA_90_205/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMA_90_205/Q2                    tco                   0.180       3.354 f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.062       3.416         uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_90_204/B1                                                            f       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMA_90_204/CLK                                                           r       uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.200       3.389                          

 Hold time                                              -0.087       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK
Endpoint    : uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.174         ntclkbufg_6      
 CLMS_114_197/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/CLK

 CLMS_114_197/Q2                   tco                   0.180       3.354 f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.063       3.417         uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/wbin [10]
 CLMA_114_196/B1                                                           f       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMA_114_196/CLK                                                          r       uu4/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.200       3.389                          

 Hold time                                              -0.087       3.302                          

 Data required time                                                  3.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.302                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/vout_x[1]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi/vout_x[1]/opit_0_A2Q21/I00
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.174         ntclkbufg_6      
 CLMA_162_72/CLK                                                           r       u_hdmi/vout_x[1]/opit_0_A2Q21/CLK

 CLMA_162_72/Q0                    tco                   0.179       3.353 f       u_hdmi/vout_x[1]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       3.412         u_hdmi/vout_x [0]
 CLMA_162_72/A0                                                            f       u_hdmi/vout_x[1]/opit_0_A2Q21/I00

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N53             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.377         ntclkbufg_6      
 CLMA_162_72/CLK                                                           r       u_hdmi/vout_x[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.203       3.174                          
 clock uncertainty                                       0.200       3.374                          

 Hold time                                              -0.078       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.221       6.679 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.388       7.067         u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_181/Y0                    td                    0.380       7.447 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.337       7.784         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       8.034 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.034         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_184/Y3                    td                    0.387       8.421 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       8.658         u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_185/Y1                    td                    0.162       8.820 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.341       9.161         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.391       9.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.552         u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N13297
 CLMA_38_196/Y0                    td                    0.206       9.758 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.256      10.014         u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_34_197/Y3                    td                    0.162      10.176 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.642      10.818         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22008
 CLMA_34_208/Y3                    td                    0.222      11.040 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[7]/gateop_perm/Z
                                   net (fanout=1)        0.649      11.689         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22085
 CLMA_34_208/C2                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.689         Logic Levels: 7  
                                                                                   Logic: 2.381ns(45.517%), Route: 2.850ns(54.483%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMA_34_208/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.305      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                  11.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.221       6.679 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.388       7.067         u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_181/Y0                    td                    0.380       7.447 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.337       7.784         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       8.034 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.034         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_184/Y3                    td                    0.387       8.421 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       8.658         u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_185/Y1                    td                    0.162       8.820 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.341       9.161         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.391       9.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.552         u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N13297
 CLMA_38_196/Y0                    td                    0.206       9.758 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.256      10.014         u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_34_197/Y3                    td                    0.151      10.165 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.883      11.048         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22008
 CLMA_30_249/Y0                    td                    0.264      11.312 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[14]/gateop_perm/Z
                                   net (fanout=1)        0.253      11.565         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22092
 CLMS_34_249/A2                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.565         Logic Levels: 7  
                                                                                   Logic: 2.412ns(47.229%), Route: 2.695ns(52.771%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMS_34_249/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.305      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                  11.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMS_42_161/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_161/Q0                    tco                   0.221       6.679 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.388       7.067         u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_181/Y0                    td                    0.380       7.447 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.337       7.784         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       8.034 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.034         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_184/Y3                    td                    0.387       8.421 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       8.658         u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_34_185/Y1                    td                    0.162       8.820 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.341       9.161         u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.391       9.552 r       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.552         u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N13297
 CLMA_38_196/Y0                    td                    0.206       9.758 f       u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.256      10.014         u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMS_34_197/Y3                    td                    0.151      10.165 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.780      10.945         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22008
 CLMA_34_228/Y0                    td                    0.380      11.325 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[10]/gateop_perm/Z
                                   net (fanout=1)        0.254      11.579         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N22088
 CLMA_34_232/B2                                                            f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.579         Logic Levels: 7  
                                                                                   Logic: 2.528ns(49.365%), Route: 2.593ns(50.635%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMA_34_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Setup time                                             -0.286      15.803                          

 Data required time                                                 15.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.803                          
 Data arrival time                                                  11.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMA_58_116/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/CLK

 CLMA_58_116/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/Q
                                   net (fanout=1)        0.058       6.341         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1 [27]
 CLMA_58_117/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.341         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_58_117/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.078       6.241                          

 Data required time                                                  6.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.241                          
 Data arrival time                                                   6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMA_78_208/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_78_208/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[222]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       6.341         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [222]
 CLMS_78_209/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.341         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMS_78_209/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.078       6.241                          

 Data required time                                                  6.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.241                          
 Data arrival time                                                   6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[132]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMA_50_144/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[132]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_144/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[132]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       6.341         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [132]
 CLMS_50_145/A0                                                            f       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.341         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMS_50_145/CLK                                                           r       u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Hold time                                              -0.078       6.241                          

 Data required time                                                  6.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.241                          
 Data arrival time                                                   6.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.469         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       3.963         u_ddr3_ip/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.273         u_ddr3_ip/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  4.273
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.681         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.681         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       3.810         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       3.884 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       4.487         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       4.487 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.468         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.557 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.426 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.469         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.301       6.770                          
 clock uncertainty                                      -0.150       6.620                          

 Setup time                                             -0.105       6.515                          

 Data required time                                                  6.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.515                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.273
  Launch Clock Delay      :  3.963
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       3.926 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       3.963         u_ddr3_ip/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.302 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.302         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.227 r       u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.273         u_ddr3_ip/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.301       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.053       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                   4.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.221       3.314 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.568         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.243       3.811 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.254       4.065         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.162       4.227 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.372       4.599         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.222       4.821 r       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.331       5.152         u_ms72xx_ctl/ms7200_ctl/N261
 CLMS_174_45/Y1                    td                    0.360       5.512 f       u_ms72xx_ctl/ms7200_ctl/N1359_1/gateop_perm/Z
                                   net (fanout=6)        0.375       5.887         u_ms72xx_ctl/ms7200_ctl/N1386
 CLMA_182_48/Y2                    td                    0.150       6.037 f       u_ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.389       6.426         u_ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_182_52/Y1                    td                    0.224       6.650 f       u_ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.184       6.834         u_ms72xx_ctl/ms7200_ctl/N1797
 CLMA_182_44/A1                                                            f       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.834         Logic Levels: 6  
                                                                                   Logic: 1.582ns(42.288%), Route: 2.159ns(57.712%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_182_44/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.191     102.733                          

 Data required time                                                102.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.733                          
 Data arrival time                                                   6.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.221       3.314 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.568         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.243       3.811 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.254       4.065         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.162       4.227 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.372       4.599         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.224       4.823 f       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.273       5.096         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_44/Y3                    td                    0.162       5.258 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.289       5.547         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_57/Y2                    td                    0.381       5.928 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=14)       0.169       6.097         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_182_60/CECO                  td                    0.132       6.229 f       u_ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.229         ntR1762          
 CLMA_182_68/CECI                                                          f       u_ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.229         Logic Levels: 6  
                                                                                   Logic: 1.525ns(48.629%), Route: 1.611ns(51.371%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_182_68/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_170_49/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_49/Q0                    tco                   0.221       3.314 f       u_ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.568         u_ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_170_53/Y3                    td                    0.243       3.811 f       u_ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.254       4.065         u_ms72xx_ctl/ms7200_ctl/_N93015
 CLMA_174_56/Y0                    td                    0.162       4.227 r       u_ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=6)        0.372       4.599         u_ms72xx_ctl/ms7200_ctl/_N93408
 CLMA_182_53/Y1                    td                    0.224       4.823 f       u_ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=15)       0.273       5.096         u_ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_44/Y3                    td                    0.162       5.258 r       u_ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.289       5.547         u_ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_57/Y2                    td                    0.381       5.928 f       u_ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=14)       0.169       6.097         u_ms72xx_ctl/ms7200_ctl/N1955
 CLMA_182_60/CECO                  td                    0.132       6.229 f       u_ms72xx_ctl/ms7200_ctl/addr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.229         ntR1762          
 CLMA_182_68/CECI                                                          f       u_ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.229         Logic Levels: 6  
                                                                                   Logic: 1.525ns(48.629%), Route: 1.611ns(51.371%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_182_68/CLK                                                           r       u_ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMA_186_80/Q1                    tco                   0.180       3.066 f       u_ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.132       3.198         u_ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMS_186_81/CD                                                            f       u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D

 Data arrival time                                                   3.198         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.692%), Route: 0.132ns(42.308%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_186_81/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_186_77/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_186_77/Q3                    tco                   0.178       3.064 f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.061       3.125         u_ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMS_186_77/D4                                                            f       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMS_186_77/CLK                                                           r       u_ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : u_ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMA_190_40/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_190_40/Q3                    tco                   0.178       3.064 f       u_ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.195         u_ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_190_40/CD                                                            f       u_ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_190_40/CLK                                                           r       u_ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/L3
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   1.780       4.879 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.072       5.951         rd_data[20]      
                                   td                    0.365       6.316 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.316         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.044       6.360 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.360         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.383       6.743 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.234       6.977         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.150       7.127 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.338       8.465         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    1.984      10.449 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        0.680      11.129         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.365      11.494 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.494         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.044      11.538 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.538         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.044      11.582 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.582         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.044      11.626 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.626         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.044      11.670 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.670         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.044      11.714 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.714         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.044      11.758 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.758         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.044      11.802 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.802         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.044      11.846 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.846         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.044      11.890 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.890         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.206      12.096 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.592      12.688         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.368      13.056 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.044      13.100 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.100         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.044      13.144 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.144         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.044      13.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.188         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.383      13.571 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.371      13.942         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.268      14.210 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.210         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.044      14.254 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.254         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.044      14.298 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.298         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.044      14.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.342         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.044      14.386 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.386         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.044      14.430 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.430         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.044      14.474 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.474         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.044      14.518 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.518         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.387      14.905 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.369      15.274         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    1.955      17.229 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        0.907      18.136         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.365      18.501 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.044      18.545 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.545         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.044      18.589 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.589         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.044      18.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.366      18.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.661      19.660         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[21]                 td                    1.544      21.204 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[21]
                                   net (fanout=2)        1.038      22.242         photoshop1/Contrast_Prj1/constrast_ipcore/_N3571
 CLMA_154_268/COUT                 td                    0.391      22.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.044      22.677 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.677         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.044      22.721 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.721         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.044      22.765 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.765         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.044      22.809 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.809         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.044      22.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.044      22.897 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.897         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
                                   td                    0.044      22.941 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.941         photoshop1/Contrast_Prj1/constrast_ipcore/_N12512
 CLMA_154_284/COUT                 td                    0.044      22.985 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.985         photoshop1/Contrast_Prj1/constrast_ipcore/_N12514
                                   td                    0.044      23.029 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.029         photoshop1/Contrast_Prj1/constrast_ipcore/_N12516
 CLMA_154_288/COUT                 td                    0.044      23.073 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.073         photoshop1/Contrast_Prj1/constrast_ipcore/_N12518
 CLMA_154_292/Y1                   td                    0.383      23.456 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_25/gateop_A2/Y1
                                   net (fanout=1)        0.072      23.528         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [61]
 CLMA_154_293/B3                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/L3

 Data arrival time                                                  23.528         Logic Levels: 30 
                                                                                   Logic: 13.095ns(64.100%), Route: 7.334ns(35.900%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.005      16.335         ntclkbufg_1      
 CLMA_154_293/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[61]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      16.512                          
 clock uncertainty                                      -0.150      16.362                          

 Setup time                                             -0.290      16.072                          

 Data required time                                                 16.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.072                          
 Data arrival time                                                  23.528                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.456                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/L4
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   1.780       4.879 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.072       5.951         rd_data[20]      
                                   td                    0.365       6.316 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.316         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.044       6.360 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.360         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.383       6.743 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.234       6.977         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.150       7.127 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.338       8.465         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    1.984      10.449 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        0.680      11.129         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.365      11.494 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.494         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.044      11.538 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.538         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.044      11.582 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.582         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.044      11.626 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.626         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.044      11.670 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.670         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.044      11.714 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.714         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.044      11.758 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.758         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.044      11.802 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.802         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.044      11.846 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.846         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.044      11.890 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.890         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.206      12.096 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.592      12.688         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.368      13.056 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.044      13.100 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.100         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.044      13.144 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.144         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.044      13.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.188         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.383      13.571 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.371      13.942         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.268      14.210 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.210         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.044      14.254 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.254         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.044      14.298 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.298         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.044      14.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.342         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.044      14.386 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.386         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.044      14.430 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.430         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.044      14.474 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.474         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.044      14.518 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.518         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.387      14.905 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.369      15.274         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    1.955      17.229 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        0.907      18.136         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.365      18.501 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.044      18.545 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.545         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.044      18.589 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.589         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.044      18.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.366      18.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.661      19.660         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[21]                 td                    1.544      21.204 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[21]
                                   net (fanout=2)        1.038      22.242         photoshop1/Contrast_Prj1/constrast_ipcore/_N3571
 CLMA_154_268/COUT                 td                    0.391      22.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.044      22.677 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.677         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.044      22.721 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.721         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.044      22.765 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.765         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.044      22.809 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.809         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.044      22.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.044      22.897 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.897         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
                                   td                    0.044      22.941 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.941         photoshop1/Contrast_Prj1/constrast_ipcore/_N12512
 CLMA_154_284/COUT                 td                    0.044      22.985 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.985         photoshop1/Contrast_Prj1/constrast_ipcore/_N12514
                                   td                    0.044      23.029 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.029         photoshop1/Contrast_Prj1/constrast_ipcore/_N12516
 CLMA_154_288/COUT                 td                    0.044      23.073 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.073         photoshop1/Contrast_Prj1/constrast_ipcore/_N12518
                                   td                    0.044      23.117 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.117         photoshop1/Contrast_Prj1/constrast_ipcore/_N12520
 CLMA_154_292/Y3                   td                    0.387      23.504 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.070      23.574         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [63]
 CLMA_154_293/D4                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/L4

 Data arrival time                                                  23.574         Logic Levels: 30 
                                                                                   Logic: 13.143ns(64.190%), Route: 7.332ns(35.810%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.005      16.335         ntclkbufg_1      
 CLMA_154_293/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[63]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      16.512                          
 clock uncertainty                                      -0.150      16.362                          

 Setup time                                             -0.092      16.270                          

 Data required time                                                 16.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.270                          
 Data arrival time                                                  23.574                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.304                          
====================================================================================================

====================================================================================================

Startpoint  : uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/L3
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 DRM_142_168/CLKB[0]                                                       r       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_142_168/QB0[0]                tco                   1.780       4.879 f       uu1/u_vsdma_control/VSDMA_READ_ENABLE.u_fifoout/U_ipml_fifo_fifoout/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=8)        1.072       5.951         rd_data[20]      
                                   td                    0.365       6.316 f       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.316         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [5]
 CLMS_166_253/COUT                 td                    0.044       6.360 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.360         photoshop1/Contrast_Prj1/constrast_ipcore/N58.co [7]
 CLMS_166_257/Y1                   td                    0.383       6.743 r       photoshop1/Contrast_Prj1/constrast_ipcore/N58.fsub_8/gateop_A2/Y1
                                   net (fanout=2)        0.234       6.977         photoshop1/Contrast_Prj1/constrast_ipcore/N58 [8]
 CLMA_170_256/Y0                   td                    0.150       7.127 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8[8]/gateop_perm/Z
                                   net (fanout=28)       1.338       8.465         photoshop1/Contrast_Prj1/constrast_ipcore/nb18 [8]
 APM_106_204/P[19]                 td                    1.984      10.449 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_m1/gopapm/P[19]
                                   net (fanout=1)        0.680      11.129         photoshop1/Contrast_Prj1/constrast_ipcore/_N2408
                                   td                    0.365      11.494 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.494         photoshop1/Contrast_Prj1/constrast_ipcore/_N14920
 CLMS_102_165/COUT                 td                    0.044      11.538 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.538         photoshop1/Contrast_Prj1/constrast_ipcore/_N14922
                                   td                    0.044      11.582 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.582         photoshop1/Contrast_Prj1/constrast_ipcore/_N14924
 CLMS_102_169/COUT                 td                    0.044      11.626 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.626         photoshop1/Contrast_Prj1/constrast_ipcore/_N14926
                                   td                    0.044      11.670 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.670         photoshop1/Contrast_Prj1/constrast_ipcore/_N14928
 CLMS_102_173/COUT                 td                    0.044      11.714 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.714         photoshop1/Contrast_Prj1/constrast_ipcore/_N14930
                                   td                    0.044      11.758 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.758         photoshop1/Contrast_Prj1/constrast_ipcore/_N14932
 CLMS_102_177/COUT                 td                    0.044      11.802 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.802         photoshop1/Contrast_Prj1/constrast_ipcore/_N14934
                                   td                    0.044      11.846 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.846         photoshop1/Contrast_Prj1/constrast_ipcore/_N14936
 CLMS_102_181/COUT                 td                    0.044      11.890 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.890         photoshop1/Contrast_Prj1/constrast_ipcore/_N14938
 CLMS_102_185/Y0                   td                    0.206      12.096 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a1_1_21/gateop_A2/Y0
                                   net (fanout=2)        0.592      12.688         photoshop1/Contrast_Prj1/constrast_ipcore/_N2509
                                   td                    0.368      13.056 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.056         photoshop1/Contrast_Prj1/constrast_ipcore/_N12311
 CLMA_102_184/COUT                 td                    0.044      13.100 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.100         photoshop1/Contrast_Prj1/constrast_ipcore/_N12313
                                   td                    0.044      13.144 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.144         photoshop1/Contrast_Prj1/constrast_ipcore/_N12315
 CLMA_102_192/COUT                 td                    0.044      13.188 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.188         photoshop1/Contrast_Prj1/constrast_ipcore/_N12317
 CLMA_102_196/Y1                   td                    0.383      13.571 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a2_29/gateop_A2/Y1
                                   net (fanout=1)        0.371      13.942         photoshop1/Contrast_Prj1/constrast_ipcore/_N2628
 CLMA_110_192/COUT                 td                    0.268      14.210 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.210         photoshop1/Contrast_Prj1/constrast_ipcore/_N12348
                                   td                    0.044      14.254 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.254         photoshop1/Contrast_Prj1/constrast_ipcore/_N12350
 CLMA_110_196/COUT                 td                    0.044      14.298 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.298         photoshop1/Contrast_Prj1/constrast_ipcore/_N12352
                                   td                    0.044      14.342 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.342         photoshop1/Contrast_Prj1/constrast_ipcore/_N12354
 CLMA_110_200/COUT                 td                    0.044      14.386 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.386         photoshop1/Contrast_Prj1/constrast_ipcore/_N12356
                                   td                    0.044      14.430 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.430         photoshop1/Contrast_Prj1/constrast_ipcore/_N12358
 CLMA_110_204/COUT                 td                    0.044      14.474 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.474         photoshop1/Contrast_Prj1/constrast_ipcore/_N12360
                                   td                    0.044      14.518 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_25/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.518         photoshop1/Contrast_Prj1/constrast_ipcore/_N12362
 CLMA_110_208/Y3                   td                    0.387      14.905 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_10_a3_27/gateop_A2/Y1
                                   net (fanout=1)        0.369      15.274         photoshop1/Contrast_Prj1/constrast_ipcore/nb16 [63]
 APM_106_192/P[1]                  td                    1.955      17.229 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m2_m2_m2/gopapm/P[1]
                                   net (fanout=2)        0.907      18.136         photoshop1/Contrast_Prj1/constrast_ipcore/_N7456
                                   td                    0.365      18.501 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.501         photoshop1/Contrast_Prj1/constrast_ipcore/_N14721
 CLMA_102_264/COUT                 td                    0.044      18.545 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_39/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.545         photoshop1/Contrast_Prj1/constrast_ipcore/_N14723
                                   td                    0.044      18.589 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.589         photoshop1/Contrast_Prj1/constrast_ipcore/_N14725
 CLMA_102_268/COUT                 td                    0.044      18.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_43/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N14727
 CLMA_102_272/Y1                   td                    0.366      18.999 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a1_1_45/gateop_A2/Y1
                                   net (fanout=1)        0.661      19.660         photoshop1/Contrast_Prj1/constrast_ipcore/_N3517
 APM_106_316/P[21]                 td                    1.544      21.204 f       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_m3/gopapm/P[21]
                                   net (fanout=2)        1.038      22.242         photoshop1/Contrast_Prj1/constrast_ipcore/_N3571
 CLMA_154_268/COUT                 td                    0.391      22.633 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.633         photoshop1/Contrast_Prj1/constrast_ipcore/_N12498
                                   td                    0.044      22.677 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.677         photoshop1/Contrast_Prj1/constrast_ipcore/_N12500
 CLMA_154_272/COUT                 td                    0.044      22.721 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.721         photoshop1/Contrast_Prj1/constrast_ipcore/_N12502
                                   td                    0.044      22.765 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.765         photoshop1/Contrast_Prj1/constrast_ipcore/_N12504
 CLMA_154_276/COUT                 td                    0.044      22.809 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.809         photoshop1/Contrast_Prj1/constrast_ipcore/_N12506
                                   td                    0.044      22.853 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.853         photoshop1/Contrast_Prj1/constrast_ipcore/_N12508
 CLMA_154_280/COUT                 td                    0.044      22.897 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.897         photoshop1/Contrast_Prj1/constrast_ipcore/_N12510
 CLMA_154_284/Y1                   td                    0.383      23.280 r       photoshop1/Contrast_Prj1/constrast_ipcore/N440_8_a3_17/gateop_A2/Y1
                                   net (fanout=1)        0.072      23.352         photoshop1/Contrast_Prj1/constrast_ipcore/nb14 [53]
 CLMA_154_285/B3                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/L3

 Data arrival time                                                  23.352         Logic Levels: 28 
                                                                                   Logic: 12.919ns(63.788%), Route: 7.334ns(36.212%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.005      16.335         ntclkbufg_1      
 CLMA_154_285/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/Contrast_r[53]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      16.512                          
 clock uncertainty                                      -0.150      16.362                          

 Setup time                                             -0.290      16.072                          

 Data required time                                                 16.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.072                          
 Data arrival time                                                  23.352                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.280                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 CLMA_182_100/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_100/Q0                   tco                   0.179       3.071 f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p23[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.130         canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/max2_3 [7]
 CLMA_182_101/B4                                                           f       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMA_182_101/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_anny_nonLocalMaxValue/u_matrix_generate_3x3/matrix_p22[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.029       2.878                          

 Data required time                                                  2.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.878                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/I04
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 CLMA_262_156/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/CLK

 CLMA_262_156/Q1                   tco                   0.180       3.072 f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.061       3.133         canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy [1]
 CLMS_262_157/C4                                                           f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMS_262_157/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.028       2.879                          

 Data required time                                                  2.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.879                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[5]/opit_0_inv_A2Q21/CLK
Endpoint    : canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[6]/opit_0_inv_A2Q21/I04
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 CLMA_262_160/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[5]/opit_0_inv_A2Q21/CLK

 CLMA_262_160/Q1                   tco                   0.180       3.072 f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.061       3.133         canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/Gy [5]
 CLMS_262_161/C4                                                           f       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[6]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMS_262_161/CLK                                                          r       canny_top1/u_canny_edge_detect_top/u_canny_get_grandient/u_cordic_sqrt/u_cordic_pipline_0/y_out[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.028       2.879                          

 Data required time                                                  2.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.879                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_2      
 CLMA_262_260/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/CLK

 CLMA_262_260/Q0                   tco                   0.221       1.761 f       eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0][10]/opit_0/Q
                                   net (fanout=2)        0.466       2.227         eth_udp_loop_inst/u_udp/u_udp_tx/ip_head[0] [10]
                                   td                    0.365       2.592 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.592         eth_udp_loop_inst/u_udp/u_udp_tx/_N15866
 CLMA_270_272/Y3                   td                    0.387       2.979 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3554_1_3/gateop_A2/Y1
                                   net (fanout=2)        0.235       3.214         eth_udp_loop_inst/u_udp/u_udp_tx/N3554 [12]
                                   td                    0.368       3.582 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.582         eth_udp_loop_inst/u_udp/u_udp_tx/_N11571
 CLMS_266_273/Y3                   td                    0.387       3.969 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3569_15/gateop_A2/Y1
                                   net (fanout=2)        0.350       4.319         eth_udp_loop_inst/u_udp/u_udp_tx/N3569 [15]
 CLMS_270_261/COUT                 td                    0.391       4.710 r       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.710         eth_udp_loop_inst/u_udp/u_udp_tx/_N11598
 CLMS_270_265/Y0                   td                    0.206       4.916 f       eth_udp_loop_inst/u_udp/u_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.364       5.280         eth_udp_loop_inst/u_udp/u_udp_tx/N3575 [16]
 CLMA_274_276/Y3                   td                    0.162       5.442 r       eth_udp_loop_inst/u_udp/u_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.265       5.707         eth_udp_loop_inst/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.368       6.075 f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.075         eth_udp_loop_inst/u_udp/u_udp_tx/_N11530
                                                                           f       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.075         Logic Levels: 5  
                                                                                   Logic: 2.855ns(62.955%), Route: 1.680ns(37.045%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_2      
 CLMA_274_268/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.115       9.256                          

 Data required time                                                  9.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.256                          
 Data arrival time                                                   6.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.181                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_2      
 CLMA_254_252/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMA_254_252/Q0                   tco                   0.221       1.761 f       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.355       2.116         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.365       2.481 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.481         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_249/COUT                 td                    0.044       2.525 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.525         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.569 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.569         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_253/COUT                 td                    0.044       2.613 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.613         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.044       2.657 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.657         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_257/COUT                 td                    0.044       2.701 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.701         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.044       2.745 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.745         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_261/Y2                   td                    0.202       2.947 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        0.684       3.631         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMA_246_252/Y3                   td                    0.475       4.106 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.420       4.526         _N26             
 CLMA_250_256/Y0                   td                    0.376       4.902 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.275       5.177         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_245/CECO                 td                    0.141       5.318 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.318         ntR1556          
 CLMA_250_249/CECO                 td                    0.141       5.459 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.459         ntR1555          
 CLMA_250_253/CECO                 td                    0.141       5.600 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.600         ntR1554          
 CLMA_250_257/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.600         Logic Levels: 9  
                                                                                   Logic: 2.326ns(57.291%), Route: 1.734ns(42.709%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_2      
 CLMA_250_257/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.563       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.208                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.261
  Launch Clock Delay      :  1.540
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_2      
 CLMA_254_252/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/CLK

 CLMA_254_252/Q0                   tco                   0.221       1.761 f       eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num[2]/opit_0_inv/Q
                                   net (fanout=3)        0.355       2.116         eth_udp_loop_inst/u_udp/u_udp_tx/tx_data_num [2]
                                   td                    0.365       2.481 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.481         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [2]
 CLMS_246_249/COUT                 td                    0.044       2.525 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.525         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [4]
                                   td                    0.044       2.569 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.569         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [6]
 CLMS_246_253/COUT                 td                    0.044       2.613 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.613         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [8]
                                   td                    0.044       2.657 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.657         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [10]
 CLMS_246_257/COUT                 td                    0.044       2.701 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.701         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [12]
                                   td                    0.044       2.745 r       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.745         eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.co [14]
 CLMS_246_261/Y2                   td                    0.202       2.947 f       eth_udp_loop_inst/u_udp/u_udp_tx/N286_1.fsub_15/gateop/Y
                                   net (fanout=3)        0.684       3.631         eth_udp_loop_inst/u_udp/u_udp_tx/N286 [15]
 CLMA_246_252/Y3                   td                    0.475       4.106 r       eth_udp_loop_inst/u_udp/u_udp_tx/N298.eq_6/gateop_A2/Y1
                                   net (fanout=7)        0.420       4.526         _N26             
 CLMA_250_256/Y0                   td                    0.376       4.902 r       eth_udp_loop_inst/u_udp/u_udp_tx/N1064_3/gateop_perm/Z
                                   net (fanout=3)        0.275       5.177         eth_udp_loop_inst/u_udp/u_udp_tx/N1064
 CLMA_250_245/CECO                 td                    0.141       5.318 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.318         ntR1556          
 CLMA_250_249/CECO                 td                    0.141       5.459 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.459         ntR1555          
 CLMA_250_253/CECO                 td                    0.141       5.600 r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.600         ntR1554          
 CLMA_250_257/CECI                                                         r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.600         Logic Levels: 9  
                                                                                   Logic: 2.326ns(57.291%), Route: 1.734ns(42.709%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027       7.341 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       8.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       8.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       9.261         ntclkbufg_2      
 CLMA_250_257/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_tx/data_cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.260       9.521                          
 clock uncertainty                                      -0.150       9.371                          

 Setup time                                             -0.563       8.808                          

 Data required time                                                  8.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.808                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.208                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.428
  Launch Clock Delay      :  1.151
  Clock Pessimism Removal :  -0.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       1.151         ntclkbufg_2      
 CLMA_194_241/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_241/Q0                   tco                   0.179       1.330 f       eth_udp_loop_inst/u_udp/u_udp_rx/error_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.063       1.393         eth_udp_loop_inst/u_udp/u_udp_rx/error_en
 CLMA_194_240/B4                                                           f       eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.393         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       1.428         ntclkbufg_2      
 CLMA_194_240/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.262       1.166                          
 clock uncertainty                                       0.000       1.166                          

 Hold time                                              -0.029       1.137                          

 Data required time                                                  1.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.137                          
 Data arrival time                                                   1.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[17]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[25]/opit_0_inv/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_2      
 CLMA_198_256/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[17]/opit_0_inv/CLK

 CLMA_198_256/Q1                   tco                   0.180       1.441 f       eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[17]/opit_0_inv/Q
                                   net (fanout=2)        0.132       1.573         eth_udp_loop_inst/u_udp/u_udp_rx/des_mac [17]
 CLMS_198_257/AD                                                           f       eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[25]/opit_0_inv/D

 Data arrival time                                                   1.573         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.692%), Route: 0.132ns(42.308%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_2      
 CLMS_198_257/CLK                                                          r       eth_udp_loop_inst/u_udp/u_udp_rx/des_mac[25]/opit_0_inv/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                               0.040       1.316                          

 Data required time                                                  1.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.316                          
 Data arrival time                                                   1.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/CLK
Endpoint    : eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/D
Path Group  : eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  1.261
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N55             
 PLL_158_303/CLK_OUT0              td                   -2.027      -0.659 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.256         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.256 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005       1.261         ntclkbufg_2      
 CLMS_222_265/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/CLK

 CLMS_222_265/Q1                   tco                   0.180       1.441 f       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t[3]/opit_0_inv/Q
                                   net (fanout=2)        0.133       1.574         eth_udp_loop_inst/u_arp/u_arp_rx/src_mac_t [3]
 CLMA_222_264/CD                                                           f       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/D

 Data arrival time                                                   1.574         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.508%), Route: 0.133ns(42.492%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N55             
 PLL_158_303/CLK_OUT0              td                   -1.960      -0.429 r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.503         nt_eth_txc       
 USCM_84_109/CLK_USCM              td                    0.000       0.503 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.037       1.540         ntclkbufg_2      
 CLMA_222_264/CLK                                                          r       eth_udp_loop_inst/u_arp/u_arp_rx/src_mac[3]/opit_0_inv/CLK
 clock pessimism                                        -0.264       1.276                          
 clock uncertainty                                       0.000       1.276                          

 Hold time                                               0.040       1.316                          

 Data required time                                                  1.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.316                          
 Data arrival time                                                   1.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.295       7.976         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.105       8.081 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.081         ntR1242          
 CLMA_10_120/RSCO                  td                    0.105       8.186 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.186         ntR1241          
 CLMA_10_124/RSCO                  td                    0.105       8.291 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.291         ntR1240          
 CLMA_10_128/RSCO                  td                    0.105       8.396 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.396         ntR1239          
 CLMA_10_132/RSCO                  td                    0.105       8.501 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.501         ntR1238          
 CLMA_10_136/RSCO                  td                    0.105       8.606 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR1237          
 CLMA_10_140/RSCO                  td                    0.105       8.711 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.711         ntR1236          
 CLMA_10_144/RSCO                  td                    0.105       8.816 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.816         ntR1235          
 CLMA_10_148/RSCO                  td                    0.105       8.921 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.921         ntR1234          
 CLMA_10_152/RSCO                  td                    0.105       9.026 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.026         ntR1233          
 CLMA_10_156/RSCO                  td                    0.105       9.131 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       9.131         ntR1232          
 CLMA_10_160/RSCO                  td                    0.105       9.236 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.236         ntR1231          
 CLMA_10_164/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RS

 Data arrival time                                                   9.236         Logic Levels: 12 
                                                                                   Logic: 1.483ns(53.384%), Route: 1.295ns(46.616%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                   9.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.295       7.976         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.105       8.081 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.081         ntR1242          
 CLMA_10_120/RSCO                  td                    0.105       8.186 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.186         ntR1241          
 CLMA_10_124/RSCO                  td                    0.105       8.291 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.291         ntR1240          
 CLMA_10_128/RSCO                  td                    0.105       8.396 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.396         ntR1239          
 CLMA_10_132/RSCO                  td                    0.105       8.501 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.501         ntR1238          
 CLMA_10_136/RSCO                  td                    0.105       8.606 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR1237          
 CLMA_10_140/RSCO                  td                    0.105       8.711 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.711         ntR1236          
 CLMA_10_144/RSCO                  td                    0.105       8.816 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.816         ntR1235          
 CLMA_10_148/RSCO                  td                    0.105       8.921 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.921         ntR1234          
 CLMA_10_152/RSCO                  td                    0.105       9.026 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.026         ntR1233          
 CLMA_10_156/RSCO                  td                    0.105       9.131 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       9.131         ntR1232          
 CLMA_10_160/RSCO                  td                    0.105       9.236 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.236         ntR1231          
 CLMA_10_164/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RS

 Data arrival time                                                   9.236         Logic Levels: 12 
                                                                                   Logic: 1.483ns(53.384%), Route: 1.295ns(46.616%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                   9.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.223       6.681 f       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      1.295       7.976         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_116/RSCO                  td                    0.105       8.081 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.081         ntR1242          
 CLMA_10_120/RSCO                  td                    0.105       8.186 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.186         ntR1241          
 CLMA_10_124/RSCO                  td                    0.105       8.291 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.291         ntR1240          
 CLMA_10_128/RSCO                  td                    0.105       8.396 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.396         ntR1239          
 CLMA_10_132/RSCO                  td                    0.105       8.501 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.501         ntR1238          
 CLMA_10_136/RSCO                  td                    0.105       8.606 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.606         ntR1237          
 CLMA_10_140/RSCO                  td                    0.105       8.711 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.711         ntR1236          
 CLMA_10_144/RSCO                  td                    0.105       8.816 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.816         ntR1235          
 CLMA_10_148/RSCO                  td                    0.105       8.921 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.921         ntR1234          
 CLMA_10_152/RSCO                  td                    0.105       9.026 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.026         ntR1233          
 CLMA_10_156/RSCO                  td                    0.105       9.131 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       9.131         ntR1232          
 CLMA_10_160/RSCO                  td                    0.105       9.236 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.236         ntR1231          
 CLMA_10_164/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/RS

 Data arrival time                                                   9.236         Logic Levels: 12 
                                                                                   Logic: 1.483ns(53.384%), Route: 1.295ns(46.616%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      11.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074      11.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      11.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000      11.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      12.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000      15.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895      16.104         ntclkbufg_0      
 CLMA_10_164/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[2]/opit_0_inv/CLK
 clock pessimism                                         0.335      16.439                          
 clock uncertainty                                      -0.350      16.089                          

 Recovery time                                           0.000      16.089                          

 Data required time                                                 16.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.089                          
 Data arrival time                                                   9.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMS_10_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_221/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.226       6.509         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_228/RSCO                  td                    0.085       6.594 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.594         ntR1207          
 CLMA_10_232/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.594         Logic Levels: 1  
                                                                                   Logic: 0.264ns(53.878%), Route: 0.226ns(46.122%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMS_10_221/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_221/Q0                    tco                   0.179       6.283 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.226       6.509         u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_228/RSCO                  td                    0.085       6.594 r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.594         ntR1207          
 CLMA_10_232/RSCI                                                          r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.594         Logic Levels: 1  
                                                                                   Logic: 0.264ns(53.878%), Route: 0.226ns(46.122%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_10_232/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.458
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       1.987 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       2.968         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.057 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.926 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.926 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.209         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.895       6.104         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_58_193/Q1                    tco                   0.184       6.288 r       u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=735)      0.214       6.502         u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_196/RSCO                  td                    0.092       6.594 f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.594         ntR644           
 CLMA_58_200/RSCI                                                          f       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.594         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.327%), Route: 0.214ns(43.673%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_58_200/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.339       6.119                          
 clock uncertainty                                       0.200       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                   6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_222_228/CLK                                                          r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_222_228/Q1                   tco                   0.223       3.316 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.169       3.485         rstn_1ms[2]      
 CLMS_218_229/Y0                   td                    0.378       3.863 f       N416_9/gateop_perm/Z
                                   net (fanout=1)        0.266       4.129         _N101015         
 CLMS_218_237/Y2                   td                    0.264       4.393 f       N416_14/gateop_perm/Z
                                   net (fanout=665)      1.448       5.841         nt_rstn_out      
 CLMA_186_68/RS                                                            f       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.841         Logic Levels: 2  
                                                                                   Logic: 0.865ns(31.477%), Route: 1.883ns(68.523%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                            100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.886         ntclkbufg_3      
 CLMA_186_68/CLK                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   5.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.596                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.886         ntclkbufg_3      
 CLMS_218_233/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_233/Q0                   tco                   0.182       3.068 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.198       3.266         rstn_1ms[0]      
 CLMS_218_237/Y2                   td                    0.274       3.540 r       N416_14/gateop_perm/Z
                                   net (fanout=665)      1.114       4.654         nt_rstn_out      
 CLMA_186_68/RS                                                            r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.654         Logic Levels: 1  
                                                                                   Logic: 0.456ns(25.792%), Route: 1.312ns(74.208%)
----------------------------------------------------------------------------------------------------

 Clock clk_10 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10           
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.093         ntclkbufg_3      
 CLMA_186_68/CLK                                                           r       u_ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   4.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.925                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/RS
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.016       5.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[20]                  td                    1.398       6.513 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[20]
                                   net (fanout=2)        2.116       8.629         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [38]
 CLMS_162_253/Y0                   td                    0.150       8.779 f       photoshop1/Contrast_Prj1/constrast_ipcore/N354/gateop_perm/Z
                                   net (fanout=2)        0.897       9.676         photoshop1/Contrast_Prj1/constrast_ipcore/N354
 CLMA_166_172/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/RS

 Data arrival time                                                   9.676         Logic Levels: 2  
                                                                                   Logic: 3.564ns(54.189%), Route: 3.013ns(45.811%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895      16.225         ntclkbufg_1      
 CLMA_166_172/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_7/opit_0/CLK
 clock pessimism                                         0.177      16.402                          
 clock uncertainty                                      -0.150      16.252                          

 Recovery time                                          -0.476      15.776                          

 Data required time                                                 15.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.776                          
 Data arrival time                                                   9.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.100                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/RS
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.016       5.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[19]                  td                    1.398       6.513 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[19]
                                   net (fanout=2)        2.231       8.744         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [37]
 CLMA_170_248/Y2                   td                    0.381       9.125 f       photoshop1/Contrast_Prj1/constrast_ipcore/N351/gateop_perm/Z
                                   net (fanout=2)        0.367       9.492         photoshop1/Contrast_Prj1/constrast_ipcore/N351
 CLMA_182_252/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/RS

 Data arrival time                                                   9.492         Logic Levels: 2  
                                                                                   Logic: 3.795ns(59.362%), Route: 2.598ns(40.638%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.005      16.335         ntclkbufg_1      
 CLMA_182_252/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_6/opit_0/CLK
 clock pessimism                                         0.177      16.512                          
 clock uncertainty                                      -0.150      16.362                          

 Recovery time                                          -0.476      15.886                          

 Data required time                                                 15.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.886                          
 Data arrival time                                                   9.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.394                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/RS
Path Group  : clk_74
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 APM_106_28/CLK                                                            r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/CLK

 APM_106_28/PO[0]                  tco                   2.016       5.115 r       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         photoshop1/Contrast_Prj1/constrast_ipcore/_N10426
 APM_106_40/P[16]                  td                    1.398       6.513 f       photoshop1/Contrast_Prj1/constrast_ipcore/N5_m2/gopapm/P[16]
                                   net (fanout=2)        2.255       8.768         photoshop1/Contrast_Prj1/constrast_ipcore/N5 [34]
 CLMA_170_252/Y2                   td                    0.264       9.032 f       photoshop1/Contrast_Prj1/constrast_ipcore/N342/gateop_perm/Z
                                   net (fanout=2)        0.367       9.399         photoshop1/Contrast_Prj1/constrast_ipcore/N342
 CLMA_182_257/RS                                                           f       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/RS

 Data arrival time                                                   9.399         Logic Levels: 2  
                                                                                   Logic: 3.678ns(58.381%), Route: 2.622ns(41.619%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                             13.333      13.333 r                        
 P20                                                     0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.407         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      14.142 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.142         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      14.180 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.643         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084      14.727 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      15.330         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      15.330 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     1.005      16.335         ntclkbufg_1      
 CLMA_182_257/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageR_sel_3/opit_0/CLK
 clock pessimism                                         0.177      16.512                          
 clock uncertainty                                      -0.150      16.362                          

 Recovery time                                          -0.476      15.886                          

 Data required time                                                 15.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.886                          
 Data arrival time                                                   9.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.487                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/RS
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.481       3.373 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.373         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[20]                 td                    0.271       3.644 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[20]
                                   net (fanout=2)        0.847       4.491         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [38]
 CLMA_194_140/Y0                   td                    0.184       4.675 r       photoshop1/Contrast_Prj1/constrast_ipcore/N420/gateop_perm/Z
                                   net (fanout=2)        0.197       4.872         photoshop1/Contrast_Prj1/constrast_ipcore/N420
 CLMA_194_144/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/RS

 Data arrival time                                                   4.872         Logic Levels: 2  
                                                                                   Logic: 0.936ns(47.273%), Route: 1.044ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMA_194_144/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_7/opit_0/CLK
 clock pessimism                                        -0.177       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Removal time                                           -0.187       2.735                          

 Data required time                                                  2.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.735                          
 Data arrival time                                                   4.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.137                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/RS
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.481       3.373 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.373         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[15]                 td                    0.271       3.644 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[15]
                                   net (fanout=2)        0.804       4.448         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [33]
 CLMS_198_133/Y3                   td                    0.130       4.578 r       photoshop1/Contrast_Prj1/constrast_ipcore/N405/gateop_perm/Z
                                   net (fanout=2)        0.301       4.879         photoshop1/Contrast_Prj1/constrast_ipcore/N405
 CLMA_210_136/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/RS

 Data arrival time                                                   4.879         Logic Levels: 2  
                                                                                   Logic: 0.882ns(44.389%), Route: 1.105ns(55.611%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMA_210_136/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_2/opit_0/CLK
 clock pessimism                                        -0.177       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Removal time                                           -0.187       2.735                          

 Data required time                                                  2.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.735                          
 Data arrival time                                                   4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.144                          
====================================================================================================

====================================================================================================

Startpoint  : photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK
Endpoint    : photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/RS
Path Group  : clk_74
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N51             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.895       2.892         ntclkbufg_1      
 APM_106_116/CLK                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/CLK

 APM_106_116/PO[0]                 tco                   0.481       3.373 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.373         photoshop1/Contrast_Prj1/constrast_ipcore/_N10500
 APM_106_128/P[17]                 td                    0.271       3.644 r       photoshop1/Contrast_Prj1/constrast_ipcore/N15_m2/gopapm/P[17]
                                   net (fanout=2)        0.783       4.427         photoshop1/Contrast_Prj1/constrast_ipcore/N15 [35]
 CLMS_190_137/Y1                   td                    0.271       4.698 r       photoshop1/Contrast_Prj1/constrast_ipcore/N411/gateop_perm/Z
                                   net (fanout=2)        0.196       4.894         photoshop1/Contrast_Prj1/constrast_ipcore/N411
 CLMA_194_136/RS                                                           r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/RS

 Data arrival time                                                   4.894         Logic Levels: 2  
                                                                                   Logic: 1.023ns(51.099%), Route: 0.979ns(48.901%)
----------------------------------------------------------------------------------------------------

 Clock clk_74 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1273)     0.925       3.099         ntclkbufg_1      
 CLMA_194_136/CLK                                                          r       photoshop1/Contrast_Prj1/constrast_ipcore/AverageB_sel_4/opit_0/CLK
 clock pessimism                                        -0.177       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Removal time                                           -0.187       2.735                          

 Data required time                                                  2.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.735                          
 Data arrival time                                                   4.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N51             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_50           
 USCM_84_113/CLK_USCM              td                    0.000       2.164 r       u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.183         u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.277 r       u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.959         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.227 r       clkgate_7/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.227         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.227 r       u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.533         ddrphy_clkin     
 USCM_84_116/CLK_USCM              td                    0.000       5.533 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4625)     0.925       6.458         ntclkbufg_0      
 CLMA_42_196/CLK                                                           r       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_42_196/Q0                    tco                   0.221       6.679 f       u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      0.729       7.408         u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_42_260/Y0                    td                    0.264       7.672 f       u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.270       8.942         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.048 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.048         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.277 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.373         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.373         Logic Levels: 3  
                                                                                   Logic: 3.820ns(64.582%), Route: 2.095ns(35.418%)
====================================================================================================

====================================================================================================

Startpoint  : vout_xres[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMS_118_197/CLK                                                          r       vout_xres[4]/opit_0_inv_A2Q21/CLK

 CLMS_118_197/Q1                   tco                   0.223       3.590 f       vout_xres[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=81)       0.973       4.563         vout_xres[4]     
 CLMA_170_200/COUT                 td                    0.394       4.957 r       N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.957         N17.co [6]       
                                   td                    0.044       5.001 r       N17.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.001         N17.co [10]      
 CLMA_170_204/Y2                   td                    0.202       5.203 f       N17.lt_6/gateop/Y
                                   net (fanout=1)        0.171       5.374         N17              
 CLMS_174_205/Y1                   td                    0.359       5.733 f       N27/gateop_perm/Z
                                   net (fanout=24)       1.007       6.740         N27_inv          
 CLMA_222_176/Y0                   td                    0.264       7.004 f       N63[1]/gateop/F  
                                   net (fanout=1)        1.475       8.479         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.106       8.585 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       8.585         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.150      11.735 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      11.829         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  11.829         Logic Levels: 6  
                                                                                   Logic: 4.742ns(56.039%), Route: 3.720ns(43.961%)
====================================================================================================

====================================================================================================

Startpoint  : vout_xres[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N51             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.367         ntclkbufg_5      
 CLMS_118_197/CLK                                                          r       vout_xres[4]/opit_0_inv_A2Q21/CLK

 CLMS_118_197/Q1                   tco                   0.223       3.590 f       vout_xres[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=81)       0.973       4.563         vout_xres[4]     
 CLMA_170_200/COUT                 td                    0.394       4.957 r       N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.957         N17.co [6]       
                                   td                    0.044       5.001 r       N17.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.001         N17.co [10]      
 CLMA_170_204/Y2                   td                    0.202       5.203 f       N17.lt_6/gateop/Y
                                   net (fanout=1)        0.171       5.374         N17              
 CLMS_174_205/Y1                   td                    0.359       5.733 f       N27/gateop_perm/Z
                                   net (fanout=24)       0.986       6.719         N27_inv          
 CLMS_218_173/Y0                   td                    0.264       6.983 f       N63[2]/gateop/F  
                                   net (fanout=1)        1.494       8.477         nt_g_out[2]      
 IOL_327_109/DO                    td                    0.106       8.583 f       g_out_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.583         g_out_obuf[2]/ntO
 IOBS_LR_328_108/PAD               td                    3.150      11.733 f       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.094      11.827         g_out[2]         
 M18                                                                       f       g_out[2] (port)  

 Data arrival time                                                  11.827         Logic Levels: 6  
                                                                                   Logic: 4.742ns(56.052%), Route: 3.718ns(43.948%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_150_165/CLK        en/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_150_165/CLK        en/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_162_241/CLK        u1/cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           High Pulse Width  DRM_142_168/CLKA[1]     uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           Low Pulse Width   DRM_142_168/CLKA[1]     uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 5.232       5.950           0.718           High Pulse Width  DRM_54_128/CLKA[0]      uu1/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.632       3.350           0.718           High Pulse Width  DRM_82_148/CLKA[1]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           Low Pulse Width   DRM_82_148/CLKA[1]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 2.632       3.350           0.718           High Pulse Width  DRM_82_108/CLKA[0]      uu3/u_vsdma_control/VSDMA_WRITE_ENABLE.u_fifoin/U_ipml_fifo_fifoin/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_78_105/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_105/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_101/CLK         u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_10} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_142_68/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_142_68/CLKB[0]      u_ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_74} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.756       6.666           0.910           High Pulse Width  APM_258_164/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N13/gopapm/CLK
 5.756       6.666           0.910           High Pulse Width  APM_258_352/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N27/gopapm/CLK
 5.756       6.666           0.910           High Pulse Width  APM_106_216/CLK         canny_top1/u_VIP_RGB888_YCbCr444/N41/gopapm/CLK
====================================================================================================

{eth_rxc|eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------+
| Type       | File Name                                                 
+-------------------------------------------------------------------------+
| Input      | D:/pango_projection/ziguang/place_route/top_pnr.adf       
| Output     | D:/pango_projection/ziguang/report_timing/top_rtp.adf     
|            | D:/pango_projection/ziguang/report_timing/top.rtr         
|            | D:/pango_projection/ziguang/report_timing/rtr.db          
+-------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,252 MB
Total CPU  time to report_timing completion : 0h:0m:17s
Process Total CPU  time to report_timing completion : 0h:0m:17s
Total real time to report_timing completion : 0h:0m:19s
