m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavs_config_stimulli
Z0 w1568165555
Z1 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F4V=2EFHISg_X=6CeShoC2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z6 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
Z7 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
l0
L7
VLXNcVz7_f3Uh52BFQJ^=N3
!s100 9YNf6D=E1?j[hKO6^[>gH1
Z8 OV;C;10.5b;63
32
Z9 !s110 1568166769
!i10b 1
Z10 !s108 1568166769.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
Z12 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 avs_config_stimulli 0 22 LXNcVz7_f3Uh52BFQJ^=N3
l20
L15
V8[_JbT6li01AF]TUnA4:`0
!s100 01=f=6`C]BXaSVRbVN:2G1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edata_buffer_ent
Z15 w1585290017
R2
R3
R4
Z16 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vb;HKcGlf=7<8DNL4B]`E32
!s100 P;`Ig_9KzN;0e5LX>Uo<n1
R8
32
Z19 !s110 1585925252
!i10b 1
Z20 !s108 1585925252.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z23 DEx4 work 19 data_buffer_sc_fifo 0 22 BBB9DW>@jmRiB2JzRj`G50
R2
R3
R4
Z24 DEx4 work 15 data_buffer_ent 0 22 b;HKcGlf=7<8DNL4B]`E32
l67
L30
Vd]n64^GnR_M_UFjVP_Co?1
!s100 FO1c=B[BzfeoknP@c_NNl1
R8
32
Z25 !s110 1585925253
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Edata_buffer_sc_fifo
R15
R3
R4
R16
Z26 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z27 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VBBB9DW>@jmRiB2JzRj`G50
!s100 [P@O]TY9N>@Ikc3b?_cU13
R8
32
R19
!i10b 1
R20
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z29 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R23
l95
L59
V6nVFm_8;LMB8KGBVg5fEl0
!s100 AWiMRXD=O5>g[8_fV^WgF1
R8
32
R19
!i10b 1
R20
R28
R29
!i113 1
R13
R14
Edelay_block_ent
Z30 w1574393811
R2
R3
R4
R16
Z31 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
Z32 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R8
32
R25
!i10b 1
Z33 !s108 1585925253.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
Z35 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z36 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R8
32
R25
!i10b 1
R33
R34
R35
!i113 1
R13
R14
Eflipflop_synchronizer_ent
R30
R2
R3
R4
R16
Z37 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
Z38 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
l0
L5
V=AbCOmb5a3CkS]^E=:c]H0
!s100 KQ4oi::L4DT5YC6S<6;IZ3
R8
32
Z39 !s110 1585925257
!i10b 1
Z40 !s108 1585925257.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
Z42 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z43 DEx4 work 25 flipflop_synchronizer_ent 0 22 =AbCOmb5a3CkS]^E=:c]H0
l26
L20
VQMlZnZV?QUL`5]:gZJZIV1
!s100 g3XGZDG7Xa[0D@IgRWG_E0
R8
32
R39
!i10b 1
R40
R41
R42
!i113 1
R13
R14
Eftdi_avs_config_stimulli
Z44 w1568167110
R1
R2
R3
R4
R5
R6
R7
l0
L7
VoDhVJC=c4F_M_l]fP88<[3
!s100 b`oJD@6GCTTkC`A8>T5OU1
R8
32
Z45 !s110 1568167692
!i10b 1
Z46 !s108 1568167692.000000
R11
R12
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z47 DEx4 work 24 ftdi_avs_config_stimulli 0 22 oDhVJC=c4F_M_l]fP88<[3
l21
L16
V9oMSDQG9SW2:3TP=d4kMd0
!s100 Ce;:CHTmVgdfU:`B<80Be0
R8
32
R45
!i10b 1
R46
R11
R12
!i113 1
R13
R14
Pftdi_config_avalon_mm_pkg
R2
R3
R4
R30
R16
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R8
32
Z48 !s110 1585925251
!i10b 1
Z49 !s108 1585925251.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_config_avalon_mm_read_ent
Z50 w1585893109
Z51 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 X1A3OX9hXZjezX75SUfYB0
Z52 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R2
R3
R4
R16
Z53 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z54 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
V@h4^C<O`ElS2gZ`:;eQ8;3
!s100 9J<VfQ]E`hk>SnebMm1Bb3
R8
32
R48
!i10b 1
R49
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z56 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R51
R52
R2
R3
R4
Z57 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 @h4^C<O`ElS2gZ`:;eQ8;3
l21
L19
VP^a5ebfTPBMCoS>D]R:ff1
!s100 lYOkY=^N<fDSMGTjY:Xl01
R8
32
R48
!i10b 1
R49
R55
R56
!i113 1
R13
R14
Pftdi_config_avalon_mm_registers_pkg
R2
R3
R4
Z58 w1585893095
R16
Z59 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z60 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
VX1A3OX9hXZjezX75SUfYB0
!s100 7XWI>SNcU=UI9nzBUj<7K0
R8
32
Z61 !s110 1585925250
!i10b 1
Z62 !s108 1585925250.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z64 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R13
R14
Bbody
R51
R2
R3
R4
l0
L256
V91<K=RXQkHLQkbdSnD]]72
!s100 H;G8Sb;YdfFh6fM1k_JIS0
R8
32
R61
!i10b 1
R62
R63
R64
!i113 1
R13
R14
Eftdi_config_avalon_mm_stimulli
Z65 w1585925826
R51
R2
R3
R4
R16
Z66 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
Z67 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
l0
L7
VFS_d>2biP7cKOgn0LFBde3
!s100 1PQ<nDH[83SedEZ2YdB_01
R8
32
Z68 !s110 1585925828
!i10b 1
Z69 !s108 1585925828.000000
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
Z71 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
!i113 1
R13
R14
Artl
R51
R2
R3
R4
Z72 DEx4 work 30 ftdi_config_avalon_mm_stimulli 0 22 FS_d>2biP7cKOgn0LFBde3
l24
L19
Vg9ZgSbg:Hj4;_ZM==HPg43
!s100 ISOK;ioEXkb9[FD6Y::`B0
R8
32
R68
!i10b 1
R69
R70
R71
!i113 1
R13
R14
Eftdi_config_avalon_mm_write_ent
Z73 w1585893152
R51
R52
R2
R3
R4
R16
Z74 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z75 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
V<lWEadfA@fA]`d0MRe0ni0
!s100 `9X@=:MYle9K`1cX?VO?j0
R8
32
R19
!i10b 1
R49
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z77 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R51
R52
R2
R3
R4
Z78 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 <lWEadfA@fA]`d0MRe0ni0
l22
L18
VH<KXe?<MTLg[BJDF;zVRR0
!s100 @LY_fSbcKHJQ[A_Uo4E1D3
R8
32
R19
!i10b 1
R49
R76
R77
!i113 1
R13
R14
Pftdi_data_avalon_mm_pkg
R2
R3
R4
R15
R16
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
Vg5RhJSLlCOL<fdXHA]5jE3
!s100 bBz7aFmRG88Zb7nGREMJF2
R8
32
R19
!i10b 1
R20
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_data_dc_fifo
R30
R3
R4
R16
Z79 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z80 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R8
32
Z81 !s110 1585925256
!i10b 1
Z82 !s108 1585925256.000000
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z84 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
Z85 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l107
L62
V3zGn=X9R:3kQ5H8?nJfaz1
!s100 ?ib=8nPCWFXbnBJAHb@`02
R8
32
R81
!i10b 1
R82
R83
R84
!i113 1
R13
R14
Eftdi_data_loopback_ent
R30
R2
R3
R4
R16
Z86 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z87 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R8
32
Z88 !s110 1585925255
!i10b 1
Z89 !s108 1585925255.000000
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z91 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z92 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R8
32
R88
!i10b 1
R89
R90
R91
!i113 1
R13
R14
Eftdi_data_receiver_ent
R30
R2
R3
R4
R16
Z93 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z94 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R8
32
R25
!i10b 1
R33
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z96 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R8
32
R25
!i10b 1
R33
R95
R96
!i113 1
R13
R14
Eftdi_data_transmitter_ent
R30
R2
R3
R4
R16
Z97 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z98 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R8
32
R25
!i10b 1
R33
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z100 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R8
32
R25
!i10b 1
R33
R99
R100
!i113 1
R13
R14
Eftdi_in_io_buffer_3b
R30
R3
R4
R16
Z101 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z102 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R8
32
R81
!i10b 1
R82
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z104 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z105 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R8
32
R81
!i10b 1
R82
R103
R104
!i113 1
R13
R14
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R30
R3
R4
R16
R101
R102
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R8
32
R81
!i10b 1
R82
R103
R104
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R8
32
R81
!i10b 1
R82
R103
R104
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b
R30
R3
R4
R16
Z106 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z107 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R8
32
R81
!i10b 1
R82
Z108 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z109 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z110 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R8
32
R81
!i10b 1
R82
R108
R109
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R30
R3
R4
R16
R106
R107
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R8
32
R81
!i10b 1
R82
R108
R109
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R8
32
R81
!i10b 1
R82
R108
R109
!i113 1
R13
R14
Eftdi_out_io_buffer_5b
R30
R3
R4
R16
Z111 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z112 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R8
32
R39
!i10b 1
R40
Z113 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z114 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z115 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R8
32
R39
!i10b 1
R40
R113
R114
!i113 1
R13
R14
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R30
R3
R4
R16
R111
R112
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R8
32
R39
!i10b 1
R40
R113
R114
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R8
32
R39
!i10b 1
R40
R113
R114
!i113 1
R13
R14
Eftdi_protocol_controller_ent
R30
Z116 DPx4 work 17 ftdi_protocol_pkg 0 22 a:0CCV;X_k=KFC:^`ehe[3
R2
R3
R4
R16
Z117 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z118 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
V@^o^gQS>lI[o_ln5>92Eb3
!s100 UQH>XO75XZS`FjfWo@OJQ3
R8
32
Z119 !s110 1580390320
!i10b 1
Z120 !s108 1580390320.000000
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z122 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R116
R2
R3
R4
DEx4 work 28 ftdi_protocol_controller_ent 0 22 @^o^gQS>lI[o_ln5>92Eb3
l126
L70
V3o=A4>:4XM9[=34U]e0M`2
!s100 hG^1iGe]0mFj1_]UDI^Dn3
R8
32
R119
!i10b 1
R120
R121
R122
!i113 1
R13
R14
Pftdi_protocol_crc_pkg
R2
R3
R4
R30
R16
Z123 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z124 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R8
32
b1
Z125 !s110 1585925254
!i10b 1
R33
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z127 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R13
R14
Bbody
Z128 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R2
R3
R4
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R8
32
R125
!i10b 1
R33
R126
R127
!i113 1
R13
R14
Eftdi_protocol_img_controller_ent
Z129 w1585889609
Z130 DPx4 work 17 ftdi_protocol_pkg 0 22 C4[6ND^nR;2_]BeE1of[o1
R2
R3
R4
R16
Z131 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
Z132 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
l0
L7
VRMOGSeUPMcPFVIEP?`2PQ0
!s100 R1@nnR`Dak>J2@8;2Xl<]3
R8
32
R88
!i10b 1
R89
Z133 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
Z134 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R130
R2
R3
R4
Z135 DEx4 work 32 ftdi_protocol_img_controller_ent 0 22 RMOGSeUPMcPFVIEP?`2PQ0
l130
L73
V0;=4ocF?WJa8=2<<nIaH>1
!s100 :UN@Oz82S?mPYAH5[Nk892
R8
32
R88
!i10b 1
R89
R133
R134
!i113 1
R13
R14
Eftdi_protocol_lut_controller_ent
Z136 w1585889647
R130
R2
R3
R4
R16
Z137 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
Z138 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
l0
L7
VfU2LI;^P7W<HDiQ1KEaJ10
!s100 gUjYEML633ER:41=z<h4S1
R8
32
R88
!i10b 1
R89
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
Z140 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
!i113 1
R13
R14
Artl
R36
R130
R2
R3
R4
Z141 DEx4 work 32 ftdi_protocol_lut_controller_ent 0 22 fU2LI;^P7W<HDiQ1KEaJ10
l108
L65
V8_DooVUUSj:<_LmjOQVPF1
!s100 :B@U=e>>;;]7<3[Gge;f<1
R8
32
R88
!i10b 1
R89
R139
R140
!i113 1
R13
R14
Pftdi_protocol_pkg
R2
R3
R4
Z142 w1585920906
R16
Z143 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
Z144 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
VC4[6ND^nR;2_]BeE1of[o1
!s100 MA=YRg@ICBef2zPUP6HTN0
R8
32
R25
!i10b 1
R33
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
Z146 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R13
R14
Bbody
R130
R2
R3
R4
l0
L139
V8ZCazkab8N1C6hS[L]<j<1
!s100 GT>7GhS[iPfbR?MHKIe:c2
R8
32
R25
!i10b 1
R33
R145
R146
!i113 1
R13
R14
Eftdi_protocol_top
Z147 w1585921431
R130
R2
R3
R4
R16
Z148 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
Z149 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
VIz;RikTPOZdh<[0g1W6^83
!s100 4PSl:]>J=^o_<A>6Den^i0
R8
32
R88
!i10b 1
R89
Z150 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
Z151 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R13
R14
Artl
Z152 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 hYnFj^6e<^Ml6NjIXbjDg0
Z153 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 fA]V6ke@LXG:GjTn5nO9@3
Z154 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 6RQAT@7AjDNC@zX8bAMSd2
R128
Z155 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 EbNcMkA2OTBc]N?gHFdFF1
R141
R135
R130
R2
R3
R4
Z156 DEx4 work 17 ftdi_protocol_top 0 22 Iz;RikTPOZdh<[0g1W6^83
l168
L93
VnGCl1abL_`jLdV9]PPnC90
!s100 n2QM:]zzDlJ]BT:THel<60
R8
32
R88
!i10b 1
R89
R150
R151
!i113 1
R13
R14
Eftdi_rx_data_avalon_mm_read_ent
R15
Z157 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 g5RhJSLlCOL<fdXHA]5jE3
R2
R3
R4
R16
Z158 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z159 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VP<6lT@CajHoKDBSnM@L2I0
!s100 ^CAc92ChXhQ7a=DElU?_61
R8
32
R19
!i10b 1
R20
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z161 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R157
R2
R3
R4
Z162 DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 P<6lT@CajHoKDBSnM@L2I0
l36
L22
VGK[bh1dMGXR9WBRdUFbPE2
!s100 T3HhO]nVK[V91AX;VT5;G0
R8
32
R19
!i10b 1
R20
R160
R161
!i113 1
R13
R14
Eftdi_rx_data_mux_ent
R30
R2
R3
R4
R16
Z163 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z164 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R8
32
R81
!i10b 1
R82
Z165 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z166 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z167 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R8
32
R81
!i10b 1
R82
R165
R166
!i113 1
R13
R14
Eftdi_rx_protocol_header_parser_ent
R30
R128
R130
R2
R3
R4
R16
Z168 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z169 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V6RQAT@7AjDNC@zX8bAMSd2
!s100 W=HOEJKXYP[?IABehfTTJ1
R8
32
R125
!i10b 1
Z170 !s108 1585925254.000000
Z171 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z172 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R13
R14
Artl
R128
R130
R2
R3
R4
R154
l58
L32
VN:M6i[23[f`]C=mSH5ndP0
!s100 X6O[5VASkA8J4IMLWa>9N2
R8
32
R125
!i10b 1
R170
R171
R172
!i113 1
R13
R14
Eftdi_rx_protocol_payload_reader_ent
Z173 w1585835669
R128
R130
R2
R3
R4
R16
Z174 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z175 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
VhYnFj^6e<^Ml6NjIXbjDg0
!s100 WMOkN0zT@?Mf8`8W=EJoj2
R8
32
R88
!i10b 1
R170
Z176 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z177 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R36
R128
R130
R2
R3
R4
R152
l96
L42
ViNT[;U;GbnMUi9h_c^cYB3
!s100 <2M4ePbIRVn`jCb2U=eX]2
R8
32
R88
!i10b 1
R170
R176
R177
!i113 1
R13
R14
Eftdi_tx_data_avalon_mm_write_ent
Z178 w1585890941
R157
R2
R3
R4
R16
Z179 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z180 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R8
32
R19
!i10b 1
R20
Z181 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z182 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R157
R2
R3
R4
Z183 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l29
L21
VgK]XM7Jo>>lHRjSd>O:?i1
!s100 i=hG7Hzo6Db`ln;8PWc4I2
R8
32
R19
!i10b 1
R20
R181
R182
!i113 1
R13
R14
Eftdi_tx_data_mux_ent
R30
R2
R3
R4
R16
Z184 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z185 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R8
32
R81
!i10b 1
R82
Z186 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z187 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z188 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R8
32
R81
!i10b 1
R82
R186
R187
!i113 1
R13
R14
Eftdi_tx_protocol_header_generator_ent
R30
R128
R130
R2
R3
R4
R16
Z189 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z190 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VEbNcMkA2OTBc]N?gHFdFF1
!s100 C4Y:ARfSNzDcfci@Q`8D]0
R8
32
R125
!i10b 1
R170
Z191 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z192 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R13
R14
Artl
R128
R130
R2
R3
R4
R155
l50
L29
VOjR0D]Q6O4N:^2416LWNB1
!s100 FcO@`F95TPS;ZK=gCi;H30
R8
32
R125
!i10b 1
R170
R191
R192
!i113 1
R13
R14
Eftdi_tx_protocol_payload_writer_ent
Z193 w1585925445
R128
R130
R2
R3
R4
R16
Z194 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z195 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
VfA]V6ke@LXG:GjTn5nO9@3
!s100 m0ce@Hk=73]1o9O6iLRG:1
R8
32
Z196 !s110 1585925447
!i10b 1
Z197 !s108 1585925447.000000
Z198 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z199 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R13
R14
Artl
R36
R128
R130
R2
R3
R4
R153
l95
L43
V:fgL@0<md9HdZWh3Ud_FK2
!s100 feEm:cfcN^E15P_J;=P`h1
R8
32
R196
!i10b 1
R197
R198
R199
!i113 1
R13
R14
Eftdi_umft601a_controller_ent
R30
R2
R3
R4
R16
Z200 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z201 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VeLDdBXnP2_c5BIMKWg^@I3
!s100 7SKmfdboL<7iS]dQZ:Nm63
R8
32
R39
!i10b 1
R40
Z202 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z203 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R13
R14
Artl
R43
R115
R110
R105
R85
R2
R3
R4
Z204 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 eLDdBXnP2_c5BIMKWg^@I3
l155
L48
V9kjCT0zAoIYc87QFj^7J?2
!s100 Wc9>LJkJm1?NSjJ4SFlzY1
R8
32
R39
!i10b 1
R40
R202
R203
!i113 1
R13
R14
Eftdi_usb3_top
Z205 w1585922033
R130
R157
R51
R52
R2
R3
R4
R16
Z206 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
Z207 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
l0
L20
V>JETdn`1Qozc3iZR1<k3d1
!s100 >W1V<Hg?G=jm6;1RP>NVY3
R8
32
Z208 !s110 1585925258
!i10b 1
R40
Z209 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
Z210 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
!i113 1
R13
R14
Artl
R204
R156
R162
R24
R183
R78
R57
R72
R130
R157
R51
R52
R2
R3
R4
Z211 DEx4 work 13 ftdi_usb3_top 0 22 >JETdn`1Qozc3iZR1<k3d1
l183
L58
VF7:<NH4SmFJb;k^?ICKSg0
!s100 2?KEn?dE2hGkYe1gBJ9zW1
R8
32
R208
!i10b 1
R40
R209
R210
!i113 1
R13
R14
Erx_data_stimulli
R30
R2
R3
R4
R16
Z212 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
Z213 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R8
32
R208
!i10b 1
Z214 !s108 1585925258.000000
Z215 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
Z216 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z217 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l28
L20
VamHBc>1ebUkQ>8D`VR=ER2
!s100 fO<:^oLEgWo`49dKznJW40
R8
32
R208
!i10b 1
R214
R215
R216
!i113 1
R13
R14
Etestbench_top
Z218 w1585852980
R51
R2
R3
R4
R16
Z219 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
Z220 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
l0
L7
V2V;6JdbMeYAH4:QUNE_Rm1
!s100 J]bmDFhUmH=XZlnPcP49]3
R8
32
R208
!i10b 1
R214
Z221 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
Z222 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Artl
R157
R52
R211
R130
Z223 DEx4 work 24 usb3_fifo_master_stimuli 0 22 mzR3lN1YH1bKP8WVghSH^2
R217
Z224 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
R51
R2
R3
R4
DEx4 work 13 testbench_top 0 22 2V;6JdbMeYAH4:QUNE_Rm1
l50
L10
V4WEP?Ok[EZ;8D23UiHJ020
!s100 Me_>5CU]=5G=D8aOZkG5h1
R8
32
R208
!i10b 1
R214
R221
R222
!i113 1
R13
R14
Etx_data_stimulli
Z225 w1585891590
R2
R3
R4
R16
Z226 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
Z227 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R8
32
R208
!i10b 1
R214
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
Z229 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R224
l48
L20
V^dn7Gb^WTRTSmGVfbF2[^2
!s100 HcVJn5?Sndj5;Ko3]?4ZY2
R8
32
R208
!i10b 1
R214
R228
R229
!i113 1
R13
R14
Eusb3_fifo_master_stimuli
Z230 w1585925809
R130
R2
R3
R4
R16
Z231 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z232 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L7
VmzR3lN1YH1bKP8WVghSH^2
!s100 5_3D>D?Wz=3XA7Y^BSOj:0
R8
32
R68
!i10b 1
R69
Z233 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z234 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R13
R14
Artl
R110
R130
R2
R3
R4
R223
Z235 l1186
L23
VZ[eOV=h5dokz_4HbQ4T:51
!s100 F7X<zTAajY4Ibm7:11f2`0
R8
32
R68
!i10b 1
R69
R233
R234
!i113 1
R13
R14
Eusb_3_ftdi_top
Z236 w1568167562
Z237 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R52
R2
R3
R4
R5
Z238 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z239 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VDC]WVW?jd7O:l_ame_PL42
!s100 BVMjXF@UQEo_m<RXF?WLo1
R8
32
R45
!i10b 1
R46
Z240 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z241 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R13
R14
Artl
DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
R167
R188
R92
DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
DEx4 work 17 ftdi_protocol_top 0 22 ;`aTC`_eoe4PDV9;7XL_W1
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
DEx4 work 15 data_buffer_ent 0 22 leeJCVmgnRND<FcHkk>Ro1
R183
R78
R57
R47
R237
R1
R52
R2
R3
R4
DEx4 work 14 usb_3_ftdi_top 0 22 DC]WVW?jd7O:l_ame_PL42
l166
L55
V;`C6_gZJfz2e1kg<JVOe_1
!s100 _LoQEUZ<AUk]3mW^[Ue6I3
R8
32
R45
!i10b 1
R46
R240
R241
!i113 1
R13
R14
