

================================================================
== Vivado HLS Report for 'md'
================================================================
* Date:           Tue Mar 27 03:54:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.81|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_doMD_fu_140  |doMD   |    ?|    ?|    ?|    ?|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        -|      -|        -|       -|
|Instance             |       40|    145|    36768|   31419|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      31|
|Register             |        -|      -|        3|       -|
+---------------------+---------+-------+---------+--------+
|Total                |       40|    145|    36771|   31450|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        1|      5|        5|       9|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      2|        2|       4|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-------+-------+
    |     Instance    | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------+-------+---------+-------+-------+-------+
    |grp_doMD_fu_140  |doMD   |       40|    145|  36768|  31419|
    +-----------------+-------+---------+-------+-------+-------+
    |Total            |       |       40|    145|  36768|  31419|
    +-----------------+-------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  13|          3|    1|          3|
    |stream_in_V_read    |   9|          2|    1|          2|
    |stream_out_V_write  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  31|          7|    3|          7|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  2|   0|    2|          0|
    |ap_reg_grp_doMD_fu_140_ap_start  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  3|   0|    3|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_done              | out |    1| ap_ctrl_hs |      md      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      md      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      md      | return value |
|stream_out_V_din     | out |  121|   ap_fifo  | stream_out_V |    pointer   |
|stream_out_V_full_n  |  in |    1|   ap_fifo  | stream_out_V |    pointer   |
|stream_out_V_write   | out |    1|   ap_fifo  | stream_out_V |    pointer   |
|stream_in_V_dout     |  in |  121|   ap_fifo  |  stream_in_V |    pointer   |
|stream_in_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V |    pointer   |
|stream_in_V_read     | out |    1|   ap_fifo  |  stream_in_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

