
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
Command: synth_design -top XADCdemo -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.457 ; gain = 98.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'XADCdemo' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:22]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/proj/XADC.runs/synth_1/.Xil/Vivado-4848-DESKTOP-6HDQGGD/realtime/xadc_wiz_0_stub.vhdl:34]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 23 connections, but only 22 given [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:86]
INFO: [Synth 8-638] synthesizing module 'DigitToSeg' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/DigitToSeg.v:23]
INFO: [Synth 8-638] synthesizing module 'sevensegdecoder' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-256] done synthesizing module 'sevensegdecoder' (1#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-638] synthesizing module 'mux4_4bus' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/mux4_4bus.v:21]
INFO: [Synth 8-256] done synthesizing module 'mux4_4bus' (2#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/mux4_4bus.v:21]
INFO: [Synth 8-638] synthesizing module 'segClkDevider' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'segClkDevider' (3#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/segClkDevider.v:21]
INFO: [Synth 8-638] synthesizing module 'counter3bit' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/counter3bit.v:1]
INFO: [Synth 8-256] done synthesizing module 'counter3bit' (4#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/counter3bit.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder_3_8' [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/decoder3_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'decoder_3_8' (5#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/decoder3_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'DigitToSeg' (6#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/DigitToSeg.v:23]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:146]
INFO: [Synth 8-256] done synthesizing module 'XADCdemo' (7#1) [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:22]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 480.309 ; gain = 151.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin XLXI_47:rst to constant 0 [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/DigitToSeg.v:67]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[3] to constant 0 [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:206]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[2] to constant 0 [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:206]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[1] to constant 0 [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:206]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[0] to constant 0 [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:206]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 480.309 ; gain = 151.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/proj/XADC.runs/synth_1/.Xil/Vivado-4848-DESKTOP-6HDQGGD/dcp1/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/proj/XADC.runs/synth_1/.Xil/Vivado-4848-DESKTOP-6HDQGGD/dcp1/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'ready'. [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc:300]
WARNING: [Vivado 12-584] No ports matched 'ready'. [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc:301]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/XADCdemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 833.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 833.367 ; gain = 504.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 833.367 ; gain = 504.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 833.367 ; gain = 504.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/src/hdl/XADCdemo.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 833.367 ; gain = 504.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Address_in_reg[1]' (FD) to 'Address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Address_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Address_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[0] )
WARNING: [Synth 8-3332] Sequential element (LED_reg[0]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (Address_in_reg[4]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (Address_in_reg[2]) is unused and will be removed from module XADCdemo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 833.367 ; gain = 504.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 914.207 ; gain = 584.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1001.379 ; gain = 672.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1001.379 ; gain = 672.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1001.379 ; gain = 672.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1001.379 ; gain = 672.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|XADCdemo    | JC_reg[3] | 5      | 4     | NO           | YES                | YES               | 4      | 0       | 
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |xadc_wiz_0_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |    17|
|4     |DSP48E1           |     1|
|5     |LUT1              |     2|
|6     |LUT2              |    56|
|7     |LUT3              |    28|
|8     |LUT4              |    20|
|9     |LUT5              |    54|
|10    |LUT6              |   129|
|11    |MUXF7             |     4|
|12    |SRL16E            |     4|
|13    |FDRE              |   114|
|14    |FDSE              |     8|
|15    |IBUF              |    17|
|16    |OBUF              |    52|
+------+------------------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   533|
|2     |  segment1  |DigitToSeg      |   115|
|3     |    XLXI_6  |sevensegdecoder |     7|
|4     |    XLXI_45 |mux4_4bus       |    12|
|5     |    XLXI_47 |segClkDevider   |    82|
|6     |    XLXI_49 |counter3bit     |     6|
|7     |    XLXI_50 |decoder_3_8     |     8|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1001.379 ; gain = 672.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.379 ; gain = 319.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1001.379 ; gain = 672.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1001.379 ; gain = 683.629
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone7/Talking/DDRXADC/DDRXADC/proj/XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1001.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 24 13:55:24 2018...
