// Seed: 142518012
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  assign id_3 = id_1;
  module_2();
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2,
    input  logic id_3,
    output logic id_4,
    input  tri1  id_5
);
  wire id_7 = 1;
  always begin
    id_2 <= 1;
    begin
      id_2 = id_3;
      id_4 = id_0;
    end
    id_4 <= id_3;
  end
  module_0(
      id_5, id_5
  );
  always id_2 <= id_1;
endmodule
module module_2 ();
  assign id_1 = 1;
  wire id_4 = id_3;
  assign id_2 = id_1;
  if (1) begin
    begin
      wire id_5;
    end
  end
  wire id_6;
endmodule
