#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5df1bdfb8a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5df1bdfb27a0 .scope package, "mrv32_pkg" "mrv32_pkg" 3 29;
 .timescale 0 0;
P_0x5df1bdfcd1d0 .param/l "ADDR_WIDTH" 1 3 79, +C4<00000000000000000000000000010100>;
P_0x5df1bdfcd210 .param/l "ALU_ADD" 1 3 49, C4<0000>;
P_0x5df1bdfcd250 .param/l "ALU_AND" 1 3 51, C4<0010>;
P_0x5df1bdfcd290 .param/l "ALU_OR" 1 3 52, C4<0011>;
P_0x5df1bdfcd2d0 .param/l "ALU_SLL" 1 3 54, C4<0101>;
P_0x5df1bdfcd310 .param/l "ALU_SLT" 1 3 57, C4<1000>;
P_0x5df1bdfcd350 .param/l "ALU_SLTU" 1 3 58, C4<1001>;
P_0x5df1bdfcd390 .param/l "ALU_SRA" 1 3 56, C4<0111>;
P_0x5df1bdfcd3d0 .param/l "ALU_SRL" 1 3 55, C4<0110>;
P_0x5df1bdfcd410 .param/l "ALU_SUB" 1 3 50, C4<0001>;
P_0x5df1bdfcd450 .param/l "ALU_XOR" 1 3 53, C4<0100>;
P_0x5df1bdfcd490 .param/l "IMM_B" 1 3 66, C4<010>;
P_0x5df1bdfcd4d0 .param/l "IMM_I" 1 3 64, C4<000>;
P_0x5df1bdfcd510 .param/l "IMM_J" 1 3 68, C4<100>;
P_0x5df1bdfcd550 .param/l "IMM_S" 1 3 65, C4<001>;
P_0x5df1bdfcd590 .param/l "IMM_U" 1 3 67, C4<011>;
P_0x5df1bdfcd5d0 .param/l "MEM_BYTES" 1 3 78, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x5df1bdfcd610 .param/l "OPCODE_AUIPC" 1 3 35, C4<0010111>;
P_0x5df1bdfcd650 .param/l "OPCODE_BTYPE" 1 3 38, C4<1100011>;
P_0x5df1bdfcd690 .param/l "OPCODE_ITYPE" 1 3 41, C4<0010011>;
P_0x5df1bdfcd6d0 .param/l "OPCODE_JAL" 1 3 36, C4<1101111>;
P_0x5df1bdfcd710 .param/l "OPCODE_JALR" 1 3 37, C4<1100111>;
P_0x5df1bdfcd750 .param/l "OPCODE_LOAD" 1 3 39, C4<0000011>;
P_0x5df1bdfcd790 .param/l "OPCODE_LUI" 1 3 34, C4<0110111>;
P_0x5df1bdfcd7d0 .param/l "OPCODE_RTYPE" 1 3 42, C4<0110011>;
P_0x5df1bdfcd810 .param/l "OPCODE_STYPE" 1 3 40, C4<0100011>;
P_0x5df1bdfcd850 .param/l "OPCODE_SYSTEM" 1 3 43, C4<1110011>;
P_0x5df1bdfcd890 .param/l "REGADDR" 1 3 85, C4<00000000000000000000000000000101>;
P_0x5df1bdfcd8d0 .param/l "WSTRB_B" 1 3 74, C4<0001>;
P_0x5df1bdfcd910 .param/l "WSTRB_H" 1 3 75, C4<0011>;
P_0x5df1bdfcd950 .param/l "WSTRB_NONE" 1 3 73, C4<0000>;
P_0x5df1bdfcd990 .param/l "WSTRB_W" 1 3 76, C4<1111>;
P_0x5df1bdfcd9d0 .param/l "XLEN" 1 3 84, C4<00000000000000000000000000100000>;
S_0x5df1bdfa35c0 .scope module, "core_tb" "core_tb" 4 1;
 .timescale 0 0;
P_0x5df1bdf04ae0 .param/l "MAX_CYCLES" 1 4 9, +C4<00000000000000000000000111110100>;
P_0x5df1bdf04b20 .param/l "RD_LATENCY" 1 4 8, +C4<00000000000000000000000000000010>;
v0x5df1bdfed7c0_0 .net "a_addr", 19 0, L_0x5df1bdffe690;  1 drivers
v0x5df1bdfed8a0_0 .net "a_rdata", 31 0, v0x5df1bdfec5c0_0;  1 drivers
v0x5df1bdfed960_0 .net "a_rvalid", 0 0, v0x5df1bdfec6b0_0;  1 drivers
v0x5df1bdfeda00_0 .net "a_valid", 0 0, v0x5df1bdfdf5e0_0;  1 drivers
L_0x7cf678557018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfedaa0_0 .net "a_wdata", 31 0, L_0x7cf678557018;  1 drivers
L_0x7cf678557060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfedb40_0 .net "a_wstrb", 3 0, L_0x7cf678557060;  1 drivers
v0x5df1bdfedc00_0 .net "b_addr", 19 0, L_0x5df1be004b80;  1 drivers
v0x5df1bdfedcc0_0 .net "b_rdata", 31 0, v0x5df1bdfecd20_0;  1 drivers
v0x5df1bdfedd80_0 .net "b_rvalid", 0 0, v0x5df1bdfece30_0;  1 drivers
v0x5df1bdfedeb0_0 .net "b_valid", 0 0, v0x5df1bdfe0b10_0;  1 drivers
v0x5df1bdfedf50_0 .net "b_wdata", 31 0, v0x5df1bdfe0c20_0;  1 drivers
v0x5df1bdfee010_0 .net "b_wstrb", 3 0, v0x5df1bdfe0d00_0;  1 drivers
v0x5df1bdfee0d0_0 .var "clk", 0 0;
v0x5df1bdfee170_0 .var/i "cycle", 31 0;
v0x5df1bdfee250_0 .var "rst_n", 0 0;
v0x5df1bdfee380_0 .var/2u "trace_retire", 0 0;
v0x5df1bdfee440_0 .net "unsupported_instr", 0 0, L_0x5df1bdf2e9f0;  1 drivers
E_0x5df1bdeba870 .event anyedge, v0x5df1bdfe0010_0;
S_0x5df1bdfa3aa0 .scope begin, "$unm_blk_94" "$unm_blk_94" 4 139, 4 139 0, S_0x5df1bdfa35c0;
 .timescale 0 0;
v0x5df1bdfb8880_0 .var/s "_ivl_0", 31 0;
v0x5df1bdfb9670_0 .var/str "prog";
S_0x5df1bdfa40a0 .scope module, "core" "mrv32_core" 4 90, 5 5 0, S_0x5df1bdfa35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /OUTPUT 1 "b_valid";
    .port_info 9 /OUTPUT 20 "b_addr";
    .port_info 10 /OUTPUT 32 "b_wdata";
    .port_info 11 /OUTPUT 4 "b_wstrb";
    .port_info 12 /INPUT 32 "b_rdata";
    .port_info 13 /INPUT 1 "b_rvalid";
    .port_info 14 /OUTPUT 1 "unsupported_instr";
L_0x5df1bdef3700 .functor NOT 1, v0x5df1bdfdeea0_0, C4<0>, C4<0>, C4<0>;
L_0x5df1bdec2000 .functor AND 1, L_0x5df1bdffe900, L_0x5df1bdef3700, C4<1>, C4<1>;
L_0x5df1bdec1e80 .functor OR 1, v0x5df1bdfde800_0, v0x5df1bdfde8c0_0, C4<0>, C4<0>;
L_0x5df1bdf2e9f0 .functor AND 1, v0x5df1bdfdeea0_0, L_0x5df1bdffe900, C4<1>, C4<1>;
L_0x5df1be002f30 .functor AND 1, L_0x5df1be004880, L_0x5df1be004c20, C4<1>, C4<1>;
L_0x5df1be004a60 .functor OR 1, L_0x5df1be004d10, v0x5df1bdfe1460_0, C4<0>, C4<0>;
L_0x5df1be004b10 .functor AND 1, L_0x5df1be003d40, L_0x5df1be004a60, C4<1>, C4<1>;
v0x5df1bdfe5610_0 .net *"_ivl_6", 0 0, L_0x5df1bdef3700;  1 drivers
v0x5df1bdfe5710_0 .net *"_ivl_77", 0 0, L_0x5df1be004c20;  1 drivers
v0x5df1bdfe57d0_0 .net *"_ivl_81", 0 0, L_0x5df1be004d10;  1 drivers
v0x5df1bdfe58a0_0 .net *"_ivl_82", 0 0, L_0x5df1be004a60;  1 drivers
v0x5df1bdfe5980_0 .net "a_addr", 19 0, L_0x5df1bdffe690;  alias, 1 drivers
v0x5df1bdfe5a40_0 .net "a_rdata", 31 0, v0x5df1bdfec5c0_0;  alias, 1 drivers
v0x5df1bdfe5b10_0 .net "a_rvalid", 0 0, v0x5df1bdfec6b0_0;  alias, 1 drivers
v0x5df1bdfe5be0_0 .net "a_valid", 0 0, v0x5df1bdfdf5e0_0;  alias, 1 drivers
v0x5df1bdfe5cb0_0 .net "a_wdata", 31 0, L_0x7cf678557018;  alias, 1 drivers
v0x5df1bdfe5d80_0 .net "a_wstrb", 3 0, L_0x7cf678557060;  alias, 1 drivers
v0x5df1bdfe5e50_0 .net "alu_result", 31 0, v0x5df1bdfe28e0_0;  1 drivers
v0x5df1bdfe5f20_0 .net "alu_result_mem", 31 0, L_0x5df1be004970;  1 drivers
v0x5df1bdfe5ff0_0 .net "alu_result_wb", 31 0, L_0x5df1be005cf0;  1 drivers
v0x5df1bdfe60c0_0 .net "aluop", 3 0, v0x5df1bdfde020_0;  1 drivers
v0x5df1bdfe6190_0 .net "aluop_ex", 3 0, L_0x5df1be002ca0;  1 drivers
v0x5df1bdfe6260_0 .net "alusrc", 0 0, v0x5df1bdfde100_0;  1 drivers
v0x5df1bdfe6330_0 .net "alusrc_ex", 0 0, L_0x5df1be002df0;  1 drivers
v0x5df1bdfe64e0_0 .net "b_addr", 19 0, L_0x5df1be004b80;  alias, 1 drivers
v0x5df1bdfe65b0_0 .net "b_rdata", 31 0, v0x5df1bdfecd20_0;  alias, 1 drivers
v0x5df1bdfe6680_0 .net "b_rvalid", 0 0, v0x5df1bdfece30_0;  alias, 1 drivers
v0x5df1bdfe6750_0 .net "b_valid", 0 0, v0x5df1bdfe0b10_0;  alias, 1 drivers
v0x5df1bdfe6820_0 .net "b_wdata", 31 0, v0x5df1bdfe0c20_0;  alias, 1 drivers
v0x5df1bdfe68f0_0 .net "b_wstrb", 3 0, v0x5df1bdfe0d00_0;  alias, 1 drivers
v0x5df1bdfe69c0_0 .net "clk", 0 0, v0x5df1bdfee0d0_0;  1 drivers
v0x5df1bdfe6a60_0 .net "f3", 2 0, L_0x5df1bdffef40;  1 drivers
v0x5df1bdfe6b30_0 .net "f3_ex", 2 0, L_0x5df1be0028b0;  1 drivers
v0x5df1bdfe6bd0_0 .net "f3_mem", 2 0, L_0x5df1be003eb0;  1 drivers
v0x5df1bdfe6ca0_0 .net "imm", 31 0, L_0x5df1be0023b0;  1 drivers
v0x5df1bdfe6d40_0 .net "imm_ex", 31 0, L_0x5df1be0033d0;  1 drivers
v0x5df1bdfe6de0_0 .net "imm_mem", 31 0, L_0x5df1be003ca0;  1 drivers
v0x5df1bdfe6ec0_0 .net "imm_wb", 31 0, L_0x5df1be005070;  1 drivers
v0x5df1bdfe6f80_0 .net "instr", 31 0, L_0x5df1bdffe7c0;  1 drivers
v0x5df1bdfe7070_0 .net "instr_accept", 0 0, v0x5df1bdfe4840_0;  1 drivers
v0x5df1bdfe7370_0 .net "instr_if", 31 0, v0x5df1bdfdf970_0;  1 drivers
v0x5df1bdfe7430_0 .net "instr_valid_decode", 0 0, L_0x5df1bdec2000;  1 drivers
v0x5df1bdfe74d0_0 .net "instr_valid_ex", 0 0, L_0x5df1be0027c0;  1 drivers
v0x5df1bdfe7590_0 .net "instr_valid_fetch", 0 0, v0x5df1bdfdfbf0_0;  1 drivers
v0x5df1bdfe7630_0 .net "instr_valid_mem", 0 0, L_0x5df1be003d40;  1 drivers
v0x5df1bdfe76d0_0 .net "instr_valid_wb", 0 0, L_0x5df1be0053e0;  1 drivers
v0x5df1bdfe77a0_0 .net "is_jal", 0 0, v0x5df1bdfde6a0_0;  1 drivers
v0x5df1bdfe7870_0 .net "is_jal_ex", 0 0, L_0x5df1be003330;  1 drivers
v0x5df1bdfe7910_0 .net "is_jal_mem", 0 0, L_0x5df1be0046d0;  1 drivers
v0x5df1bdfe79b0_0 .net "is_jal_wb", 0 0, L_0x5df1be005a90;  1 drivers
v0x5df1bdfe7a80_0 .net "is_lui", 0 0, v0x5df1bdfde740_0;  1 drivers
v0x5df1bdfe7b50_0 .net "is_lui_ex", 0 0, L_0x5df1be003200;  1 drivers
v0x5df1bdfe7bf0_0 .net "is_lui_mem", 0 0, L_0x5df1be004630;  1 drivers
v0x5df1bdfe7c90_0 .net "is_lui_wb", 0 0, L_0x5df1be0059a0;  1 drivers
v0x5df1bdfe7d60_0 .net "iv_if_id", 0 0, L_0x5df1bdffe900;  1 drivers
v0x5df1bdfe7e00_0 .net "jal_target", 31 0, L_0x5df1be006050;  1 drivers
v0x5df1bdfe7ef0_0 .net "load_data", 31 0, v0x5df1bdfe12a0_0;  1 drivers
v0x5df1bdfe7fc0_0 .net "load_data_wb", 31 0, L_0x5df1be005de0;  1 drivers
v0x5df1bdfe8090_0 .net "lsu_done", 0 0, v0x5df1bdfe1460_0;  1 drivers
v0x5df1bdfe8160_0 .net "mem_ren", 0 0, v0x5df1bdfde800_0;  1 drivers
v0x5df1bdfe8230_0 .net "mem_ren_ex", 0 0, L_0x5df1be002e90;  1 drivers
v0x5df1bdfe82d0_0 .net "mem_ren_mem", 0 0, L_0x5df1be0040d0;  1 drivers
v0x5df1bdfe83a0_0 .net "mem_ren_wb", 0 0, L_0x5df1be0052f0;  1 drivers
v0x5df1bdfe8470_0 .net "mem_valid", 0 0, L_0x5df1bdec1e80;  1 drivers
v0x5df1bdfe8510_0 .net "mem_valid_ex", 0 0, L_0x5df1be003510;  1 drivers
v0x5df1bdfe85b0_0 .net "mem_valid_mem", 0 0, L_0x5df1be004880;  1 drivers
v0x5df1bdfe8680_0 .net "mem_wen", 0 0, v0x5df1bdfde8c0_0;  1 drivers
v0x5df1bdfe8750_0 .net "mem_wen_ex", 0 0, L_0x5df1be002fa0;  1 drivers
v0x5df1bdfe87f0_0 .net "mem_wen_mem", 0 0, L_0x5df1be0041c0;  1 drivers
v0x5df1bdfe88c0_0 .net "mem_wstrb", 3 0, v0x5df1bdfde980_0;  1 drivers
v0x5df1bdfe8990_0 .net "mem_wstrb_ex", 3 0, L_0x5df1be003040;  1 drivers
v0x5df1bdfe8a30_0 .net "mem_wstrb_mem", 3 0, L_0x5df1be0043a0;  1 drivers
v0x5df1bdfe8b00_0 .net "op2", 31 0, L_0x5df1be0037c0;  1 drivers
v0x5df1bdfe8bd0_0 .net "pc_ex", 31 0, L_0x5df1be002720;  1 drivers
v0x5df1bdfe8c70_0 .net "pc_id", 31 0, L_0x5df1bdffe860;  1 drivers
v0x5df1bdfe8d50_0 .net "pc_if", 31 0, v0x5df1bdfdfd70_0;  1 drivers
v0x5df1bdfe8e40_0 .net "pc_mem", 31 0, L_0x5df1be003af0;  1 drivers
v0x5df1bdfe8f00_0 .net "pc_next", 31 0, v0x5df1bdfe4e60_0;  1 drivers
v0x5df1bdfe9010_0 .net "pc_wb", 31 0, L_0x5df1be004f80;  1 drivers
v0x5df1bdfe90d0_0 .net "rd_addr", 4 0, L_0x5df1bdffead0;  1 drivers
v0x5df1bdfe91a0_0 .net "rd_addr_ex", 4 0, L_0x5df1be002c00;  1 drivers
v0x5df1bdfe9260_0 .net "rd_addr_mem", 4 0, L_0x5df1be003f50;  1 drivers
v0x5df1bdfe9340_0 .net "rd_addr_wb", 4 0, L_0x5df1be0056b0;  1 drivers
v0x5df1bdfe9430_0 .var "reg_ex_mem", 146 0;
v0x5df1bdfe94f0_0 .var "reg_id_ex", 97 0;
v0x5df1bdfe95d0_0 .var "reg_if_id", 64 0;
v0x5df1bdfe96b0_0 .var "reg_mem_wb", 137 0;
v0x5df1bdfe9790_0 .net "reg_wen", 0 0, v0x5df1bdfdec20_0;  1 drivers
v0x5df1bdfe9860_0 .net "reg_wen_ex", 0 0, L_0x5df1be003160;  1 drivers
v0x5df1bdfe9900_0 .net "reg_wen_mem", 0 0, L_0x5df1be004490;  1 drivers
v0x5df1bdfe99c0_0 .net "reg_wen_wb", 0 0, L_0x5df1be005750;  1 drivers
v0x5df1bdfe9a90_0 .net "rf_waddr", 4 0, v0x5df1bdfe50a0_0;  1 drivers
v0x5df1bdfe9b80_0 .net "rf_wdata", 31 0, v0x5df1bdfe5160_0;  1 drivers
v0x5df1bdfe9c90_0 .net "rf_wen", 0 0, v0x5df1bdfe5230_0;  1 drivers
v0x5df1bdfe9d80_0 .net "rs1_addr", 4 0, L_0x5df1bdffec10;  1 drivers
v0x5df1bdfe9e40_0 .net "rs1_addr_ex", 4 0, L_0x5df1be002990;  1 drivers
v0x5df1bdfe9ee0_0 .net "rs1_data", 31 0, v0x5df1bdfe3d80_0;  1 drivers
v0x5df1bdfe9fd0_0 .net "rs2_addr", 4 0, L_0x5df1bdffecb0;  1 drivers
v0x5df1bdfea090_0 .net "rs2_addr_ex", 4 0, L_0x5df1be002b10;  1 drivers
v0x5df1bdfea130_0 .net "rs2_data", 31 0, v0x5df1bdfe3f00_0;  1 drivers
v0x5df1bdfea200_0 .net "rs2_mem", 31 0, L_0x5df1be003a00;  1 drivers
v0x5df1bdfea2d0_0 .net "rst_n", 0 0, v0x5df1bdfee250_0;  1 drivers
v0x5df1bdfea370_0 .net "stall", 0 0, L_0x5df1be002f30;  1 drivers
v0x5df1bdfea410_0 .net "true_instr_valid", 0 0, L_0x5df1be004b10;  1 drivers
v0x5df1bdfea4d0_0 .net "unsupported", 0 0, v0x5df1bdfdeea0_0;  1 drivers
v0x5df1bdfea5a0_0 .net "unsupported_instr", 0 0, L_0x5df1bdf2e9f0;  alias, 1 drivers
E_0x5df1bdeb9f50 .event posedge, v0x5df1bdfdf8b0_0;
L_0x5df1bdffe7c0 .part v0x5df1bdfe95d0_0, 33, 32;
L_0x5df1bdffe860 .part v0x5df1bdfe95d0_0, 1, 32;
L_0x5df1bdffe900 .part v0x5df1bdfe95d0_0, 0, 1;
L_0x5df1be002720 .part v0x5df1bdfe94f0_0, 66, 32;
L_0x5df1be0027c0 .part v0x5df1bdfe94f0_0, 65, 1;
L_0x5df1be0028b0 .part v0x5df1bdfe94f0_0, 62, 3;
L_0x5df1be002990 .part v0x5df1bdfe94f0_0, 57, 5;
L_0x5df1be002b10 .part v0x5df1bdfe94f0_0, 52, 5;
L_0x5df1be002c00 .part v0x5df1bdfe94f0_0, 47, 5;
L_0x5df1be002ca0 .part v0x5df1bdfe94f0_0, 43, 4;
L_0x5df1be002df0 .part v0x5df1bdfe94f0_0, 42, 1;
L_0x5df1be002e90 .part v0x5df1bdfe94f0_0, 41, 1;
L_0x5df1be002fa0 .part v0x5df1bdfe94f0_0, 40, 1;
L_0x5df1be003040 .part v0x5df1bdfe94f0_0, 36, 4;
L_0x5df1be003160 .part v0x5df1bdfe94f0_0, 35, 1;
L_0x5df1be003200 .part v0x5df1bdfe94f0_0, 34, 1;
L_0x5df1be003330 .part v0x5df1bdfe94f0_0, 33, 1;
L_0x5df1be0033d0 .part v0x5df1bdfe94f0_0, 1, 32;
L_0x5df1be003510 .part v0x5df1bdfe94f0_0, 0, 1;
L_0x5df1be0037c0 .functor MUXZ 32, v0x5df1bdfe3f00_0, L_0x5df1be0033d0, L_0x5df1be002df0, C4<>;
L_0x5df1be003a00 .part v0x5df1bdfe9430_0, 115, 32;
L_0x5df1be003af0 .part v0x5df1bdfe9430_0, 83, 32;
L_0x5df1be003ca0 .part v0x5df1bdfe9430_0, 51, 32;
L_0x5df1be003d40 .part v0x5df1bdfe9430_0, 50, 1;
L_0x5df1be003eb0 .part v0x5df1bdfe9430_0, 47, 3;
L_0x5df1be003f50 .part v0x5df1bdfe9430_0, 42, 5;
L_0x5df1be0040d0 .part v0x5df1bdfe9430_0, 41, 1;
L_0x5df1be0041c0 .part v0x5df1bdfe9430_0, 40, 1;
L_0x5df1be0043a0 .part v0x5df1bdfe9430_0, 36, 4;
L_0x5df1be004490 .part v0x5df1bdfe9430_0, 35, 1;
L_0x5df1be004630 .part v0x5df1bdfe9430_0, 34, 1;
L_0x5df1be0046d0 .part v0x5df1bdfe9430_0, 33, 1;
L_0x5df1be004880 .part v0x5df1bdfe9430_0, 32, 1;
L_0x5df1be004970 .part v0x5df1bdfe9430_0, 0, 32;
L_0x5df1be004c20 .reduce/nor v0x5df1bdfe1460_0;
L_0x5df1be004d10 .reduce/nor L_0x5df1be004880;
L_0x5df1be004f80 .part v0x5df1bdfe96b0_0, 106, 32;
L_0x5df1be005070 .part v0x5df1bdfe96b0_0, 74, 32;
L_0x5df1be0052f0 .part v0x5df1bdfe96b0_0, 73, 1;
L_0x5df1be0053e0 .part v0x5df1bdfe96b0_0, 72, 1;
L_0x5df1be0056b0 .part v0x5df1bdfe96b0_0, 67, 5;
L_0x5df1be005750 .part v0x5df1bdfe96b0_0, 66, 1;
L_0x5df1be0059a0 .part v0x5df1bdfe96b0_0, 65, 1;
L_0x5df1be005a90 .part v0x5df1bdfe96b0_0, 64, 1;
L_0x5df1be005cf0 .part v0x5df1bdfe96b0_0, 32, 32;
L_0x5df1be005de0 .part v0x5df1bdfe96b0_0, 0, 32;
L_0x5df1be006050 .arith/sum 32, L_0x5df1be004f80, L_0x5df1be005070;
S_0x5df1bdfa4540 .scope module, "decode" "instr_decode" 5 69, 6 30 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_addr";
    .port_info 2 /OUTPUT 5 "rs2_addr";
    .port_info 3 /OUTPUT 5 "rd_addr";
    .port_info 4 /OUTPUT 4 "aluop";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "mem_ren";
    .port_info 7 /OUTPUT 1 "mem_wen";
    .port_info 8 /OUTPUT 4 "mem_wstrb";
    .port_info 9 /OUTPUT 1 "reg_wen";
    .port_info 10 /OUTPUT 3 "f3";
    .port_info 11 /OUTPUT 1 "is_lui";
    .port_info 12 /OUTPUT 1 "is_jal";
    .port_info 13 /OUTPUT 32 "imm";
    .port_info 14 /OUTPUT 1 "unsupported_instr";
v0x5df1bdfde020_0 .var "aluop", 3 0;
v0x5df1bdfde100_0 .var "alusrc", 0 0;
v0x5df1bdfde1c0_0 .net "f3", 2 0, L_0x5df1bdffef40;  alias, 1 drivers
v0x5df1bdfde280_0 .net "funct3", 2 0, L_0x5df1bdffeb70;  1 drivers
v0x5df1bdfde360_0 .net "funct7", 6 0, L_0x5df1bdffee60;  1 drivers
v0x5df1bdfde440_0 .net "imm", 31 0, L_0x5df1be0023b0;  alias, 1 drivers
v0x5df1bdfde500_0 .var "imm_sel", 2 0;
v0x5df1bdfde5d0_0 .net "instr", 31 0, L_0x5df1bdffe7c0;  alias, 1 drivers
v0x5df1bdfde6a0_0 .var "is_jal", 0 0;
v0x5df1bdfde740_0 .var "is_lui", 0 0;
v0x5df1bdfde800_0 .var "mem_ren", 0 0;
v0x5df1bdfde8c0_0 .var "mem_wen", 0 0;
v0x5df1bdfde980_0 .var "mem_wstrb", 3 0;
v0x5df1bdfdea60_0 .net "opcode", 6 0, L_0x5df1bdffe9a0;  1 drivers
v0x5df1bdfdeb40_0 .net "rd_addr", 4 0, L_0x5df1bdffead0;  alias, 1 drivers
v0x5df1bdfdec20_0 .var "reg_wen", 0 0;
v0x5df1bdfdece0_0 .net "rs1_addr", 4 0, L_0x5df1bdffec10;  alias, 1 drivers
v0x5df1bdfdedc0_0 .net "rs2_addr", 4 0, L_0x5df1bdffecb0;  alias, 1 drivers
v0x5df1bdfdeea0_0 .var "unsupported_instr", 0 0;
E_0x5df1bdeba400 .event anyedge, v0x5df1bdfdea60_0, v0x5df1bdfdeb40_0, v0x5df1bdfde280_0, v0x5df1bdfde360_0;
L_0x5df1bdffe9a0 .part L_0x5df1bdffe7c0, 0, 7;
L_0x5df1bdffead0 .part L_0x5df1bdffe7c0, 7, 5;
L_0x5df1bdffeb70 .part L_0x5df1bdffe7c0, 12, 3;
L_0x5df1bdffec10 .part L_0x5df1bdffe7c0, 15, 5;
L_0x5df1bdffecb0 .part L_0x5df1bdffe7c0, 20, 5;
L_0x5df1bdffee60 .part L_0x5df1bdffe7c0, 25, 7;
L_0x5df1bdffef40 .part L_0x5df1bdffe7c0, 12, 3;
S_0x5df1bdfa4a20 .scope module, "immgen" "imm_gen" 6 159, 7 24 0, S_0x5df1bdfa4540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0x5df1bdfba5e0_0 .net *"_ivl_1", 0 0, L_0x5df1bdffefe0;  1 drivers
v0x5df1bdf9f5e0_0 .net *"_ivl_10", 19 0, L_0x5df1bdfff560;  1 drivers
v0x5df1bdf9f680_0 .net *"_ivl_13", 6 0, L_0x5df1bdfff950;  1 drivers
v0x5df1bdfb0e60_0 .net *"_ivl_15", 4 0, L_0x5df1bdfff9f0;  1 drivers
v0x5df1bdfb0f00_0 .net *"_ivl_19", 0 0, L_0x5df1bdfffc20;  1 drivers
v0x5df1bdfdbc60_0 .net *"_ivl_2", 19 0, L_0x5df1bdfff080;  1 drivers
v0x5df1bdfdbd40_0 .net *"_ivl_20", 18 0, L_0x5df1bdffff30;  1 drivers
v0x5df1bdfdbe20_0 .net *"_ivl_23", 0 0, L_0x5df1be000290;  1 drivers
v0x5df1bdfdbf00_0 .net *"_ivl_25", 0 0, L_0x5df1be0003a0;  1 drivers
v0x5df1bdfdbfe0_0 .net *"_ivl_27", 5 0, L_0x5df1be000440;  1 drivers
v0x5df1bdfdc0c0_0 .net *"_ivl_29", 3 0, L_0x5df1be000560;  1 drivers
L_0x7cf6785570a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdc1a0_0 .net/2u *"_ivl_30", 0 0, L_0x7cf6785570a8;  1 drivers
v0x5df1bdfdc280_0 .net *"_ivl_35", 19 0, L_0x5df1be0008f0;  1 drivers
L_0x7cf6785570f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdc360_0 .net/2u *"_ivl_36", 11 0, L_0x7cf6785570f0;  1 drivers
v0x5df1bdfdc440_0 .net *"_ivl_41", 0 0, L_0x5df1be000b70;  1 drivers
v0x5df1bdfdc520_0 .net *"_ivl_42", 10 0, L_0x5df1be000c10;  1 drivers
v0x5df1bdfdc600_0 .net *"_ivl_45", 0 0, L_0x5df1be000ad0;  1 drivers
v0x5df1bdfdc6e0_0 .net *"_ivl_47", 7 0, L_0x5df1be000db0;  1 drivers
v0x5df1bdfdc7c0_0 .net *"_ivl_49", 0 0, L_0x5df1be000f10;  1 drivers
v0x5df1bdfdc8a0_0 .net *"_ivl_5", 11 0, L_0x5df1bdfff330;  1 drivers
v0x5df1bdfdc980_0 .net *"_ivl_51", 9 0, L_0x5df1be000fb0;  1 drivers
L_0x7cf678557138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdca60_0 .net/2u *"_ivl_52", 0 0, L_0x7cf678557138;  1 drivers
L_0x7cf678557180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdcb40_0 .net/2u *"_ivl_56", 2 0, L_0x7cf678557180;  1 drivers
v0x5df1bdfdcc20_0 .net *"_ivl_58", 0 0, L_0x5df1be001410;  1 drivers
L_0x7cf6785571c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdcce0_0 .net/2u *"_ivl_60", 2 0, L_0x7cf6785571c8;  1 drivers
v0x5df1bdfdcdc0_0 .net *"_ivl_62", 0 0, L_0x5df1be001630;  1 drivers
L_0x7cf678557210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdce80_0 .net/2u *"_ivl_64", 2 0, L_0x7cf678557210;  1 drivers
v0x5df1bdfdcf60_0 .net *"_ivl_66", 0 0, L_0x5df1be001720;  1 drivers
L_0x7cf678557258 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdd020_0 .net/2u *"_ivl_68", 2 0, L_0x7cf678557258;  1 drivers
v0x5df1bdfdd100_0 .net *"_ivl_70", 0 0, L_0x5df1be0018b0;  1 drivers
L_0x7cf6785572a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdd1c0_0 .net/2u *"_ivl_72", 2 0, L_0x7cf6785572a0;  1 drivers
v0x5df1bdfdd2a0_0 .net *"_ivl_74", 0 0, L_0x5df1be001950;  1 drivers
L_0x7cf6785572e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5df1bdfdd360_0 .net/2u *"_ivl_76", 31 0, L_0x7cf6785572e8;  1 drivers
v0x5df1bdfdd440_0 .net *"_ivl_78", 31 0, L_0x5df1be001b40;  1 drivers
v0x5df1bdfdd520_0 .net *"_ivl_80", 31 0, L_0x5df1be001cd0;  1 drivers
v0x5df1bdfdd600_0 .net *"_ivl_82", 31 0, L_0x5df1be001f70;  1 drivers
v0x5df1bdfdd6e0_0 .net *"_ivl_84", 31 0, L_0x5df1be002100;  1 drivers
v0x5df1bdfdd7c0_0 .net *"_ivl_9", 0 0, L_0x5df1bdfff4c0;  1 drivers
v0x5df1bdfdd8a0_0 .net "imm", 31 0, L_0x5df1be0023b0;  alias, 1 drivers
v0x5df1bdfdd980_0 .net "imm_b", 31 0, L_0x5df1be000630;  1 drivers
v0x5df1bdfdda60_0 .net "imm_i", 31 0, L_0x5df1bdfff3d0;  1 drivers
v0x5df1bdfddb40_0 .net "imm_j", 31 0, L_0x5df1be001150;  1 drivers
v0x5df1bdfddc20_0 .net "imm_s", 31 0, L_0x5df1bdfffae0;  1 drivers
v0x5df1bdfddd00_0 .net "imm_sel", 2 0, v0x5df1bdfde500_0;  1 drivers
v0x5df1bdfddde0_0 .net "imm_u", 31 0, L_0x5df1be000990;  1 drivers
v0x5df1bdfddec0_0 .net "instr", 31 0, L_0x5df1bdffe7c0;  alias, 1 drivers
L_0x5df1bdffefe0 .part L_0x5df1bdffe7c0, 31, 1;
LS_0x5df1bdfff080_0_0 .concat [ 1 1 1 1], L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0;
LS_0x5df1bdfff080_0_4 .concat [ 1 1 1 1], L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0;
LS_0x5df1bdfff080_0_8 .concat [ 1 1 1 1], L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0;
LS_0x5df1bdfff080_0_12 .concat [ 1 1 1 1], L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0;
LS_0x5df1bdfff080_0_16 .concat [ 1 1 1 1], L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0, L_0x5df1bdffefe0;
LS_0x5df1bdfff080_1_0 .concat [ 4 4 4 4], LS_0x5df1bdfff080_0_0, LS_0x5df1bdfff080_0_4, LS_0x5df1bdfff080_0_8, LS_0x5df1bdfff080_0_12;
LS_0x5df1bdfff080_1_4 .concat [ 4 0 0 0], LS_0x5df1bdfff080_0_16;
L_0x5df1bdfff080 .concat [ 16 4 0 0], LS_0x5df1bdfff080_1_0, LS_0x5df1bdfff080_1_4;
L_0x5df1bdfff330 .part L_0x5df1bdffe7c0, 20, 12;
L_0x5df1bdfff3d0 .concat [ 12 20 0 0], L_0x5df1bdfff330, L_0x5df1bdfff080;
L_0x5df1bdfff4c0 .part L_0x5df1bdffe7c0, 31, 1;
LS_0x5df1bdfff560_0_0 .concat [ 1 1 1 1], L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0;
LS_0x5df1bdfff560_0_4 .concat [ 1 1 1 1], L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0;
LS_0x5df1bdfff560_0_8 .concat [ 1 1 1 1], L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0;
LS_0x5df1bdfff560_0_12 .concat [ 1 1 1 1], L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0;
LS_0x5df1bdfff560_0_16 .concat [ 1 1 1 1], L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0, L_0x5df1bdfff4c0;
LS_0x5df1bdfff560_1_0 .concat [ 4 4 4 4], LS_0x5df1bdfff560_0_0, LS_0x5df1bdfff560_0_4, LS_0x5df1bdfff560_0_8, LS_0x5df1bdfff560_0_12;
LS_0x5df1bdfff560_1_4 .concat [ 4 0 0 0], LS_0x5df1bdfff560_0_16;
L_0x5df1bdfff560 .concat [ 16 4 0 0], LS_0x5df1bdfff560_1_0, LS_0x5df1bdfff560_1_4;
L_0x5df1bdfff950 .part L_0x5df1bdffe7c0, 25, 7;
L_0x5df1bdfff9f0 .part L_0x5df1bdffe7c0, 7, 5;
L_0x5df1bdfffae0 .concat [ 5 7 20 0], L_0x5df1bdfff9f0, L_0x5df1bdfff950, L_0x5df1bdfff560;
L_0x5df1bdfffc20 .part L_0x5df1bdffe7c0, 31, 1;
LS_0x5df1bdffff30_0_0 .concat [ 1 1 1 1], L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20;
LS_0x5df1bdffff30_0_4 .concat [ 1 1 1 1], L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20;
LS_0x5df1bdffff30_0_8 .concat [ 1 1 1 1], L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20;
LS_0x5df1bdffff30_0_12 .concat [ 1 1 1 1], L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20;
LS_0x5df1bdffff30_0_16 .concat [ 1 1 1 0], L_0x5df1bdfffc20, L_0x5df1bdfffc20, L_0x5df1bdfffc20;
LS_0x5df1bdffff30_1_0 .concat [ 4 4 4 4], LS_0x5df1bdffff30_0_0, LS_0x5df1bdffff30_0_4, LS_0x5df1bdffff30_0_8, LS_0x5df1bdffff30_0_12;
LS_0x5df1bdffff30_1_4 .concat [ 3 0 0 0], LS_0x5df1bdffff30_0_16;
L_0x5df1bdffff30 .concat [ 16 3 0 0], LS_0x5df1bdffff30_1_0, LS_0x5df1bdffff30_1_4;
L_0x5df1be000290 .part L_0x5df1bdffe7c0, 31, 1;
L_0x5df1be0003a0 .part L_0x5df1bdffe7c0, 7, 1;
L_0x5df1be000440 .part L_0x5df1bdffe7c0, 25, 6;
L_0x5df1be000560 .part L_0x5df1bdffe7c0, 8, 4;
LS_0x5df1be000630_0_0 .concat [ 1 4 6 1], L_0x7cf6785570a8, L_0x5df1be000560, L_0x5df1be000440, L_0x5df1be0003a0;
LS_0x5df1be000630_0_4 .concat [ 1 19 0 0], L_0x5df1be000290, L_0x5df1bdffff30;
L_0x5df1be000630 .concat [ 12 20 0 0], LS_0x5df1be000630_0_0, LS_0x5df1be000630_0_4;
L_0x5df1be0008f0 .part L_0x5df1bdffe7c0, 12, 20;
L_0x5df1be000990 .concat [ 12 20 0 0], L_0x7cf6785570f0, L_0x5df1be0008f0;
L_0x5df1be000b70 .part L_0x5df1bdffe7c0, 31, 1;
LS_0x5df1be000c10_0_0 .concat [ 1 1 1 1], L_0x5df1be000b70, L_0x5df1be000b70, L_0x5df1be000b70, L_0x5df1be000b70;
LS_0x5df1be000c10_0_4 .concat [ 1 1 1 1], L_0x5df1be000b70, L_0x5df1be000b70, L_0x5df1be000b70, L_0x5df1be000b70;
LS_0x5df1be000c10_0_8 .concat [ 1 1 1 0], L_0x5df1be000b70, L_0x5df1be000b70, L_0x5df1be000b70;
L_0x5df1be000c10 .concat [ 4 4 3 0], LS_0x5df1be000c10_0_0, LS_0x5df1be000c10_0_4, LS_0x5df1be000c10_0_8;
L_0x5df1be000ad0 .part L_0x5df1bdffe7c0, 31, 1;
L_0x5df1be000db0 .part L_0x5df1bdffe7c0, 12, 8;
L_0x5df1be000f10 .part L_0x5df1bdffe7c0, 20, 1;
L_0x5df1be000fb0 .part L_0x5df1bdffe7c0, 21, 10;
LS_0x5df1be001150_0_0 .concat [ 1 10 1 8], L_0x7cf678557138, L_0x5df1be000fb0, L_0x5df1be000f10, L_0x5df1be000db0;
LS_0x5df1be001150_0_4 .concat [ 1 11 0 0], L_0x5df1be000ad0, L_0x5df1be000c10;
L_0x5df1be001150 .concat [ 20 12 0 0], LS_0x5df1be001150_0_0, LS_0x5df1be001150_0_4;
L_0x5df1be001410 .cmp/eq 3, v0x5df1bdfde500_0, L_0x7cf678557180;
L_0x5df1be001630 .cmp/eq 3, v0x5df1bdfde500_0, L_0x7cf6785571c8;
L_0x5df1be001720 .cmp/eq 3, v0x5df1bdfde500_0, L_0x7cf678557210;
L_0x5df1be0018b0 .cmp/eq 3, v0x5df1bdfde500_0, L_0x7cf678557258;
L_0x5df1be001950 .cmp/eq 3, v0x5df1bdfde500_0, L_0x7cf6785572a0;
L_0x5df1be001b40 .functor MUXZ 32, L_0x7cf6785572e8, L_0x5df1be001150, L_0x5df1be001950, C4<>;
L_0x5df1be001cd0 .functor MUXZ 32, L_0x5df1be001b40, L_0x5df1be000990, L_0x5df1be0018b0, C4<>;
L_0x5df1be001f70 .functor MUXZ 32, L_0x5df1be001cd0, L_0x5df1be000630, L_0x5df1be001720, C4<>;
L_0x5df1be002100 .functor MUXZ 32, L_0x5df1be001f70, L_0x5df1bdfffae0, L_0x5df1be001630, C4<>;
L_0x5df1be0023b0 .functor MUXZ 32, L_0x5df1be002100, L_0x5df1bdfff3d0, L_0x5df1be001410, C4<>;
S_0x5df1bdfa4f90 .scope module, "fetch" "instr_fetch" 5 37, 8 15 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /INPUT 32 "pc_next";
    .port_info 9 /OUTPUT 32 "instr";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /OUTPUT 1 "instr_valid";
    .port_info 12 /INPUT 1 "instr_accept";
enum0x5df1bdea3a70 .enum4 (2)
   "IF_IDLE" 2'b00,
   "IF_REQ" 2'b01,
   "IF_WAIT" 2'b10,
   "IF_HAVE" 2'b11
 ;
v0x5df1bdfdf330_0 .net "a_addr", 19 0, L_0x5df1bdffe690;  alias, 1 drivers
v0x5df1bdfdf430_0 .net "a_rdata", 31 0, v0x5df1bdfec5c0_0;  alias, 1 drivers
v0x5df1bdfdf510_0 .net "a_rvalid", 0 0, v0x5df1bdfec6b0_0;  alias, 1 drivers
v0x5df1bdfdf5e0_0 .var "a_valid", 0 0;
v0x5df1bdfdf6a0_0 .net "a_wdata", 31 0, L_0x7cf678557018;  alias, 1 drivers
v0x5df1bdfdf7d0_0 .net "a_wstrb", 3 0, L_0x7cf678557060;  alias, 1 drivers
v0x5df1bdfdf8b0_0 .net "clk", 0 0, v0x5df1bdfee0d0_0;  alias, 1 drivers
v0x5df1bdfdf970_0 .var "instr", 31 0;
v0x5df1bdfdfa50_0 .net "instr_accept", 0 0, v0x5df1bdfe4840_0;  alias, 1 drivers
v0x5df1bdfdfb10_0 .var "instr_n", 31 0;
v0x5df1bdfdfbf0_0 .var "instr_valid", 0 0;
v0x5df1bdfdfcb0_0 .var "instr_valid_n", 0 0;
v0x5df1bdfdfd70_0 .var "pc", 31 0;
v0x5df1bdfdfe50_0 .var "pc_n", 31 0;
v0x5df1bdfdff30_0 .net "pc_next", 31 0, v0x5df1bdfe4e60_0;  alias, 1 drivers
v0x5df1bdfe0010_0 .net "rst_n", 0 0, v0x5df1bdfee250_0;  alias, 1 drivers
v0x5df1bdfe00d0_0 .var "state", 1 0;
v0x5df1bdfe01b0_0 .var "state_n", 1 0;
E_0x5df1bdebacf0/0 .event anyedge, v0x5df1bdfe00d0_0, v0x5df1bdfdfd70_0, v0x5df1bdfdf970_0, v0x5df1bdfdfbf0_0;
E_0x5df1bdebacf0/1 .event anyedge, v0x5df1bdfdfa50_0, v0x5df1bdfdff30_0, v0x5df1bdfdf510_0, v0x5df1bdfdf430_0;
E_0x5df1bdebacf0 .event/or E_0x5df1bdebacf0/0, E_0x5df1bdebacf0/1;
E_0x5df1bdebb2b0/0 .event negedge, v0x5df1bdfe0010_0;
E_0x5df1bdebb2b0/1 .event posedge, v0x5df1bdfdf8b0_0;
E_0x5df1bdebb2b0 .event/or E_0x5df1bdebb2b0/0, E_0x5df1bdebb2b0/1;
L_0x5df1bdffe690 .part v0x5df1bdfdfd70_0, 0, 20;
S_0x5df1bdfa5500 .scope module, "lsu" "mrv32_lsu" 5 161, 9 19 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 1 "mem_ren";
    .port_info 4 /INPUT 1 "mem_wen";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /INPUT 3 "load_funct3";
    .port_info 7 /INPUT 32 "eff_addr";
    .port_info 8 /INPUT 32 "store_data";
    .port_info 9 /OUTPUT 1 "lsu_done";
    .port_info 10 /OUTPUT 32 "load_data";
    .port_info 11 /OUTPUT 1 "b_valid";
    .port_info 12 /OUTPUT 20 "b_addr";
    .port_info 13 /OUTPUT 32 "b_wdata";
    .port_info 14 /OUTPUT 4 "b_wstrb";
    .port_info 15 /INPUT 32 "b_rdata";
    .port_info 16 /INPUT 1 "b_rvalid";
enum0x5df1bdea0910 .enum4 (2)
   "IDLE" 2'b00,
   "ISSUE" 2'b01,
   "WAIT_RD" 2'b10
 ;
v0x5df1bdfe0780_0 .var "addr_q", 31 0;
v0x5df1bdfe0880_0 .net "b_addr", 19 0, L_0x5df1be004b80;  alias, 1 drivers
v0x5df1bdfe0960_0 .net "b_rdata", 31 0, v0x5df1bdfecd20_0;  alias, 1 drivers
v0x5df1bdfe0a50_0 .net "b_rvalid", 0 0, v0x5df1bdfece30_0;  alias, 1 drivers
v0x5df1bdfe0b10_0 .var "b_valid", 0 0;
v0x5df1bdfe0c20_0 .var "b_wdata", 31 0;
v0x5df1bdfe0d00_0 .var "b_wstrb", 3 0;
v0x5df1bdfe0de0_0 .net "clk", 0 0, v0x5df1bdfee0d0_0;  alias, 1 drivers
v0x5df1bdfe0e80_0 .net "eff_addr", 31 0, L_0x5df1be004970;  alias, 1 drivers
v0x5df1bdfe0f40_0 .var "f3_q", 2 0;
v0x5df1bdfe1020_0 .var "ld_byte", 7 0;
v0x5df1bdfe1100_0 .var "ld_half", 15 0;
v0x5df1bdfe11e0_0 .var "ld_misaligned", 0 0;
v0x5df1bdfe12a0_0 .var "load_data", 31 0;
v0x5df1bdfe1380_0 .net "load_funct3", 2 0, L_0x5df1be003eb0;  alias, 1 drivers
v0x5df1bdfe1460_0 .var "lsu_done", 0 0;
v0x5df1bdfe1520_0 .net "mem_ren", 0 0, L_0x5df1be0040d0;  alias, 1 drivers
v0x5df1bdfe16f0_0 .net "mem_valid", 0 0, L_0x5df1be004880;  alias, 1 drivers
v0x5df1bdfe17b0_0 .net "mem_wen", 0 0, L_0x5df1be0041c0;  alias, 1 drivers
v0x5df1bdfe1870_0 .net "mem_wstrb", 3 0, L_0x5df1be0043a0;  alias, 1 drivers
v0x5df1bdfe1950_0 .var "ram_hit", 0 0;
v0x5df1bdfe1a10_0 .var "rshift_b", 31 0;
v0x5df1bdfe1af0_0 .var "rshift_h", 31 0;
v0x5df1bdfe1bd0_0 .net "rst_n", 0 0, v0x5df1bdfee250_0;  alias, 1 drivers
v0x5df1bdfe1ca0_0 .var "st_misaligned", 0 0;
v0x5df1bdfe1d40_0 .var "st_wdata", 31 0;
v0x5df1bdfe1e20_0 .var "st_wstrb", 3 0;
v0x5df1bdfe1f00_0 .var "state", 1 0;
v0x5df1bdfe1fe0_0 .var "state_n", 1 0;
v0x5df1bdfe20c0_0 .net "store_data", 31 0, L_0x5df1be003a00;  alias, 1 drivers
E_0x5df1bdea0d60/0 .event anyedge, v0x5df1bdfe1f00_0, v0x5df1bdfe16f0_0, v0x5df1bdfe1950_0, v0x5df1bdfe17b0_0;
E_0x5df1bdea0d60/1 .event anyedge, v0x5df1bdfe1ca0_0, v0x5df1bdfe1e20_0, v0x5df1bdfe1d40_0, v0x5df1bdfe1520_0;
E_0x5df1bdea0d60/2 .event anyedge, v0x5df1bdfe11e0_0, v0x5df1bdfe0a50_0;
E_0x5df1bdea0d60 .event/or E_0x5df1bdea0d60/0, E_0x5df1bdea0d60/1, E_0x5df1bdea0d60/2;
E_0x5df1bdfe0630 .event anyedge, v0x5df1bdfe1380_0, v0x5df1bdfe0e80_0;
E_0x5df1bdfe0690 .event anyedge, v0x5df1bdfe1870_0, v0x5df1bdfe0e80_0, v0x5df1bdfe20c0_0;
E_0x5df1bdfe06f0 .event anyedge, v0x5df1bdfe0e80_0;
L_0x5df1be004b80 .part L_0x5df1be004970, 0, 20;
S_0x5df1bdfe23c0 .scope module, "mrv_alu" "alu" 5 121, 10 20 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "aluop";
    .port_info 3 /OUTPUT 32 "result";
v0x5df1bdfe2610_0 .net "aluop", 3 0, L_0x5df1be002ca0;  alias, 1 drivers
v0x5df1bdfe2710_0 .net "op1", 31 0, v0x5df1bdfe3d80_0;  alias, 1 drivers
v0x5df1bdfe27f0_0 .net "op2", 31 0, L_0x5df1be0037c0;  alias, 1 drivers
v0x5df1bdfe28e0_0 .var "result", 31 0;
v0x5df1bdfe29c0_0 .net "shamt", 4 0, L_0x5df1be003470;  1 drivers
E_0x5df1bdfe2580 .event anyedge, v0x5df1bdfe2610_0, v0x5df1bdfe2710_0, v0x5df1bdfe27f0_0, v0x5df1bdfe29c0_0;
L_0x5df1be003470 .part L_0x5df1be0037c0, 0, 5;
S_0x5df1bdfe2b70 .scope module, "mrv_rf" "registerFile" 5 115, 11 18 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "reg_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x5df1bdfe3340_0 .net "clk", 0 0, v0x5df1bdfee0d0_0;  alias, 1 drivers
v0x5df1bdfe3450_0 .net "rd_addr", 4 0, v0x5df1bdfe50a0_0;  alias, 1 drivers
v0x5df1bdfe3530_0 .net "rd_data", 31 0, v0x5df1bdfe5160_0;  alias, 1 drivers
v0x5df1bdfe35f0_0 .net "reg_wen", 0 0, v0x5df1bdfe5230_0;  alias, 1 drivers
v0x5df1bdfe36b0 .array "registers", 30 0, 31 0;
v0x5df1bdfe3ca0_0 .net "rs1_addr", 4 0, L_0x5df1be002990;  alias, 1 drivers
v0x5df1bdfe3d80_0 .var "rs1_data", 31 0;
v0x5df1bdfe3e40_0 .net "rs2_addr", 4 0, L_0x5df1be002b10;  alias, 1 drivers
v0x5df1bdfe3f00_0 .var "rs2_data", 31 0;
v0x5df1bdfe3fe0_0 .net "rst_n", 0 0, v0x5df1bdfee250_0;  alias, 1 drivers
v0x5df1bdfe36b0_0 .array/port v0x5df1bdfe36b0, 0;
v0x5df1bdfe36b0_1 .array/port v0x5df1bdfe36b0, 1;
v0x5df1bdfe36b0_2 .array/port v0x5df1bdfe36b0, 2;
E_0x5df1bdfe2ed0/0 .event anyedge, v0x5df1bdfe3ca0_0, v0x5df1bdfe36b0_0, v0x5df1bdfe36b0_1, v0x5df1bdfe36b0_2;
v0x5df1bdfe36b0_3 .array/port v0x5df1bdfe36b0, 3;
v0x5df1bdfe36b0_4 .array/port v0x5df1bdfe36b0, 4;
v0x5df1bdfe36b0_5 .array/port v0x5df1bdfe36b0, 5;
v0x5df1bdfe36b0_6 .array/port v0x5df1bdfe36b0, 6;
E_0x5df1bdfe2ed0/1 .event anyedge, v0x5df1bdfe36b0_3, v0x5df1bdfe36b0_4, v0x5df1bdfe36b0_5, v0x5df1bdfe36b0_6;
v0x5df1bdfe36b0_7 .array/port v0x5df1bdfe36b0, 7;
v0x5df1bdfe36b0_8 .array/port v0x5df1bdfe36b0, 8;
v0x5df1bdfe36b0_9 .array/port v0x5df1bdfe36b0, 9;
v0x5df1bdfe36b0_10 .array/port v0x5df1bdfe36b0, 10;
E_0x5df1bdfe2ed0/2 .event anyedge, v0x5df1bdfe36b0_7, v0x5df1bdfe36b0_8, v0x5df1bdfe36b0_9, v0x5df1bdfe36b0_10;
v0x5df1bdfe36b0_11 .array/port v0x5df1bdfe36b0, 11;
v0x5df1bdfe36b0_12 .array/port v0x5df1bdfe36b0, 12;
v0x5df1bdfe36b0_13 .array/port v0x5df1bdfe36b0, 13;
v0x5df1bdfe36b0_14 .array/port v0x5df1bdfe36b0, 14;
E_0x5df1bdfe2ed0/3 .event anyedge, v0x5df1bdfe36b0_11, v0x5df1bdfe36b0_12, v0x5df1bdfe36b0_13, v0x5df1bdfe36b0_14;
v0x5df1bdfe36b0_15 .array/port v0x5df1bdfe36b0, 15;
v0x5df1bdfe36b0_16 .array/port v0x5df1bdfe36b0, 16;
v0x5df1bdfe36b0_17 .array/port v0x5df1bdfe36b0, 17;
v0x5df1bdfe36b0_18 .array/port v0x5df1bdfe36b0, 18;
E_0x5df1bdfe2ed0/4 .event anyedge, v0x5df1bdfe36b0_15, v0x5df1bdfe36b0_16, v0x5df1bdfe36b0_17, v0x5df1bdfe36b0_18;
v0x5df1bdfe36b0_19 .array/port v0x5df1bdfe36b0, 19;
v0x5df1bdfe36b0_20 .array/port v0x5df1bdfe36b0, 20;
v0x5df1bdfe36b0_21 .array/port v0x5df1bdfe36b0, 21;
v0x5df1bdfe36b0_22 .array/port v0x5df1bdfe36b0, 22;
E_0x5df1bdfe2ed0/5 .event anyedge, v0x5df1bdfe36b0_19, v0x5df1bdfe36b0_20, v0x5df1bdfe36b0_21, v0x5df1bdfe36b0_22;
v0x5df1bdfe36b0_23 .array/port v0x5df1bdfe36b0, 23;
v0x5df1bdfe36b0_24 .array/port v0x5df1bdfe36b0, 24;
v0x5df1bdfe36b0_25 .array/port v0x5df1bdfe36b0, 25;
v0x5df1bdfe36b0_26 .array/port v0x5df1bdfe36b0, 26;
E_0x5df1bdfe2ed0/6 .event anyedge, v0x5df1bdfe36b0_23, v0x5df1bdfe36b0_24, v0x5df1bdfe36b0_25, v0x5df1bdfe36b0_26;
v0x5df1bdfe36b0_27 .array/port v0x5df1bdfe36b0, 27;
v0x5df1bdfe36b0_28 .array/port v0x5df1bdfe36b0, 28;
v0x5df1bdfe36b0_29 .array/port v0x5df1bdfe36b0, 29;
v0x5df1bdfe36b0_30 .array/port v0x5df1bdfe36b0, 30;
E_0x5df1bdfe2ed0/7 .event anyedge, v0x5df1bdfe36b0_27, v0x5df1bdfe36b0_28, v0x5df1bdfe36b0_29, v0x5df1bdfe36b0_30;
E_0x5df1bdfe2ed0/8 .event anyedge, v0x5df1bdfe3e40_0;
E_0x5df1bdfe2ed0 .event/or E_0x5df1bdfe2ed0/0, E_0x5df1bdfe2ed0/1, E_0x5df1bdfe2ed0/2, E_0x5df1bdfe2ed0/3, E_0x5df1bdfe2ed0/4, E_0x5df1bdfe2ed0/5, E_0x5df1bdfe2ed0/6, E_0x5df1bdfe2ed0/7, E_0x5df1bdfe2ed0/8;
S_0x5df1bdfe3040 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 42, 11 42 0, S_0x5df1bdfe2b70;
 .timescale 0 0;
v0x5df1bdfe3240_0 .var/2s "i", 31 0;
S_0x5df1bdfe41f0 .scope module, "wb" "mrv32_wb" 5 201, 12 24 0, S_0x5df1bdfa40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_valid";
    .port_info 1 /INPUT 1 "reg_wen_in";
    .port_info 2 /INPUT 1 "mem_ren_in";
    .port_info 3 /INPUT 1 "is_lui_in";
    .port_info 4 /INPUT 1 "is_jal_in";
    .port_info 5 /INPUT 5 "rd_addr_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "imm_in";
    .port_info 8 /INPUT 32 "load_data_in";
    .port_info 9 /INPUT 32 "pc_in";
    .port_info 10 /INPUT 32 "jal_target_in";
    .port_info 11 /OUTPUT 1 "rf_wen";
    .port_info 12 /OUTPUT 5 "rf_waddr";
    .port_info 13 /OUTPUT 32 "rf_wdata";
    .port_info 14 /OUTPUT 1 "instr_accept";
    .port_info 15 /OUTPUT 32 "pc_next";
v0x5df1bdfe4660_0 .net "alu_result_in", 31 0, L_0x5df1be005cf0;  alias, 1 drivers
v0x5df1bdfe4760_0 .net "imm_in", 31 0, L_0x5df1be005070;  alias, 1 drivers
v0x5df1bdfe4840_0 .var "instr_accept", 0 0;
v0x5df1bdfe48e0_0 .net "is_jal_in", 0 0, L_0x5df1be005a90;  alias, 1 drivers
v0x5df1bdfe4980_0 .net "is_lui_in", 0 0, L_0x5df1be0059a0;  alias, 1 drivers
v0x5df1bdfe4a70_0 .net "jal_target_in", 31 0, L_0x5df1be006050;  alias, 1 drivers
v0x5df1bdfe4b50_0 .net "load_data_in", 31 0, L_0x5df1be005de0;  alias, 1 drivers
v0x5df1bdfe4c30_0 .net "mem_ren_in", 0 0, L_0x5df1be0052f0;  alias, 1 drivers
v0x5df1bdfe4cf0_0 .net "pc_in", 31 0, L_0x5df1be004f80;  alias, 1 drivers
v0x5df1bdfe4e60_0 .var "pc_next", 31 0;
v0x5df1bdfe4f20_0 .net "rd_addr_in", 4 0, L_0x5df1be0056b0;  alias, 1 drivers
v0x5df1bdfe4fe0_0 .net "reg_wen_in", 0 0, L_0x5df1be005750;  alias, 1 drivers
v0x5df1bdfe50a0_0 .var "rf_waddr", 4 0;
v0x5df1bdfe5160_0 .var "rf_wdata", 31 0;
v0x5df1bdfe5230_0 .var "rf_wen", 0 0;
v0x5df1bdfe5300_0 .net "wb_valid", 0 0, L_0x5df1be0053e0;  alias, 1 drivers
E_0x5df1bdfe45a0/0 .event anyedge, v0x5df1bdfe4f20_0, v0x5df1bdfe4cf0_0, v0x5df1bdfe5300_0, v0x5df1bdfe48e0_0;
E_0x5df1bdfe45a0/1 .event anyedge, v0x5df1bdfe4a70_0, v0x5df1bdfe4980_0, v0x5df1bdfe4760_0, v0x5df1bdfe4c30_0;
E_0x5df1bdfe45a0/2 .event anyedge, v0x5df1bdfe4b50_0, v0x5df1bdfe4660_0, v0x5df1bdfe4fe0_0;
E_0x5df1bdfe45a0 .event/or E_0x5df1bdfe45a0/0, E_0x5df1bdfe45a0/1, E_0x5df1bdfe45a0/2;
S_0x5df1bdfea820 .scope task, "dump_memory" "dump_memory" 4 192, 4 192 0, S_0x5df1bdfa35c0;
 .timescale 0 0;
v0x5df1bdfeaa30_0 .var/i "a", 31 0;
v0x5df1bdfeab10_0 .var "b0", 7 0;
v0x5df1bdfeabf0_0 .var "b1", 7 0;
v0x5df1bdfeace0_0 .var "b2", 7 0;
v0x5df1bdfeadc0_0 .var "b3", 7 0;
v0x5df1bdfeaef0_0 .var "length", 31 0;
v0x5df1bdfeafd0_0 .var "start_addr", 31 0;
v0x5df1bdfeb0b0_0 .var "w", 31 0;
TD_core_tb.dump_memory ;
    %vpi_call/w 4 199 "$display", "------ MEMORY DUMP ------" {0 0 0};
    %load/vec4 v0x5df1bdfeafd0_0;
    %store/vec4 v0x5df1bdfeaa30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5df1bdfeaa30_0;
    %load/vec4 v0x5df1bdfeafd0_0;
    %load/vec4 v0x5df1bdfeaef0_0;
    %add;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5df1bdfeaa30_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfed560, 4;
    %load/vec4 v0x5df1bdfeaa30_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfed560, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfeaa30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfed560, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfeaa30_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfed560, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfeb0b0_0, 0, 32;
    %load/vec4 v0x5df1bdfeb0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5df1bdfeab10_0, 0, 8;
    %load/vec4 v0x5df1bdfeb0b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5df1bdfeabf0_0, 0, 8;
    %load/vec4 v0x5df1bdfeb0b0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5df1bdfeace0_0, 0, 8;
    %load/vec4 v0x5df1bdfeb0b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5df1bdfeadc0_0, 0, 8;
    %vpi_call/w 4 214 "$display", "0x%08x : %02x %02x %02x %02x  (0x%08x)", v0x5df1bdfeaa30_0, v0x5df1bdfeab10_0, v0x5df1bdfeabf0_0, v0x5df1bdfeace0_0, v0x5df1bdfeadc0_0, v0x5df1bdfeb0b0_0 {0 0 0};
    %load/vec4 v0x5df1bdfeaa30_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5df1bdfeaa30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 4 218 "$display", "--------------------------\012" {0 0 0};
    %end;
S_0x5df1bdfeb190 .scope task, "dump_registers" "dump_registers" 4 170, 4 170 0, S_0x5df1bdfa35c0;
 .timescale 0 0;
v0x5df1bdfeb370_0 .var/i "i", 31 0;
v0x5df1bdfeb470_0 .var "val", 31 0;
TD_core_tb.dump_registers ;
    %vpi_call/w 4 174 "$display", "------ REGISTER FILE ------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfeb370_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5df1bdfeb370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5df1bdfeb370_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfeb470_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5df1bdfeb370_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfe36b0, 4;
    %store/vec4 v0x5df1bdfeb470_0, 0, 32;
T_1.5 ;
    %vpi_call/w 4 182 "$display", "x%0d = 0x%08x", v0x5df1bdfeb370_0, v0x5df1bdfeb470_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5df1bdfeb370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5df1bdfeb370_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 4 185 "$display", "---------------------------\012" {0 0 0};
    %end;
S_0x5df1bdfeb550 .scope module, "mem" "dual_port_byte_mem" 4 118, 13 63 0, S_0x5df1bdfa35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a_valid";
    .port_info 2 /INPUT 20 "a_addr";
    .port_info 3 /INPUT 32 "a_wdata";
    .port_info 4 /INPUT 4 "a_wstrb";
    .port_info 5 /OUTPUT 32 "a_rdata";
    .port_info 6 /OUTPUT 1 "a_rvalid";
    .port_info 7 /INPUT 1 "b_valid";
    .port_info 8 /INPUT 20 "b_addr";
    .port_info 9 /INPUT 32 "b_wdata";
    .port_info 10 /INPUT 4 "b_wstrb";
    .port_info 11 /OUTPUT 32 "b_rdata";
    .port_info 12 /OUTPUT 1 "b_rvalid";
P_0x5df1bdfe63d0 .param/l "ADDR_WIDTH" 0 13 65, +C4<00000000000000000000000000010100>;
P_0x5df1bdfe6410 .param/l "MEM_BYTES" 0 13 64, +C4<00000000000100000000000000000000>;
P_0x5df1bdfe6450 .param/l "RD_LATENCY" 0 13 68, +C4<00000000000000000000000000000010>;
P_0x5df1bdfe6490 .param/l "WRITE_FIRST" 0 13 72, +C4<00000000000000000000000000000000>;
v0x5df1bdfec3d0_0 .net "a_addr", 19 0, L_0x5df1bdffe690;  alias, 1 drivers
v0x5df1bdfec500 .array "a_addr_pipe", 1 0, 19 0;
v0x5df1bdfec5c0_0 .var "a_rdata", 31 0;
v0x5df1bdfec6b0_0 .var "a_rvalid", 0 0;
v0x5df1bdfec7a0 .array "a_v_pipe", 1 0, 0 0;
v0x5df1bdfec890_0 .net "a_valid", 0 0, v0x5df1bdfdf5e0_0;  alias, 1 drivers
v0x5df1bdfec980_0 .net "a_wdata", 31 0, L_0x7cf678557018;  alias, 1 drivers
v0x5df1bdfeca90_0 .net "a_wstrb", 3 0, L_0x7cf678557060;  alias, 1 drivers
v0x5df1bdfecba0_0 .net "b_addr", 19 0, L_0x5df1be004b80;  alias, 1 drivers
v0x5df1bdfecc60 .array "b_addr_pipe", 1 0, 19 0;
v0x5df1bdfecd20_0 .var "b_rdata", 31 0;
v0x5df1bdfece30_0 .var "b_rvalid", 0 0;
v0x5df1bdfecf20 .array "b_v_pipe", 1 0, 0 0;
v0x5df1bdfecfc0_0 .net "b_valid", 0 0, v0x5df1bdfe0b10_0;  alias, 1 drivers
v0x5df1bdfed0b0_0 .net "b_wdata", 31 0, v0x5df1bdfe0c20_0;  alias, 1 drivers
v0x5df1bdfed1c0_0 .net "b_wstrb", 3 0, v0x5df1bdfe0d00_0;  alias, 1 drivers
v0x5df1bdfed2d0_0 .net "clk", 0 0, v0x5df1bdfee0d0_0;  alias, 1 drivers
v0x5df1bdfed480_0 .var/i "i", 31 0;
v0x5df1bdfed560 .array/2s "mem", 1048575 0, 7 0;
S_0x5df1bdfeba60 .scope begin, "RESP" "RESP" 13 173, 13 173 0, S_0x5df1bdfeb550;
 .timescale 0 0;
v0x5df1bdfebc60_0 .var "a_word", 31 0;
v0x5df1bdfebd60_0 .var "aa", 19 0;
v0x5df1bdfebe40_0 .var "b_word", 31 0;
v0x5df1bdfebf30_0 .var "bb", 19 0;
S_0x5df1bdfec010 .scope autofunction.vec4.s8, "rd8" "rd8" 13 96, 13 96 0, S_0x5df1bdfeb550;
 .timescale 0 0;
v0x5df1bdfec210_0 .var/i "addr", 31 0;
; Variable rd8 is vec4 return value of scope S_0x5df1bdfec010
TD_core_tb.mem.rd8 ;
    %load/vec4 v0x5df1bdfec210_0;
    %cmpi/u 1048576, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %ix/getv 4, v0x5df1bdfec210_0;
    %load/vec4a v0x5df1bdfed560, 4;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
T_2.7 ;
    %end;
    .scope S_0x5df1bdfa4f90;
T_3 ;
    %wait E_0x5df1bdebb2b0;
    %load/vec4 v0x5df1bdfe0010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5df1bdfe00d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfdfd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfdf970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5df1bdfdfbf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5df1bdfe01b0_0;
    %assign/vec4 v0x5df1bdfe00d0_0, 0;
    %load/vec4 v0x5df1bdfdfe50_0;
    %assign/vec4 v0x5df1bdfdfd70_0, 0;
    %load/vec4 v0x5df1bdfdfb10_0;
    %assign/vec4 v0x5df1bdfdf970_0, 0;
    %load/vec4 v0x5df1bdfdfcb0_0;
    %assign/vec4 v0x5df1bdfdfbf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5df1bdfa4f90;
T_4 ;
Ewait_0 .event/or E_0x5df1bdebacf0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5df1bdfe00d0_0;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
    %load/vec4 v0x5df1bdfdfd70_0;
    %store/vec4 v0x5df1bdfdfe50_0, 0, 32;
    %load/vec4 v0x5df1bdfdf970_0;
    %store/vec4 v0x5df1bdfdfb10_0, 0, 32;
    %load/vec4 v0x5df1bdfdfbf0_0;
    %store/vec4 v0x5df1bdfdfcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdf5e0_0, 0, 1;
    %load/vec4 v0x5df1bdfdfa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5df1bdfdff30_0;
    %store/vec4 v0x5df1bdfdfe50_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5df1bdfe00d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdf5e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5df1bdfdf510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5df1bdfdf430_0;
    %store/vec4 v0x5df1bdfdfb10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdfcb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
T_4.8 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5df1bdfdfa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5df1bdfe01b0_0, 0, 2;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdfcb0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5df1bdfa4540;
T_5 ;
Ewait_1 .event/or E_0x5df1bdeba400, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df1bdfde500_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde8c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfde980_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
    %load/vec4 v0x5df1bdfdea60_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfde740_0, 0, 1;
    %load/vec4 v0x5df1bdfdeb40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5df1bdfde500_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfde100_0, 0, 1;
    %load/vec4 v0x5df1bdfdeb40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5df1bdfde500_0, 0, 3;
    %load/vec4 v0x5df1bdfde280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
    %jmp T_5.16;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0x5df1bdfde360_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5df1bdfde360_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
T_5.20 ;
T_5.18 ;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x5df1bdfdeb40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %load/vec4 v0x5df1bdfde280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
    %jmp T_5.23;
T_5.21 ;
    %load/vec4 v0x5df1bdfde360_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x5df1bdfde360_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
T_5.27 ;
T_5.25 ;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfde100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5df1bdfde500_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfde020_0, 0, 4;
    %load/vec4 v0x5df1bdfde280_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfdeea0_0, 0, 1;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5df1bdfde980_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfde6a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5df1bdfde500_0, 0, 3;
    %load/vec4 v0x5df1bdfdeb40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfdec20_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5df1bdfe2b70;
T_6 ;
Ewait_2 .event/or E_0x5df1bdfe2ed0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5df1bdfe3ca0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5df1bdfe3ca0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5df1bdfe36b0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5df1bdfe3d80_0, 0, 32;
    %load/vec4 v0x5df1bdfe3e40_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5df1bdfe3e40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5df1bdfe36b0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x5df1bdfe3f00_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5df1bdfe2b70;
T_7 ;
    %wait E_0x5df1bdebb2b0;
    %load/vec4 v0x5df1bdfe3fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x5df1bdfe3040;
    %jmp t_0;
    .scope S_0x5df1bdfe3040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfe3240_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5df1bdfe3240_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5df1bdfe3240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfe36b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5df1bdfe3240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5df1bdfe3240_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5df1bdfe2b70;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5df1bdfe35f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5df1bdfe3450_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5df1bdfe3530_0;
    %load/vec4 v0x5df1bdfe3450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfe36b0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5df1bdfe23c0;
T_8 ;
Ewait_3 .event/or E_0x5df1bdfe2580, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5df1bdfe2610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %add;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %sub;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %and;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %or;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %xor;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %ix/getv 4, v0x5df1bdfe29c0_0;
    %shiftl 4;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %ix/getv 4, v0x5df1bdfe29c0_0;
    %shiftr 4;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5df1bdfe2710_0;
    %ix/getv 4, v0x5df1bdfe29c0_0;
    %shiftr/s 4;
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5df1bdfe2710_0;
    %load/vec4 v0x5df1bdfe27f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfe28e0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5df1bdfa5500;
T_9 ;
    %wait E_0x5df1bdfe06f0;
    %load/vec4 v0x5df1bdfe0e80_0;
    %pad/u 64;
    %cmpi/u 1048576, 0, 64;
    %flag_get/vec4 5;
    %store/vec4 v0x5df1bdfe1950_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5df1bdfa5500;
T_10 ;
    %wait E_0x5df1bdfe0690;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1ca0_0, 0, 1;
    %load/vec4 v0x5df1bdfe1870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe1ca0_0, 0, 1;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5df1bdfe1ca0_0, 0, 1;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5df1bdfe20c0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
T_10.10 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfe1ca0_0, 0, 1;
    %load/vec4 v0x5df1bdfe20c0_0;
    %store/vec4 v0x5df1bdfe1d40_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5df1bdfe1e20_0, 0, 4;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5df1bdfa5500;
T_11 ;
    %wait E_0x5df1bdfe0630;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %load/vec4 v0x5df1bdfe1380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x5df1bdfe0e80_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5df1bdfe11e0_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5df1bdfa5500;
T_12 ;
    %wait E_0x5df1bdea0d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe0b10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfe0c20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfe0d00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %load/vec4 v0x5df1bdfe1f00_0;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
    %load/vec4 v0x5df1bdfe1f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x5df1bdfe16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
T_12.4 ;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x5df1bdfe1950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x5df1bdfe17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x5df1bdfe1ca0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.12, 9;
    %load/vec4 v0x5df1bdfe1e20_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe0b10_0, 0, 1;
    %load/vec4 v0x5df1bdfe1d40_0;
    %store/vec4 v0x5df1bdfe0c20_0, 0, 32;
    %load/vec4 v0x5df1bdfe1e20_0;
    %store/vec4 v0x5df1bdfe0d00_0, 0, 4;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x5df1bdfe1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x5df1bdfe11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe0b10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5df1bdfe0d00_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
T_12.16 ;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
T_12.14 ;
T_12.9 ;
T_12.7 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5df1bdfe0a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe1460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5df1bdfe1fe0_0, 0, 2;
T_12.17 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5df1bdfa5500;
T_13 ;
    %wait E_0x5df1bdebb2b0;
    %load/vec4 v0x5df1bdfe1bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5df1bdfe1f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfe0780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5df1bdfe0f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5df1bdfe1fe0_0;
    %assign/vec4 v0x5df1bdfe1f00_0, 0;
    %load/vec4 v0x5df1bdfe1f00_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v0x5df1bdfe16f0_0;
    %and;
T_13.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.6, 11;
    %load/vec4 v0x5df1bdfe1520_0;
    %and;
T_13.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.5, 10;
    %load/vec4 v0x5df1bdfe1950_0;
    %and;
T_13.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x5df1bdfe11e0_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5df1bdfe0e80_0;
    %assign/vec4 v0x5df1bdfe0780_0, 0;
    %load/vec4 v0x5df1bdfe1380_0;
    %assign/vec4 v0x5df1bdfe0f40_0, 0;
T_13.2 ;
    %load/vec4 v0x5df1bdfe1f00_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_13.12, 4;
    %load/vec4 v0x5df1bdfe16f0_0;
    %and;
T_13.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.11, 10;
    %load/vec4 v0x5df1bdfe1520_0;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v0x5df1bdfe1950_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.13, 9;
    %load/vec4 v0x5df1bdfe11e0_0;
    %or;
T_13.13;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
T_13.8 ;
    %load/vec4 v0x5df1bdfe1f00_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_13.16, 4;
    %load/vec4 v0x5df1bdfe0a50_0;
    %and;
T_13.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x5df1bdfe0960_0;
    %load/vec4 v0x5df1bdfe0780_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5df1bdfe1a10_0, 0, 32;
    %load/vec4 v0x5df1bdfe1a10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5df1bdfe1020_0, 0, 8;
    %load/vec4 v0x5df1bdfe0960_0;
    %load/vec4 v0x5df1bdfe0780_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5df1bdfe1af0_0, 0, 32;
    %load/vec4 v0x5df1bdfe1af0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5df1bdfe1100_0, 0, 16;
    %load/vec4 v0x5df1bdfe0f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.17 ;
    %load/vec4 v0x5df1bdfe1020_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5df1bdfe1020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5df1bdfe1020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.19 ;
    %load/vec4 v0x5df1bdfe1100_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5df1bdfe1100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5df1bdfe1100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.21 ;
    %load/vec4 v0x5df1bdfe0960_0;
    %assign/vec4 v0x5df1bdfe12a0_0, 0;
    %jmp T_13.23;
T_13.23 ;
    %pop/vec4 1;
T_13.14 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5df1bdfe41f0;
T_14 ;
Ewait_4 .event/or E_0x5df1bdfe45a0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe5230_0, 0, 1;
    %load/vec4 v0x5df1bdfe4f20_0;
    %store/vec4 v0x5df1bdfe50a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfe5160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfe4840_0, 0, 1;
    %load/vec4 v0x5df1bdfe4cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5df1bdfe4e60_0, 0, 32;
    %load/vec4 v0x5df1bdfe5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfe4840_0, 0, 1;
    %load/vec4 v0x5df1bdfe48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5df1bdfe4a70_0;
    %store/vec4 v0x5df1bdfe4e60_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5df1bdfe4980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5df1bdfe4760_0;
    %store/vec4 v0x5df1bdfe5160_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5df1bdfe48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x5df1bdfe4cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5df1bdfe5160_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5df1bdfe4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x5df1bdfe4b50_0;
    %store/vec4 v0x5df1bdfe5160_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5df1bdfe4660_0;
    %store/vec4 v0x5df1bdfe5160_0, 0, 32;
T_14.9 ;
T_14.7 ;
T_14.5 ;
    %load/vec4 v0x5df1bdfe4fe0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.10, 8;
    %load/vec4 v0x5df1bdfe4f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %store/vec4 v0x5df1bdfe5230_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5df1bdfa40a0;
T_15 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfea2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x5df1bdfe95d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5df1bdfea370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5df1bdfe7370_0;
    %load/vec4 v0x5df1bdfe8d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7590_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe95d0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5df1bdfa40a0;
T_16 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfea2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 98;
    %assign/vec4 v0x5df1bdfe94f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5df1bdfea370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5df1bdfe8c70_0;
    %load/vec4 v0x5df1bdfe7430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe6a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe90d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe60c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe6260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe88c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe77a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe6ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe94f0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5df1bdfa40a0;
T_17 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfea2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 147;
    %assign/vec4 v0x5df1bdfe9430_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5df1bdfea370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5df1bdfea130_0;
    %load/vec4 v0x5df1bdfe8bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe6d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe74d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe6b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe91a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe8510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe5e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe9430_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5df1bdfa40a0;
T_18 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfea2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 138;
    %assign/vec4 v0x5df1bdfe96b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5df1bdfea370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5df1bdfe8e40_0;
    %load/vec4 v0x5df1bdfe6de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe82d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfea410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe9900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe5f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5df1bdfe7ef0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5df1bdfe96b0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5df1bdfeb550;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfec5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfecd20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfec6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfece30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfed480_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x5df1bdfed480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5df1bdfed480_0;
    %store/vec4a v0x5df1bdfec500, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5df1bdfed480_0;
    %store/vec4a v0x5df1bdfec7a0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5df1bdfed480_0;
    %store/vec4a v0x5df1bdfecc60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5df1bdfed480_0;
    %store/vec4a v0x5df1bdfecf20, 4, 0;
    %load/vec4 v0x5df1bdfed480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df1bdfed480_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x5df1bdfeb550;
T_20 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfec890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5df1bdfeca90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5df1bdfec980_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.2 ;
    %load/vec4 v0x5df1bdfeca90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.7, 9;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x5df1bdfec980_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.5 ;
    %load/vec4 v0x5df1bdfeca90_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5df1bdfec980_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.8 ;
    %load/vec4 v0x5df1bdfeca90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.13, 9;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x5df1bdfec980_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5df1bdfec3d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.11 ;
T_20.0 ;
    %load/vec4 v0x5df1bdfecfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0x5df1bdfed1c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.18, 9;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0x5df1bdfed0b0_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.16 ;
    %load/vec4 v0x5df1bdfed1c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.21, 9;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v0x5df1bdfed0b0_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.19 ;
    %load/vec4 v0x5df1bdfed1c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.24, 9;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %load/vec4 v0x5df1bdfed0b0_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.22 ;
    %load/vec4 v0x5df1bdfed1c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.27, 9;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.25, 8;
    %load/vec4 v0x5df1bdfed0b0_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5df1bdfecba0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfed560, 0, 4;
T_20.25 ;
T_20.14 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5df1bdfeb550;
T_21 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfec3d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfec500, 0, 4;
    %load/vec4 v0x5df1bdfec890_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfec7a0, 0, 4;
    %load/vec4 v0x5df1bdfecba0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfecc60, 0, 4;
    %load/vec4 v0x5df1bdfecfc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfecf20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5df1bdfed480_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5df1bdfed480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0x5df1bdfed480_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfec500, 4;
    %ix/getv/s 3, v0x5df1bdfed480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfec500, 0, 4;
    %load/vec4 v0x5df1bdfed480_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfec7a0, 4;
    %ix/getv/s 3, v0x5df1bdfed480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfec7a0, 0, 4;
    %load/vec4 v0x5df1bdfed480_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfecc60, 4;
    %ix/getv/s 3, v0x5df1bdfed480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfecc60, 0, 4;
    %load/vec4 v0x5df1bdfed480_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5df1bdfecf20, 4;
    %ix/getv/s 3, v0x5df1bdfed480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5df1bdfecf20, 0, 4;
    %load/vec4 v0x5df1bdfed480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5df1bdfed480_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5df1bdfeb550;
T_22 ;
    %wait E_0x5df1bdeb9f50;
    %fork t_3, S_0x5df1bdfeba60;
    %jmp t_2;
    .scope S_0x5df1bdfeba60;
t_3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5df1bdfec500, 4;
    %store/vec4 v0x5df1bdfebd60_0, 0, 20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5df1bdfecc60, 4;
    %store/vec4 v0x5df1bdfebf30_0, 0, 20;
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebd60_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebd60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebd60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebd60_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfebc60_0, 0, 32;
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebf30_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebf30_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebf30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5df1bdfec010;
    %load/vec4 v0x5df1bdfebf30_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5df1bdfec210_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5df1bdfec010;
    %free S_0x5df1bdfec010;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5df1bdfebe40_0, 0, 32;
    %load/vec4 v0x5df1bdfebc60_0;
    %assign/vec4 v0x5df1bdfec5c0_0, 0;
    %load/vec4 v0x5df1bdfebe40_0;
    %assign/vec4 v0x5df1bdfecd20_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5df1bdfec7a0, 4;
    %assign/vec4 v0x5df1bdfec6b0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5df1bdfecf20, 4;
    %assign/vec4 v0x5df1bdfece30_0, 0;
    %end;
    .scope S_0x5df1bdfeb550;
t_2 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5df1bdfa35c0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfee0d0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5df1bdfa35c0;
T_24 ;
    %delay 5, 0;
    %load/vec4 v0x5df1bdfee0d0_0;
    %inv;
    %store/vec4 v0x5df1bdfee0d0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5df1bdfa35c0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5df1bdfee250_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5df1bdeb9f50;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfee250_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5df1bdfa35c0;
T_26 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfee250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5df1bdfee170_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5df1bdfee170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5df1bdfee170_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5df1bdfa35c0;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5df1bdfee380_0, 0, 1;
    %load/vec4 v0x5df1bdfee380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 4 39 "$display", "Retirement trace ENABLED" {0 0 0};
    %jmp T_27.1;
T_27.0 ;
    %vpi_call/w 4 42 "$display", "Retirement trace DISABLED" {0 0 0};
T_27.1 ;
    %end;
    .thread T_27;
    .scope S_0x5df1bdfa35c0;
T_28 ;
    %wait E_0x5df1bdeb9f50;
    %load/vec4 v0x5df1bdfee250_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.3, 10;
    %load/vec4 v0x5df1bdfee380_0;
    %and;
T_28.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x5df1bdfe76d0_0;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %vpi_call/w 4 51 "$display", "[CYCLE %0d] RETIRE | PC=0x%08h | NEXT_PC=0x%08h", v0x5df1bdfee170_0, v0x5df1bdfe9010_0, v0x5df1bdfe8f00_0, v0x5df1bdfe8090_0 {0 0 0};
T_28.0 ;
    %load/vec4 v0x5df1bdfee250_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.7, 10;
    %load/vec4 v0x5df1bdfee380_0;
    %and;
T_28.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v0x5df1bdfe7630_0;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %vpi_call/w 4 58 "$display", "[CYCLE %0d] MEM | stall=%b, lsu_done=%b", v0x5df1bdfee170_0, v0x5df1bdfea370_0, v0x5df1bdfe8090_0 {0 0 0};
T_28.4 ;
    %load/vec4 v0x5df1bdfee250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %vpi_call/w 4 61 "$display", "[CYCLE %0d] reg_id_ex = %h, reg_ex_mem = %h, reg_mem_wb = %h", v0x5df1bdfee170_0, v0x5df1bdfe94f0_0, v0x5df1bdfe9430_0, v0x5df1bdfe96b0_0 {0 0 0};
T_28.8 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5df1bdfa35c0;
T_29 ;
    %fork t_5, S_0x5df1bdfa3aa0;
    %jmp t_4;
    .scope S_0x5df1bdfa3aa0;
t_5 ;
    %pushi/str "program.hex";
    %store/str v0x5df1bdfb9670_0;
    %vpi_func 4 142 "$value$plusargs" 32, "PROG=%s", v0x5df1bdfb9670_0 {0 0 0};
    %store/vec4 v0x5df1bdfb8880_0, 0, 32;
    %vpi_call/w 4 144 "$display", "Loading program: %s", v0x5df1bdfb9670_0 {0 0 0};
    %vpi_call/w 4 145 "$readmemh", v0x5df1bdfb9670_0, v0x5df1bdfed560 {0 0 0};
    %end;
    .scope S_0x5df1bdfa35c0;
t_4 %join;
    %end;
    .thread T_29;
    .scope S_0x5df1bdfa35c0;
T_30 ;
T_30.0 ;
    %load/vec4 v0x5df1bdfee250_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_30.1, 6;
    %wait E_0x5df1bdeba870;
    %jmp T_30.0;
T_30.1 ;
T_30.2 ;
    %load/vec4 v0x5df1bdfee170_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_30.4, 5;
    %load/vec4 v0x5df1bdfee440_0;
    %nor/r;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz T_30.3, 8;
    %wait E_0x5df1bdeb9f50;
    %jmp T_30.2;
T_30.3 ;
    %vpi_call/w 4 157 "$display", "\012=======================================" {0 0 0};
    %vpi_call/w 4 158 "$display", "Simulation finished at cycle %0d", v0x5df1bdfee170_0 {0 0 0};
    %vpi_call/w 4 159 "$display", "=======================================\012" {0 0 0};
    %fork TD_core_tb.dump_registers, S_0x5df1bdfeb190;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5df1bdfeafd0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5df1bdfeaef0_0, 0, 32;
    %fork TD_core_tb.dump_memory, S_0x5df1bdfea820;
    %join;
    %vpi_call/w 4 164 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "../RTL/mrv32_pkg.sv";
    "core_tb.sv";
    "../RTL/mrv32_core.sv";
    "../RTL/mrv32_id.sv";
    "../RTL/mrv32_imm_gen.sv";
    "../RTL/mrv32_fetch.sv";
    "../RTL/mrv32_lsu.sv";
    "../RTL/mrv32_alu.sv";
    "../RTL/mrv32_rf.sv";
    "../RTL/mrv32_wb.sv";
    "../RTL/mem_dual_port.sv";
