Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 16 10:52:07 2025
| Host         : Javi_SM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_LIFT_timing_summary_routed.rpt -pb Top_LIFT_timing_summary_routed.pb -rpx Top_LIFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_LIFT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         28          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.383        0.000                      0                   91        0.167        0.000                      0                   91        4.020        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.383        0.000                      0                   91        0.167        0.000                      0                   91        4.020        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.385ns (51.218%)  route 2.272ns (48.782%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.244    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  inst_Timer_Lift/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.358    inst_Timer_Lift/plusOp_carry__5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.692 r  inst_Timer_Lift/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.944     9.636    inst_Timer_Lift/data0[30]
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.331     9.967 r  inst_Timer_Lift/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.967    inst_Timer_Lift/counter[30]
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591    15.014    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.075    15.350    inst_Timer_Lift/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 2.243ns (51.237%)  route 2.135ns (48.763%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.244    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.578 r  inst_Timer_Lift/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.807     9.385    inst_Timer_Lift/data0[26]
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.303     9.688 r  inst_Timer_Lift/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.688    inst_Timer_Lift/counter[26]
    SLICE_X2Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591    15.014    inst_Timer_Lift/CLK
    SLICE_X2Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[26]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.077    15.330    inst_Timer_Lift/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.129ns (49.956%)  route 2.133ns (50.044%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.464 r  inst_Timer_Lift/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.805     9.269    inst_Timer_Lift/data0[22]
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.303     9.572 r  inst_Timer_Lift/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.572    inst_Timer_Lift/counter[22]
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.593    15.016    inst_Timer_Lift/CLK
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[22]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y71          FDCE (Setup_fdce_C_D)        0.031    15.286    inst_Timer_Lift/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.127ns (50.087%)  route 2.120ns (49.913%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.244    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.466 r  inst_Timer_Lift/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.792     9.258    inst_Timer_Lift/data0[25]
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.299     9.557 r  inst_Timer_Lift/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.557    inst_Timer_Lift/counter[25]
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591    15.014    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[25]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.031    15.306    inst_Timer_Lift/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.261ns (53.498%)  route 1.965ns (46.502%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.244    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  inst_Timer_Lift/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.358    inst_Timer_Lift/plusOp_carry__5_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.597 r  inst_Timer_Lift/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.638     9.235    inst_Timer_Lift/data0[31]
    SLICE_X1Y72          LUT5 (Prop_lut5_I4_O)        0.302     9.537 r  inst_Timer_Lift/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.537    inst_Timer_Lift/counter[31]
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591    15.014    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[31]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)        0.031    15.306    inst_Timer_Lift/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.741%)  route 3.366ns (80.259%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.713     5.316    inst_Timer_Puerta/CLK
    SLICE_X7Y68          FDCE                                         r  inst_Timer_Puerta/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.456     5.772 f  inst_Timer_Puerta/counter_reg[15]/Q
                         net (fo=2, routed)           0.695     6.467    inst_Timer_Puerta/counter_reg_n_0_[15]
    SLICE_X7Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  inst_Timer_Puerta/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.403     6.994    inst_Timer_Puerta/counter[31]_i_5__0_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.118 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          2.268     9.386    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I1_O)        0.124     9.510 r  inst_Timer_Puerta/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.510    inst_Timer_Puerta/counter[3]
    SLICE_X5Y65          FDCE                                         r  inst_Timer_Puerta/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.597    15.020    inst_Timer_Puerta/CLK
    SLICE_X5Y65          FDCE                                         r  inst_Timer_Puerta/counter_reg[3]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029    15.289    inst_Timer_Puerta/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.890ns (21.380%)  route 3.273ns (78.620%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.711     5.314    inst_Timer_Lift/CLK
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.518     5.832 f  inst_Timer_Lift/counter_reg[23]/Q
                         net (fo=2, routed)           0.819     6.651    inst_Timer_Lift/counter_reg_n_0_[23]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     6.775 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.844     7.619    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.124     7.743 r  inst_Timer_Lift/counter[31]_i_4/O
                         net (fo=33, routed)          1.609     9.352    inst_Timer_Lift/counter[31]_i_4_n_0
    SLICE_X4Y67          LUT5 (Prop_lut5_I3_O)        0.124     9.476 r  inst_Timer_Lift/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.476    inst_Timer_Lift/counter[5]
    SLICE_X4Y67          FDCE                                         r  inst_Timer_Lift/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.595    15.018    inst_Timer_Lift/CLK
    SLICE_X4Y67          FDCE                                         r  inst_Timer_Lift/counter_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y67          FDCE (Setup_fdce_C_D)        0.029    15.270    inst_Timer_Lift/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 2.225ns (52.863%)  route 1.984ns (47.137%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  inst_Timer_Lift/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.244    inst_Timer_Lift/plusOp_carry__4_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.557 r  inst_Timer_Lift/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.656     9.214    inst_Timer_Lift/data0[28]
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.306     9.520 r  inst_Timer_Lift/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.520    inst_Timer_Lift/counter[28]
    SLICE_X2Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.591    15.014    inst_Timer_Lift/CLK
    SLICE_X2Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[28]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.081    15.334    inst_Timer_Lift/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 2.013ns (48.593%)  route 2.130ns (51.407%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  inst_Timer_Lift/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.130    inst_Timer_Lift/plusOp_carry__3_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.352 r  inst_Timer_Lift/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.802     9.154    inst_Timer_Lift/data0[21]
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.299     9.453 r  inst_Timer_Lift/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.453    inst_Timer_Lift/counter[21]
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.593    15.016    inst_Timer_Lift/CLK
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y71          FDCE (Setup_fdce_C_D)        0.029    15.284    inst_Timer_Lift/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.997ns (47.693%)  route 2.190ns (52.307%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.708     5.311    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          1.328     7.094    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X3Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.674 r  inst_Timer_Lift/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.674    inst_Timer_Lift/plusOp_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  inst_Timer_Lift/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.788    inst_Timer_Lift/plusOp_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  inst_Timer_Lift/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.902    inst_Timer_Lift/plusOp_carry__1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  inst_Timer_Lift/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.016    inst_Timer_Lift/plusOp_carry__2_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.329 r  inst_Timer_Lift/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.862     9.192    inst_Timer_Lift/data0[20]
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.306     9.498 r  inst_Timer_Lift/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.498    inst_Timer_Lift/counter[20]
    SLICE_X2Y70          FDCE                                         r  inst_Timer_Lift/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.594    15.017    inst_Timer_Lift/CLK
    SLICE_X2Y70          FDCE                                         r  inst_Timer_Lift/counter_reg[20]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)        0.079    15.335    inst_Timer_Lift/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/FSM_sequential_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.098     1.750    inst_Controlador/estado_actual[1]
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.048     1.798 r  inst_Controlador/FSM_sequential_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    inst_Controlador/FSM_sequential_estado_actual[2]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.107     1.631    inst_Controlador/FSM_sequential_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/FSM_sequential_estado_actual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 f  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.098     1.750    inst_Controlador/estado_actual[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  inst_Controlador/FSM_sequential_estado_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    inst_Controlador/FSM_sequential_estado_actual[0]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y73          FDCE (Hold_fdce_C_D)         0.091     1.615    inst_Controlador/FSM_sequential_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.916%)  route 0.147ns (51.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/Q
                         net (fo=2, routed)           0.147     1.799    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg[0]
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.070     1.616    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_target_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.148     1.658 f  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[1]/Q
                         net (fo=3, routed)           0.089     1.748    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg[1]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.098     1.846 r  inst_Entradas/Gen_Entradas[3].Inst_Detector/r_piso_target[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    inst_Controlador/r_piso_target_reg[0]_0
    SLICE_X2Y74          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  inst_Controlador/r_piso_target_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.120     1.630    inst_Controlador/r_piso_target_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_target_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.148     1.659 f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[1]/Q
                         net (fo=4, routed)           0.103     1.762    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.098     1.860 r  inst_Entradas/Gen_Entradas[2].Inst_Detector/r_piso_target[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    inst_Controlador/r_piso_target_reg[1]_0
    SLICE_X2Y73          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.120     1.631    inst_Controlador/r_piso_target_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.333%)  route 0.161ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/Q
                         net (fo=3, routed)           0.161     1.799    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_1[0]
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.016     1.562    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.833    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg[1]
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.066     1.576    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.005%)  route 0.194ns (50.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          0.194     1.848    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  inst_Timer_Lift/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.893    inst_Timer_Lift/counter[21]
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    inst_Timer_Lift/CLK
    SLICE_X1Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[21]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.091     1.618    inst_Timer_Lift/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.764%)  route 0.230ns (55.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          0.230     1.884    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  inst_Timer_Lift/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.929    inst_Timer_Lift/counter[24]
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    inst_Timer_Lift/CLK
    SLICE_X2Y71          FDCE                                         r  inst_Timer_Lift/counter_reg[24]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.121     1.648    inst_Timer_Lift/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_Timer_Lift/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.208%)  route 0.205ns (52.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_Timer_Lift/counter_reg[0]/Q
                         net (fo=34, routed)          0.205     1.859    inst_Timer_Lift/counter_reg_n_0_[0]
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.042     1.901 r  inst_Timer_Lift/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.901    inst_Timer_Lift/counter[30]
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.029    inst_Timer_Lift/CLK
    SLICE_X1Y72          FDCE                                         r  inst_Timer_Lift/counter_reg[30]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.107     1.620    inst_Timer_Lift/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y73     inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y74     inst_Controlador/r_piso_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y74     inst_Controlador/r_piso_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y74     inst_Controlador/r_piso_target_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y73     inst_Controlador/r_piso_target_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y72     inst_Entradas/Gen_Entradas_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y72     inst_Entradas/Gen_Entradas_c_0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y76     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.363ns (52.656%)  route 3.922ns (47.344%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.968     6.732    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.152     6.884 r  inst_Controlador/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.954     9.838    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    13.593 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.593    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.336ns (52.531%)  route 3.918ns (47.469%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.961     6.725    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.152     6.877 r  inst_Controlador/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.957     9.834    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    13.563 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.563    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.130ns (53.322%)  route 3.616ns (46.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.800     6.564    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  inst_Controlador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.815     9.503    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.054 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.054    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 4.073ns (55.235%)  route 3.301ns (44.765%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          1.013     6.777    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     6.901 r  inst_Controlador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.288     9.189    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.682 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.682    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.115ns (55.826%)  route 3.256ns (44.174%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.968     6.732    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.124     6.856 r  inst_Controlador/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.288     9.144    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.679 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.679    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.157ns (56.579%)  route 3.190ns (43.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.800     6.564    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.688 r  inst_Controlador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.390     9.078    SEG_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.655 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.655    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.369ns (59.803%)  route 2.936ns (40.197%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          1.013     6.777    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.150     6.927 r  inst_Controlador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.923     8.850    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    12.613 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.613    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.345ns (59.810%)  route 2.920ns (40.190%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.800     6.564    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.150     6.714 r  inst_Controlador/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.120     8.834    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.573 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.573    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.131ns (57.530%)  route 3.049ns (42.470%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.308    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.961     6.725    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.849 r  inst_Controlador/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.088     8.937    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.487 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.487    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.287ns (60.057%)  route 2.851ns (39.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.707     5.310    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.419     5.729 f  inst_Controlador/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=11, routed)          0.727     6.456    inst_Controlador/estado_actual[2]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.299     6.755 r  inst_Controlador/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.124     8.879    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.448 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.448    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.375ns (77.316%)  route 0.404ns (22.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.404     2.055    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.289 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.289    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.442ns (65.862%)  route 0.747ns (34.138%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.255     1.907    inst_Controlador/estado_actual[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.952 r  inst_Controlador/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.445    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.701 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.701    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.506ns (68.594%)  route 0.689ns (31.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.255     1.907    inst_Controlador/estado_actual[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.042     1.949 r  inst_Controlador/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.384    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.323     3.706 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.706    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.460ns (65.740%)  route 0.761ns (34.260%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  inst_Controlador/r_piso_target_reg[1]/Q
                         net (fo=9, routed)           0.235     1.910    inst_Controlador/s_piso_destino[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.045     1.955 r  inst_Controlador/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.481    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.733 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.733    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.455ns (64.935%)  route 0.786ns (35.065%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 f  inst_Controlador/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=10, routed)          0.258     1.910    inst_Controlador/estado_actual[1]
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.045     1.955 r  inst_Controlador/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.483    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.753 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.753    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_target_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.445ns (63.492%)  route 0.831ns (36.508%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 f  inst_Controlador/r_piso_target_reg[1]/Q
                         net (fo=9, routed)           0.234     1.909    inst_Controlador/s_piso_destino[1]
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.045     1.954 r  inst_Controlador/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.551    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.787 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.508ns (64.823%)  route 0.818ns (35.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.373     2.024    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.044     2.068 r  inst_Controlador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.514    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     3.837 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.837    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.483ns (63.137%)  route 0.866ns (36.863%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.334     1.985    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.042     2.027 r  inst_Controlador/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.559    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.859 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.380ns (58.728%)  route 0.970ns (41.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.373     2.024    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.069 r  inst_Controlador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.666    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.861 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.861    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.463ns (61.094%)  route 0.932ns (38.906%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.591     1.510    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  inst_Controlador/r_piso_actual_reg[0]/Q
                         net (fo=14, routed)          0.265     1.916    inst_Controlador/SEG_OBUF[2]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  inst_Controlador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.667     2.628    SEG_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.906 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.906    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 1.631ns (21.224%)  route 6.054ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.555     7.685    inst_Timer_Puerta/rst_n
    SLICE_X7Y67          FDCE                                         f  inst_Timer_Puerta/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.595     5.018    inst_Timer_Puerta/CLK
    SLICE_X7Y67          FDCE                                         r  inst_Timer_Puerta/counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 1.631ns (21.224%)  route 6.054ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.555     7.685    inst_Timer_Puerta/rst_n
    SLICE_X7Y67          FDCE                                         f  inst_Timer_Puerta/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.595     5.018    inst_Timer_Puerta/CLK
    SLICE_X7Y67          FDCE                                         r  inst_Timer_Puerta/counter_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.685ns  (logic 1.631ns (21.224%)  route 6.054ns (78.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.555     7.685    inst_Timer_Puerta/rst_n
    SLICE_X7Y67          FDCE                                         f  inst_Timer_Puerta/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.595     5.018    inst_Timer_Puerta/CLK
    SLICE_X7Y67          FDCE                                         r  inst_Timer_Puerta/counter_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.676ns  (logic 1.631ns (21.249%)  route 6.045ns (78.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.546     7.676    inst_Timer_Puerta/rst_n
    SLICE_X7Y69          FDCE                                         f  inst_Timer_Puerta/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y69          FDCE                                         r  inst_Timer_Puerta/counter_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.676ns  (logic 1.631ns (21.249%)  route 6.045ns (78.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.546     7.676    inst_Timer_Puerta/rst_n
    SLICE_X7Y69          FDCE                                         f  inst_Timer_Puerta/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y69          FDCE                                         r  inst_Timer_Puerta/counter_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.676ns  (logic 1.631ns (21.249%)  route 6.045ns (78.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.546     7.676    inst_Timer_Puerta/rst_n
    SLICE_X7Y69          FDCE                                         f  inst_Timer_Puerta/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.592     5.015    inst_Timer_Puerta/CLK
    SLICE_X7Y69          FDCE                                         r  inst_Timer_Puerta/counter_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.507ns  (logic 1.631ns (21.727%)  route 5.876ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.377     7.507    inst_Timer_Puerta/rst_n
    SLICE_X7Y65          FDCE                                         f  inst_Timer_Puerta/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.597     5.020    inst_Timer_Puerta/CLK
    SLICE_X7Y65          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.507ns  (logic 1.631ns (21.727%)  route 5.876ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.377     7.507    inst_Timer_Puerta/rst_n
    SLICE_X7Y65          FDCE                                         f  inst_Timer_Puerta/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.597     5.020    inst_Timer_Puerta/CLK
    SLICE_X7Y65          FDCE                                         r  inst_Timer_Puerta/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.507ns  (logic 1.631ns (21.727%)  route 5.876ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.377     7.507    inst_Timer_Puerta/rst_n
    SLICE_X7Y65          FDCE                                         f  inst_Timer_Puerta/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.597     5.020    inst_Timer_Puerta/CLK
    SLICE_X7Y65          FDCE                                         r  inst_Timer_Puerta/counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.384ns  (logic 1.631ns (22.088%)  route 5.753ns (77.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.499     5.006    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.130 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          2.254     7.384    inst_Timer_Puerta/rst_n
    SLICE_X7Y66          FDCE                                         f  inst_Timer_Puerta/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.596     5.019    inst_Timer_Puerta/CLK
    SLICE_X7Y66          FDCE                                         r  inst_Timer_Puerta/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 botones_fisicos[1]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.256ns (42.951%)  route 0.340ns (57.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  botones_fisicos[1] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  botones_fisicos_IBUF[1]_inst/O
                         net (fo=1, routed)           0.340     0.595    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[0]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.235ns (37.202%)  route 0.397ns (62.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  botones_fisicos[0] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  botones_fisicos_IBUF[0]_inst/O
                         net (fo=1, routed)           0.397     0.633    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[3]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.244ns (37.089%)  route 0.415ns (62.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  botones_fisicos[3] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  botones_fisicos_IBUF[3]_inst/O
                         net (fo=1, routed)           0.415     0.659    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[2]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.246%)  route 0.585ns (69.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  botones_fisicos[2] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[2]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  botones_fisicos_IBUF[2]_inst/O
                         net (fo=1, routed)           0.585     0.838    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.027    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y76          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.320ns (16.451%)  route 1.623ns (83.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.180     1.943    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.320ns (16.451%)  route 1.623ns (83.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.180     1.943    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.320ns (16.451%)  route 1.623ns (83.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.180     1.943    inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[2].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[2].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.320ns (16.451%)  route 1.623ns (83.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.180     1.943    inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]_1
    SLICE_X3Y75          FDCE                                         f  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Entradas/Gen_Entradas[3].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  inst_Entradas/Gen_Entradas[3].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_actual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.320ns (16.098%)  route 1.666ns (83.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.223     1.985    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X0Y74          FDCE                                         f  inst_Controlador/r_piso_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Controlador/r_piso_actual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.320ns (16.098%)  route 1.666ns (83.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.443     1.717    inst_Timer_Puerta/rst_n_IBUF
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.762 f  inst_Timer_Puerta/sreg[2]_i_1/O
                         net (fo=88, routed)          0.223     1.985    inst_Controlador/r_piso_actual_reg[1]_0
    SLICE_X0Y74          FDCE                                         f  inst_Controlador/r_piso_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.026    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C





