From c5a450372492315404395758c1f68034dbfde87a Mon Sep 17 00:00:00 2001
From: Koji Matsuoka <koji.matsuoka.xm@renesas.com>
Date: Wed, 14 Mar 2018 09:49:14 +0900
Subject: [PATCH 682/909] arm64: dts: r8a7795-h3ulcb: Fix souce clock for DU

commit c2ac6e5c33685bba77844db3f5322102db7242d4 from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git

This patch changes the clock for DU, supply the initial value of
versaclock directly to the DU.

The initial value of versaclock out3 is 33 MHz.

Signed-off-by: Koji Matsuoka <koji.matsuoka.xm@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts | 11 +++++++++--
 1 file changed, 9 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts b/arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts
index dd07cf762c89..7ed91ed02a28 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts
+++ b/arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts
@@ -2,7 +2,7 @@
 /*
  * Device Tree Source for the H3ULCB (R-Car Starter Kit Premier) board
  *
- * Copyright (C) 2016-2017 Renesas Electronics Corp.
+ * Copyright (C) 2016-2018 Renesas Electronics Corp.
  * Copyright (C) 2016 Cogent Embedded, Inc.
  */
 
@@ -74,6 +74,13 @@
 	vspm_if {
 		compatible = "renesas,vspm_if";
 	};
+
+	versaclock5_out3: versaclk-3 {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		/* Initial value of versaclock out3 */
+		clock-frequency = <33000000>;
+	};
 };
 
 &du {
@@ -82,7 +89,7 @@
 		 <&cpg CPG_MOD 722>,
 		 <&cpg CPG_MOD 721>,
 		 <&versaclock5 1>,
-		 <&versaclock5 3>,
+		 <&versaclock5_out3>,
 		 <&versaclock5 4>,
 		 <&versaclock5 2>;
 	clock-names = "du.0", "du.1", "du.2", "du.3",
-- 
2.17.1

