
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     3    0.097470    0.227413    1.656008    2.512831 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.236003    0.035730    2.548562 v cell3/config_data_in (fpgacell)
                                              2.548562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
                                  0.250000    1.110090   clock uncertainty
                                  0.000000    1.110090   clock reconvergence pessimism
                                  0.336310    1.446399   library hold time
                                              1.446399   data required time
---------------------------------------------------------------------------------------------
                                              1.446399   data required time
                                             -2.548562   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102162   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     3    0.124772    0.287426    1.685958    2.541668 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.301604    0.048970    2.590638 v cell1/config_data_in (fpgacell)
                                              2.590638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
                                  0.250000    1.130411   clock uncertainty
                                  0.000000    1.130411   clock reconvergence pessimism
                                  0.336310    1.466721   library hold time
                                              1.466721   data required time
---------------------------------------------------------------------------------------------
                                              1.466721   data required time
                                             -2.590638   data arrival time
---------------------------------------------------------------------------------------------
                                              1.123917   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     3    0.112781    0.255434    1.697446    2.577857 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.256374    0.010858    2.588715 v cell2/config_data_in (fpgacell)
                                              2.588715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
                                  0.250000    1.106823   clock uncertainty
                                  0.000000    1.106823   clock reconvergence pessimism
                                  0.336310    1.443133   library hold time
                                              1.443133   data required time
---------------------------------------------------------------------------------------------
                                              1.443133   data required time
                                             -2.588715   data arrival time
---------------------------------------------------------------------------------------------
                                              1.145582   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003714    0.038373    0.020691 2000.020752 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.038373    0.000000 2000.020752 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.306675    0.351520 2000.372314 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.306735    0.003638 2000.375854 ^ cell0/config_data_in (fpgacell)
                                           2000.375854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
                                  0.250000    1.105710   clock uncertainty
                                  0.000000    1.105710   clock reconvergence pessimism
                                  0.438870    1.544580   library hold time
                                              1.544580   data required time
---------------------------------------------------------------------------------------------
                                              1.544580   data required time
                                           -2000.375854   data arrival time
---------------------------------------------------------------------------------------------
                                           1998.831299   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227973    0.010914 2000.371582 ^ cell3/nrst (fpgacell)
                                           2000.371582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
                                  0.250000    1.110090   clock uncertainty
                                  0.000000    1.110090   clock reconvergence pessimism
                                  0.077920    1.188010   library hold time
                                              1.188010   data required time
---------------------------------------------------------------------------------------------
                                              1.188010   data required time
                                           -2000.371582   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.183594   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.231764    0.025466 2000.386108 ^ cell2/nrst (fpgacell)
                                           2000.386108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
                                  0.250000    1.106823   clock uncertainty
                                  0.000000    1.106823   clock reconvergence pessimism
                                  0.077920    1.184743   library hold time
                                              1.184743   data required time
---------------------------------------------------------------------------------------------
                                              1.184743   data required time
                                           -2000.386108   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.201294   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.131555    0.015007 2000.329102 v cell3/en (fpgacell)
                                           2000.329102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
                                  0.250000    1.110090   clock uncertainty
                                  0.000000    1.110090   clock reconvergence pessimism
                                 -0.070010    1.040079   library hold time
                                              1.040079   data required time
---------------------------------------------------------------------------------------------
                                              1.040079   data required time
                                           -2000.329102   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.289062   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.140378    0.029786 2000.343872 v cell2/en (fpgacell)
                                           2000.343872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
                                  0.250000    1.106823   clock uncertainty
                                  0.000000    1.106823   clock reconvergence pessimism
                                 -0.070010    1.036813   library hold time
                                              1.036813   data required time
---------------------------------------------------------------------------------------------
                                              1.036813   data required time
                                           -2000.343872   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.307007   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.378227    0.094815 2000.843140 ^ cell1/nrst (fpgacell)
                                           2000.843140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
                                  0.250000    1.130411   clock uncertainty
                                  0.000000    1.130411   clock reconvergence pessimism
                                  0.077920    1.208331   library hold time
                                              1.208331   data required time
---------------------------------------------------------------------------------------------
                                              1.208331   data required time
                                           -2000.843140   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.634888   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
                                           2000.855225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
                                  0.250000    1.105710   clock uncertainty
                                  0.000000    1.105710   clock reconvergence pessimism
                                  0.077920    1.183630   library hold time
                                              1.183630   data required time
---------------------------------------------------------------------------------------------
                                              1.183630   data required time
                                           -2000.855225   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.671509   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130601    0.012506 2000.326538 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.216139    0.191577    0.316504 2000.643066 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.295644    0.113232 2000.756348 v cell1/en (fpgacell)
                                           2000.756348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
                                  0.250000    1.130411   clock uncertainty
                                  0.000000    1.130411   clock reconvergence pessimism
                                 -0.070010    1.060401   library hold time
                                              1.060401   data required time
---------------------------------------------------------------------------------------------
                                              1.060401   data required time
                                           -2000.756348   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.695801   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130601    0.012506 2000.326538 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.216139    0.191577    0.316504 2000.643066 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.315805    0.128011 2000.771118 v cell0/en (fpgacell)
                                           2000.771118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
                                  0.250000    1.105710   clock uncertainty
                                  0.000000    1.105710   clock reconvergence pessimism
                                 -0.070010    1.035700   library hold time
                                              1.035700   data required time
---------------------------------------------------------------------------------------------
                                              1.035700   data required time
                                           -2000.771118   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.735352   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.134722    0.012506 2000.330688 v cell3/config_en (fpgacell)
                                           2000.330688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
                                  0.250000    1.110090   clock uncertainty
                                  0.000000    1.110090   clock reconvergence pessimism
                                 -1.064420    0.045669   library hold time
                                              0.045669   data required time
---------------------------------------------------------------------------------------------
                                              0.045669   data required time
                                           -2000.330688   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.284912   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.144263    0.030013 2000.348145 v cell2/config_en (fpgacell)
                                           2000.348145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
                                  0.250000    1.106823   clock uncertainty
                                  0.000000    1.106823   clock reconvergence pessimism
                                 -1.064420    0.042403   library hold time
                                              0.042403   data required time
---------------------------------------------------------------------------------------------
                                              0.042403   data required time
                                           -2000.348145   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.305908   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.133713    0.008868 2000.327026 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208935    0.183812    0.314230 2000.641235 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.290822    0.112323 2000.753540 v cell1/config_en (fpgacell)
                                           2000.753540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
                                  0.250000    1.130411   clock uncertainty
                                  0.000000    1.130411   clock reconvergence pessimism
                                 -1.064420    0.065991   library hold time
                                              0.065991   data required time
---------------------------------------------------------------------------------------------
                                              0.065991   data required time
                                           -2000.753540   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.687622   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.133713    0.008868 2000.327026 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208935    0.183812    0.314230 2000.641235 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.313217    0.128694 2000.769897 v cell0/config_en (fpgacell)
                                           2000.769897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
                                  0.250000    1.105710   clock uncertainty
                                  0.000000    1.105710   clock reconvergence pessimism
                                 -1.064420    0.041290   library hold time
                                              0.041290   data required time
---------------------------------------------------------------------------------------------
                                              0.041290   data required time
                                           -2000.769897   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.728516   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     3    0.040004    0.099698    1.581221    2.441310 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.100203    0.007232    2.448542 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.166647    0.358644    2.807186 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.166661    0.001624    2.808811 v config_data_out (out)
                                              2.808811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.808811   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.558716   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006485    0.022040   10.696904   11.552614 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.022040    0.000184   11.552798 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166929    0.322661   11.875459 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.166943    0.001613   11.877072 v io_south_out[13] (out)
                                             11.877072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.877072   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.627075   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006614    0.022173   10.703673   11.559384 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.022173    0.000287   11.559670 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.166048    0.321917   11.881588 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.166064    0.001704   11.883291 v io_west_out[13] (out)
                                             11.883291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.883291   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.633179   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006673    0.022212   10.703739   11.560563 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.022212    0.000293   11.560856 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.166102    0.321975   11.882831 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.166118    0.001704   11.884536 v io_west_out[29] (out)
                                             11.884536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.884536   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.634521   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006419    0.021996   10.696831   11.577241 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021996    0.000180   11.577421 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166929    0.322641   11.900063 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.166942    0.001613   11.901675 v io_south_out[29] (out)
                                             11.901675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.901675   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.651611   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005901    0.021660   10.749227   11.604937 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021660    0.000179   11.605116 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166637    0.322283   11.927399 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.166651    0.001595   11.928994 v io_south_out[7] (out)
                                             11.928994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.928994   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.678833   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005777    0.021577   10.749087   11.629498 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021577    0.000175   11.629673 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166636    0.322247   11.951920 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.166650    0.001595   11.953515 v io_south_out[23] (out)
                                             11.953515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.953515   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.703369   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005905    0.021678   10.788167   11.643877 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021678    0.000174   11.644052 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166924    0.322506   11.966557 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.166937    0.001613   11.968170 v io_south_out[11] (out)
                                             11.968170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.968170   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.718262   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005950    0.021707   10.788217   11.668628 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021707    0.000178   11.668805 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166638    0.322303   11.991108 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.166652    0.001595   11.992703 v io_south_out[27] (out)
                                             11.992703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.992703   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.742554   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006908    0.022524   10.813430   11.670253 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022524    0.000291   11.670544 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.165772    0.321839   11.992383 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.165788    0.001703   11.994085 v io_west_out[23] (out)
                                             11.994085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.994085   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.744141   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006972    0.022565   10.813505   11.669215 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022565    0.000287   11.669502 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.166298    0.322262   11.991764 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.166315    0.001728   11.993492 v io_west_out[7] (out)
                                             11.993492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.993492   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.743408   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006525    0.022079   10.816102   11.671812 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.022079    0.000287   11.672099 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.165802    0.321679   11.993778 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.165818    0.001703   11.995481 v io_west_out[11] (out)
                                             11.995481   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.995481   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.745483   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006542    0.022090   10.816122   11.672945 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.022090    0.000288   11.673232 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.166350    0.322107   11.995339 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.166367    0.001728   11.997066 v io_west_out[27] (out)
                                             11.997066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.997066   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.747070   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005505    0.021417   10.846902   11.702613 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021417    0.000174   11.702786 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166919    0.322395   12.025181 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.166933    0.001613   12.026794 v io_south_out[4] (out)
                                             12.026794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.026794   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.776611   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005501    0.021414   10.868008   11.723718 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021414    0.000179   11.723897 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166920    0.322393   12.046289 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.166933    0.001613   12.047902 v io_south_out[5] (out)
                                             12.047902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.047902   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.797729   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005550    0.021447   10.846953   11.727365 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021447    0.000178   11.727542 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166634    0.322191   12.049733 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.166647    0.001595   12.051329 v io_south_out[20] (out)
                                             12.051329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.051329   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.801147   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006389    0.021994   10.881201   11.738024 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021994    0.000155   11.738179 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.166684    0.322303   12.060483 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.166701    0.001766   12.062248 v io_west_out[20] (out)
                                             12.062248   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.062248   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.812134   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006225    0.021900   10.880983   11.736693 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021900    0.000287   11.736980 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.165987    0.321753   12.058734 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.166003    0.001704   12.060437 v io_west_out[4] (out)
                                             12.060437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.060437   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.810303   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005377    0.021330   10.867867   11.748278 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021331    0.000175   11.748452 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166918    0.322357   12.070809 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.166932    0.001613   12.072423 v io_south_out[21] (out)
                                             12.072423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.072423   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.822388   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006003    0.022522   10.891191   11.751280 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022522    0.000139   11.751420 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.165160    0.321444   12.072864 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.165174    0.001591   12.074454 v io_east_out[29] (out)
                                             12.074454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.074454   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.824341   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005559    0.022054   10.908569   11.764279 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.022054    0.000177   11.764457 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166644    0.322451   12.086907 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.166657    0.001595   12.088503 v io_south_out[3] (out)
                                             12.088503   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.088503   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.838501   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006027    0.022539   10.891215   11.771626 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022539    0.000145   11.771770 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.166385    0.322353   12.094124 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.166400    0.001693   12.095817 v io_east_out[13] (out)
                                             12.095817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.095817   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.845825   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.007559    0.022715   10.919008   11.774718 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022715    0.000177   11.774895 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166654    0.322734   12.097629 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.166667    0.001595   12.099224 v io_south_out[10] (out)
                                             12.099224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.099224   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.849121   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.008612    0.023201   10.923703   11.780526 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023201    0.000290   11.780817 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.166073    0.322362   12.103178 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.166089    0.001704   12.104883 v io_west_out[24] (out)
                                             12.104883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.104883   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.854858   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.008527    0.023160   10.923607   11.779318 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023160    0.000283   11.779601 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.166024    0.322306   12.101907 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.166040    0.001704   12.103610 v io_west_out[8] (out)
                                             12.103610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.103610   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.853516   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005471    0.021951   10.930456   11.787279 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021951    0.000150   11.787429 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166629    0.322361   12.109790 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.166643    0.001635   12.111425 v io_north_out[13] (out)
                                             12.111425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.111425   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.861450   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005688    0.022216   10.908772   11.789182 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.022216    0.000184   11.789366 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166932    0.322736   12.112101 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.166946    0.001613   12.113714 v io_south_out[19] (out)
                                             12.113714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.113714   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.863770   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006087    0.022570   10.933083   11.793172 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022570    0.000142   11.793314 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.165917    0.322032   12.115346 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165931    0.001642   12.116988 v io_east_out[23] (out)
                                             12.116988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.116988   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.866943   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005411    0.021878   10.930362   11.790452 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021878    0.000148   11.790600 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.167679    0.323142   12.113743 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.167694    0.001679   12.115421 v io_north_out[29] (out)
                                             12.115421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.115421   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.865356   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006690    0.022175   10.935160   11.790870 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.022175    0.000157   11.791027 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.166002    0.321879   12.112906 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.166017    0.001704   12.114609 v io_west_out[5] (out)
                                             12.114609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.114609   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.864624   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006460    0.022035   10.936657   11.792367 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.022035    0.000177   11.792544 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166929    0.322658   12.115203 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.166943    0.001613   12.116816 v io_south_out[8] (out)
                                             12.116816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.116816   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.866699   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006573    0.022112   10.934997   11.791820 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.022112    0.000293   11.792112 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.166261    0.322053   12.114166 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.166277    0.001716   12.115882 v io_west_out[21] (out)
                                             12.115882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.115882   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.865723   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.007688    0.022765   10.919156   11.799566 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022765    0.000184   11.799750 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.166988    0.323008   12.122758 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.167001    0.001613   12.124372 v io_south_out[26] (out)
                                             12.124372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.124372   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.874390   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006573    0.022441   10.947501   11.804324 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022441    0.000293   11.804617 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.166061    0.322038   12.126655 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.166077    0.001704   12.128358 v io_west_out[19] (out)
                                             12.128358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.128358   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.878296   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006525    0.022409   10.947449   11.803159 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022409    0.000287   11.803446 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.166067    0.322027   12.125472 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.166082    0.001704   12.127177 v io_west_out[3] (out)
                                             12.127177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.127177   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.877197   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005867    0.022411   10.932840   11.813251 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.022411    0.000131   11.813382 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.165920    0.321957   12.135339 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.165935    0.001655   12.136993 v io_east_out[7] (out)
                                             12.136993   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.136993   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.886963   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006377    0.021981   10.936563   11.816975 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021981    0.000175   11.817149 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166929    0.322635   12.139785 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.166942    0.001613   12.141397 v io_south_out[24] (out)
                                             12.141397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.141397   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.891235   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006666    0.022158   10.983267   11.838977 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.022158    0.000156   11.839133 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.166075    0.321931   12.161064 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.166091    0.001704   12.162769 v io_west_out[10] (out)
                                             12.162769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.162769   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.912598   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006573    0.022111   10.983130   11.839953 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.022111    0.000293   11.840246 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.166262    0.322054   12.162301 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.166278    0.001715   12.164016 v io_west_out[26] (out)
                                             12.164016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.164016   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.913940   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006525    0.022902   10.992121   11.847831 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022902    0.000287   11.848118 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.166190    0.322326   12.170444 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.166206    0.001714   12.172158 v io_west_out[14] (out)
                                             12.172158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.172158   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.922119   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006620    0.022970   10.992225   11.849048 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022970    0.000291   11.849339 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.166014    0.322219   12.171557 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.166030    0.001704   12.173261 v io_west_out[30] (out)
                                             12.173261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.173261   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.923340   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006401    0.022809   10.997088   11.852799 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022809    0.000179   11.852979 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166942    0.322989   12.175967 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.166955    0.001613   12.177580 v io_south_out[12] (out)
                                             12.177580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.177580   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.927612   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006362    0.022772   11.014440   11.871263 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022772    0.000158   11.871421 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166642    0.322712   12.194132 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.166656    0.001635   12.195767 v io_north_out[11] (out)
                                             12.195767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.195767   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.945801   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006193    0.022650   11.014252   11.874342 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022650    0.000152   11.874494 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166640    0.322659   12.197153 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.166654    0.001635   12.198788 v io_north_out[27] (out)
                                             12.198788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.198788   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.948730   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006701    0.023017   11.021643   11.877353 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.023017    0.000179   11.877532 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166659    0.322863   12.200395 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.166672    0.001595   12.201990 v io_south_out[14] (out)
                                             12.201990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.201990   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.951904   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006277    0.022720   10.996953   11.877363 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022720    0.000175   11.877539 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166940    0.322951   12.200490 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.166954    0.001613   12.202103 v io_south_out[28] (out)
                                             12.202103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.202103   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.951904   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005939    0.022463   11.027140   11.887229 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022463    0.000131   11.887360 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.165146    0.321409   12.208769 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.165159    0.001591   12.210360 v io_east_out[27] (out)
                                             12.210360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.210360   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.960327   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006183    0.022651   11.025539   11.885629 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022651    0.000142   11.885771 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.166223    0.322276   12.208047 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.166238    0.001682   12.209729 v io_east_out[31] (out)
                                             12.209729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.209729   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.959717   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005559    0.022724   11.028841   11.884551 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022724    0.000177   11.884728 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166940    0.322953   12.207682 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.166954    0.001613   12.209294 v io_south_out[15] (out)
                                             12.209294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.209294   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.959229   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005631    0.022155   11.036506   11.893329 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.022155    0.000157   11.893486 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.167687    0.323261   12.216747 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.167702    0.001680   12.218427 v io_north_out[7] (out)
                                             12.218427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.218427   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.968262   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006943    0.022365   11.036174   11.891884 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022365    0.000182   11.892066 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166934    0.322800   12.214866 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.166948    0.001613   12.216479 v io_south_out[9] (out)
                                             12.216479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.216479   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.966553   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005452    0.021933   11.036225   11.896316 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021933    0.000150   11.896465 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166628    0.322353   12.218819 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.166643    0.001635   12.220453 v io_north_out[23] (out)
                                             12.220453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.220453   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.970337   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006577    0.022927   11.021505   11.901917 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022927    0.000175   11.902091 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166658    0.322824   12.224915 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.166671    0.001595   12.226510 v io_south_out[30] (out)
                                             12.226510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.226510   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.976562   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.005962    0.031102   11.041835   11.897545 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.031102    0.000187   11.897731 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.167058    0.326660   12.224391 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.167072    0.001614   12.226005 v io_south_out[6] (out)
                                             12.226005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.226005   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.976074   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006038    0.022546   11.025380   11.905790 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022546    0.000131   11.905922 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.165066    0.321382   12.227304 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.165079    0.001588   12.228892 v io_east_out[15] (out)
                                             12.228892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.228892   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.978760   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006808    0.023099   11.046685   11.903508 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.023099    0.000291   11.903799 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.166319    0.322500   12.226299 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.166335    0.001727   12.228026 v io_west_out[22] (out)
                                             12.228026   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.228026   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.977905   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006636    0.022974   11.046495   11.902205 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022974    0.000283   11.902489 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.165723    0.321987   12.224476 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.165739    0.001702   12.226178 v io_west_out[6] (out)
                                             12.226178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.226178   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.976074   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006137    0.022607   11.027359   11.907769 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022607    0.000149   11.907919 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.165527    0.321754   12.229672 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.165541    0.001616   12.231289 v io_east_out[11] (out)
                                             12.231289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.231289   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.981323   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005477    0.022626   11.028710   11.909122 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022626    0.000175   11.909296 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166939    0.322911   12.232207 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.166952    0.001613   12.233821 v io_south_out[31] (out)
                                             12.233821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.233821   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.983765   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.007372    0.022650   11.036662   11.917072 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022650    0.000203   11.917274 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.167452    0.323243   12.240518 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.167468    0.001717   12.242234 v io_south_out[25] (out)
                                             12.242234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.242234   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.992188   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005819    0.030931   11.041536   11.921947 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030931    0.000180   11.922127 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167014    0.326545   12.248672 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.167027    0.001613   12.250285 v io_south_out[22] (out)
                                             12.250285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.250285   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.000122   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006260    0.022707   11.072281   11.927991 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022707    0.000177   11.928168 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166940    0.322946   12.251114 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.166953    0.001613   12.252728 v io_south_out[1] (out)
                                             12.252728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.252728   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.002686   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006620    0.022142   11.081699   11.938522 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.022142    0.000291   11.938814 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.166075    0.321925   12.260738 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.166090    0.001704   12.262443 v io_west_out[25] (out)
                                             12.262443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.262443   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.012451   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006459    0.022035   11.081518   11.937228 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.022035    0.000284   11.937512 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.165989    0.321811   12.259324 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.166005    0.001704   12.261027 v io_west_out[9] (out)
                                             12.261027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.261027   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.011108   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006177    0.022648   11.072190   11.952601 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022648    0.000175   11.952776 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.166939    0.322920   12.275697 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.166953    0.001613   12.277309 v io_south_out[17] (out)
                                             12.277309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.277309   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.027222   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006666    0.025270   11.113723   11.969433 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.025270    0.000156   11.969589 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.166087    0.323232   12.292821 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.166103    0.001704   12.294525 v io_west_out[15] (out)
                                             12.294525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.294525   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.044434   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006512    0.025176   11.113520   11.970343 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.025177    0.000290   11.970633 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.166265    0.323329   12.293962 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.166281    0.001715   12.295677 v io_west_out[31] (out)
                                             12.295677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.295677   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.045654   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006520    0.022906   11.121182   11.978005 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022906    0.000291   11.978297 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.166316    0.322418   12.300714 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.166332    0.001727   12.302442 v io_west_out[17] (out)
                                             12.302442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.302442   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.052490   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.006360    0.022790   11.121006   11.976716 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022791    0.000284   11.977000 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.165768    0.321946   12.298946 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.165783    0.001702   12.300648 v io_west_out[1] (out)
                                             12.300648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.300648   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.050659   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006639    0.022975   11.124700   11.984790 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022975    0.000131   11.984921 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.165348    0.321774   12.306694 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.165362    0.001603   12.308297 v io_east_out[20] (out)
                                             12.308297   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.308297   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.058105   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006678    0.023004   11.137602   11.997692 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.023004    0.000141   11.997833 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.165579    0.321958   12.319792 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.165593    0.001617   12.321409 v io_east_out[21] (out)
                                             12.321409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.321409   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.071289   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006738    0.023046   11.124810   12.005220 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.023046    0.000131   12.005352 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.165471    0.321891   12.327243 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.165485    0.001616   12.328859 v io_east_out[4] (out)
                                             12.328859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.328859   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.078857   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006113    0.022601   11.150063   12.006886 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022601    0.000152   12.007037 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166479    0.322523   12.329561 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.166493    0.001617   12.331179 v io_north_out[5] (out)
                                             12.331179   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.331179   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.081055   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.007273    0.023418   11.149957   12.010047 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023418    0.000141   12.010188 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.165690    0.322209   12.332397 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.165704    0.001631   12.334027 v io_east_out[26] (out)
                                             12.334027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.334027   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.084106   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006011    0.022527   11.149950   12.010039 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022527    0.000148   12.010188 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.166506    0.322514   12.332703 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.166520    0.001618   12.334321 v io_north_out[21] (out)
                                             12.334321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.334321   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.084229   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005251    0.021689   11.152817   12.009640 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021689    0.000149   12.009789 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.166493    0.322157   12.331945 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.166506    0.001618   12.333564 v io_north_out[8] (out)
                                             12.333564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.333564   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.083618   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005335    0.021790   11.152948   12.013038 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021790    0.000155   12.013192 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166626    0.322292   12.335485 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.166640    0.001635   12.337119 v io_north_out[24] (out)
                                             12.337119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.337119   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.087036   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006538    0.022903   11.137448   12.017859 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022903    0.000131   12.017990 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.165072    0.321535   12.339525 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.165085    0.001588   12.341113 v io_east_out[5] (out)
                                             12.341113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.341113   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.091064   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006160    0.022635   11.163584   12.023674 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022635    0.000140   12.023814 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.165187    0.321513   12.345326 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.165200    0.001591   12.346917 v io_east_out[24] (out)
                                             12.346917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.346917   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.096802   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.007613    0.023672   11.168822   12.025645 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023672    0.000152   12.025798 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166656    0.323095   12.348893 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.166670    0.001635   12.350528 v io_north_out[10] (out)
                                             12.350528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.350528   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.100464   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.007138    0.023322   11.149809   12.030219 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023322    0.000131   12.030351 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.165121    0.321749   12.352099 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.165134    0.001588   12.353687 v io_east_out[10] (out)
                                             12.353687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.353687   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.103638   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.007511    0.023598   11.168710   12.028800 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023598    0.000148   12.028948 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166655    0.323064   12.352013 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.166669    0.001635   12.353647 v io_north_out[26] (out)
                                             12.353647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.353647   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.103638   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005779    0.022331   11.182300   12.039123 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.022331    0.000155   12.039277 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.167747    0.323382   12.362659 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.167762    0.001680   12.364340 v io_north_out[3] (out)
                                             12.364340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.364340   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.114258   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006137    0.022618   11.163557   12.043968 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022618    0.000149   12.044117 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.165844    0.321993   12.366110 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165859    0.001642   12.367752 v io_east_out[8] (out)
                                             12.367752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.367752   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.117676   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005611    0.022122   11.182037   12.042127 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.022122    0.000148   12.042275 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166631    0.322434   12.364709 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.166645    0.001635   12.366343 v io_north_out[19] (out)
                                             12.366343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.366343   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.116333   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005671    0.022205   11.184991   12.041814 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.022205    0.000150   12.041965 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166633    0.322469   12.364433 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.166647    0.001635   12.366069 v io_north_out[6] (out)
                                             12.366069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.366069   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.116089   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005611    0.022130   11.184896   12.044987 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.022130    0.000148   12.045135 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166632    0.322437   12.367572 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.166646    0.001635   12.369207 v io_north_out[22] (out)
                                             12.369207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.369207   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.119019   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006670    0.022992   11.192851   12.049674 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022992    0.000158   12.049832 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166645    0.322805   12.372638 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.166659    0.001635   12.374272 v io_north_out[4] (out)
                                             12.374272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.374272   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.124268   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.009120    0.030836   11.189778   12.046601 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030836    0.000291   12.046893 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.165847    0.325473   12.372366 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.165863    0.001703   12.374068 v io_west_out[18] (out)
                                             12.374068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.374068   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.124023   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.009143    0.030872   11.189850   12.045561 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030872    0.000156   12.045717 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.166668    0.326088   12.371805 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.166685    0.001777   12.373583 v io_west_out[2] (out)
                                             12.373583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.373583   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.123657   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006557    0.022911   11.192726   12.052816 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022911    0.000155   12.052971 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.167712    0.323596   12.376567 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.167727    0.001680   12.378246 v io_north_out[20] (out)
                                             12.378246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.378246   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.128174   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.013460    0.027403   11.200169   12.060258 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027403    0.000140   12.060398 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.165247    0.323540   12.383939 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.165261    0.001591   12.385530 v io_east_out[19] (out)
                                             12.385530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.385530   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.135498   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006853    0.023129   11.199756   12.059845 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.023129    0.000141   12.059986 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.165901    0.322252   12.382237 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165915    0.001641   12.383879 v io_east_out[28] (out)
                                             12.383879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.383879   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.133789   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006705    0.023023   11.201232   12.061322 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.023023    0.000130   12.061452 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.165319    0.321770   12.383222 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.165333    0.001603   12.384825 v io_east_out[30] (out)
                                             12.384825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.384825   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.134766   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.007432    0.025992   11.215480   12.071190 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025992    0.000290   12.071479 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.166374    0.323745   12.395224 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.166391    0.001728   12.396952 v io_west_out[12] (out)
                                             12.396952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.396952   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.146851   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.007396    0.025956   11.215465   12.072288 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025956    0.000155   12.072443 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.165873    0.323343   12.395786 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.165889    0.001703   12.397489 v io_west_out[28] (out)
                                             12.397489   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.397489   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.147461   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006738    0.023046   11.199628   12.080039 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.023046    0.000131   12.080170 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.165198    0.321692   12.401862 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.165211    0.001591   12.403453 v io_east_out[12] (out)
                                             12.403453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.403453   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.153442   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006071    0.022561   11.221576   12.078399 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022561    0.000150   12.078549 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166478    0.322506   12.401055 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.166492    0.001617   12.402673 v io_north_out[15] (out)
                                             12.402673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.402673   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.152710   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.006850    0.023127   11.201394   12.081804 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.023127    0.000131   12.081936 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.165515    0.321960   12.403896 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.165529    0.001616   12.405513 v io_east_out[14] (out)
                                             12.405513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.405513   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.155396   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.013437    0.027372   11.200142   12.080552 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027372    0.000149   12.080701 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.165919    0.324025   12.404726 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165933    0.001642   12.406368 v io_east_out[3] (out)
                                             12.406368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.406368   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.156372   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006135    0.022608   11.221646   12.081736 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022608    0.000155   12.081890 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.166934    0.322874   12.404765 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.166948    0.001641   12.406406 v io_north_out[31] (out)
                                             12.406406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.406406   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.156372   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005755    0.022310   11.227721   12.084544 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.022310    0.000155   12.084699 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166634    0.322514   12.407212 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.166649    0.001635   12.408848 v io_north_out[14] (out)
                                             12.408848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.408848   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.158813   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005652    0.022182   11.227560   12.087649 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.022182    0.000150   12.087799 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.167091    0.322824   12.410624 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.167106    0.001642   12.412266 v io_north_out[30] (out)
                                             12.412266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.412266   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.162231   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     1    0.008143    0.029882   11.241209   12.096919 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029882    0.000182   12.097101 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167019    0.326065   12.423166 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.167032    0.001613   12.424779 v io_south_out[2] (out)
                                             12.424779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.424779   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.174805   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.007439    0.023545   11.244792   12.104882 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023545    0.000131   12.105013 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.165327    0.321993   12.427006 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.165341    0.001603   12.428609 v io_east_out[25] (out)
                                             12.428609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.428609   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.178589   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.007538    0.023616   11.244903   12.125313 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023616    0.000131   12.125444 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.165523    0.322170   12.447614 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.165537    0.001616   12.449230 v io_east_out[9] (out)
                                             12.449230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.449230   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.199097   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.008050    0.029800   11.241056   12.121467 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029800    0.000178   12.121644 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167019    0.326027   12.447672 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.167033    0.001613   12.449285 v io_south_out[18] (out)
                                             12.449285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.449285   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.199341   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006313    0.022737   11.298835   12.155658 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022737    0.000152   12.155810 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166481    0.322582   12.478392 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.166495    0.001617   12.480009 v io_north_out[12] (out)
                                             12.480009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.480009   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.229980   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005596    0.022098   11.297682   12.154506 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.022098    0.000147   12.154652 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166631    0.322423   12.477075 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.166645    0.001635   12.478710 v io_north_out[9] (out)
                                             12.478710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.478710   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.228638   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005652    0.022165   11.297769   12.157858 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.022165    0.000150   12.158009 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166472    0.322338   12.480346 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.166486    0.001617   12.481963 v io_north_out[25] (out)
                                             12.481963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.481963   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.231812   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006211    0.022663   11.298723   12.158813 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022663    0.000148   12.158961 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166480    0.322550   12.481511 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.166493    0.001617   12.483129 v io_north_out[28] (out)
                                             12.483129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.483129   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.233032   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.005071    0.021476   11.346891   12.203714 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021476    0.000150   12.203865 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166461    0.322043   12.525908 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.166475    0.001617   12.527525 v io_north_out[1] (out)
                                             12.527525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.527525   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.277588   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005135    0.021552   11.346992   12.207082 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021552    0.000155   12.207236 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166622    0.322190   12.529427 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.166637    0.001635   12.531062 v io_north_out[17] (out)
                                             12.531062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.531062   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.281006   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     1    0.006417    0.022810   11.360421   12.217244 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022810    0.000147   12.217391 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166642    0.322728   12.540118 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.166656    0.001635   12.541754 v io_north_out[2] (out)
                                             12.541754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.541754   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.291626   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.006452    0.022835   11.360459   12.220550 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022835    0.000150   12.220699 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.166483    0.322624   12.543324 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.166496    0.001617   12.544941 v io_north_out[18] (out)
                                             12.544941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.544941   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.294800   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.005739    0.029544   11.378834   12.238923 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.029544    0.000131   12.239054 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.165271    0.324512   12.563565 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.165284    0.001591   12.565156 v io_east_out[22] (out)
                                             12.565156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.565156   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.315063   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.005903    0.029842   11.379247   12.259657 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029842    0.000148   12.259805 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.165606    0.324898   12.584703 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.165620    0.001616   12.586320 v io_east_out[6] (out)
                                             12.586320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.586320   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.336182   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.014439    0.028194   11.478615   12.338705 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028194    0.000131   12.338835 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.165265    0.323883   12.662719 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.165278    0.001591   12.664310 v io_east_out[17] (out)
                                             12.664310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.664310   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.414185   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.007976    0.022930   11.496308   12.356398 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022930    0.000141   12.356540 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.165909    0.322175   12.678715 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165923    0.001642   12.680357 v io_east_out[18] (out)
                                             12.680357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.680357   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.430298   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.014637    0.028332   11.478832   12.359242 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028332    0.000149   12.359392 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.165571    0.324172   12.683564 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.165584    0.001616   12.685181 v io_east_out[1] (out)
                                             12.685181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.685181   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.435059   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.007841    0.022874   11.496156   12.376566 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022874    0.000131   12.376698 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165860    0.322101   12.698798 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.165875    0.001655   12.700453 v io_east_out[2] (out)
                                             12.700453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.700453   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.450317   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.706753 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.706753 v cell0/CBeast_in[7] (fpgacell)
     1    0.008001    0.023947    9.438900   21.145653 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023947    0.000179   21.145832 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166674    0.323260   21.469091 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.166687    0.001595   21.470688 v io_south_out[0] (out)
                                             21.470688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.470688   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.220581   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.686433 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.686433 v cell2/CBeast_in[7] (fpgacell)
     1    0.006473    0.022857    9.486650   21.173084 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022857    0.000293   21.173376 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.166222    0.322332   21.495708 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.166238    0.001714   21.497423 v io_west_out[16] (out)
                                             21.497423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.497423   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.247437   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.706753 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.706753 v cell0/CBeast_in[7] (fpgacell)
     1    0.006716    0.023033    9.486921   21.193674 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.023033    0.000293   21.193968 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.166015    0.322245   21.516214 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.166030    0.001704   21.517918 v io_west_out[0] (out)
                                             21.517918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.517918   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.267944   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.686433 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.686433 v cell2/CBeast_in[7] (fpgacell)
     1    0.005362    0.021826    9.822091   21.508524 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021826    0.000155   21.508678 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166627    0.322308   21.830986 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.166641    0.001634   21.832621 v io_north_out[0] (out)
                                             21.832621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.832621   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.582642   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.686433 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.686433 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   21.412453 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.412453 v cell3/SBwest_in[0] (fpgacell)
     1    0.014078    0.027890    2.137911   23.550364 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027890    0.000140   23.550505 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.165569    0.323979   23.874483 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.165583    0.001616   23.876101 v io_east_out[16] (out)
                                             23.876101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.876101   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.625977   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129226   12.009636 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   12.009636 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.745480 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.745480 v cell1/SBwest_in[0] (fpgacell)
     1    0.007877    0.023859    1.818052   23.563530 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023859    0.000174   23.563705 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.166672    0.323222   23.886927 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.166685    0.001595   23.888521 v io_south_out[16] (out)
                                             23.888521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.888521   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.638550   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.686433 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.686433 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726020   21.412453 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.412453 v cell3/SBwest_in[0] (fpgacell)
     1    0.005252    0.021692    2.250962   23.663416 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021692    0.000149   23.663565 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166625    0.322249   23.985813 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.166639    0.001634   23.987448 v io_north_out[16] (out)
                                             23.987448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.987448   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.737427   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129226   12.009636 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   12.009636 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.745480 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.745480 v cell1/SBwest_in[0] (fpgacell)
     1    0.013938    0.027789    2.137757   23.883236 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027789    0.000131   23.883368 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.165191    0.323658   24.207026 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.165204    0.001588   24.208612 v io_east_out[0] (out)
                                             24.208612   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -24.208612   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.958618   slack (MET)



