$date
	Sat Dec  9 02:28:06 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % flush [31:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' outfile [31:0] $end
$var integer 32 ( stall [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var wire 32 ) instruction [31:0] $end
$var wire 32 * inst_addr [31:0] $end
$var wire 32 + extended [31:0] $end
$var wire 32 , Mux1_o [31:0] $end
$var wire 32 - IFID_NxtAddr [31:0] $end
$var wire 32 . Dread1 [31:0] $end
$var wire 32 / Add_pc_o [31:0] $end
$scope module ADDER $end
$var wire 32 0 data_o [31:0] $end
$var wire 32 1 data2_in [31:0] $end
$var wire 32 2 data1_in [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 32 3 data2_i [31:0] $end
$var wire 32 4 data1_i [31:0] $end
$var wire 3 5 ALUCtrl_i [2:0] $end
$var reg 32 6 data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 6 7 funct_i [5:0] $end
$var wire 2 8 ALUOp_i [1:0] $end
$var reg 3 9 ALUCtrl_o [2:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 : data2_in [31:0] $end
$var wire 32 ; data_o [31:0] $end
$var wire 32 < data1_in [31:0] $end
$upscope $end
$scope module Control $end
$var wire 6 = Op_i [5:0] $end
$var reg 2 > ALUOp_o [1:0] $end
$var reg 1 ? ALUSrc_o $end
$var reg 1 @ Branch_o $end
$var reg 1 A Jump_o $end
$var reg 1 B MemRd_o $end
$var reg 1 C MemWr_o $end
$var reg 1 D MemtoReg_o $end
$var reg 1 E RegDst_o $end
$var reg 1 F RegWr_o $end
$upscope $end
$scope module Data_Memory $end
$var wire 32 G RdData_o [31:0] $end
$var wire 8 H m0 [7:0] $end
$var wire 8 I m1 [7:0] $end
$var wire 8 J m10 [7:0] $end
$var wire 8 K m11 [7:0] $end
$var wire 8 L m2 [7:0] $end
$var wire 8 M m3 [7:0] $end
$var wire 8 N m4 [7:0] $end
$var wire 8 O m5 [7:0] $end
$var wire 8 P m6 [7:0] $end
$var wire 8 Q m7 [7:0] $end
$var wire 8 R m8 [7:0] $end
$var wire 8 S m9 [7:0] $end
$var wire 32 T addr_i [31:0] $end
$var wire 5 U addr [4:0] $end
$var wire 32 V WrData_i [31:0] $end
$var wire 1 W MemWr_i $end
$var wire 1 X MemRd_i $end
$var reg 32 Y tmp [31:0] $end
$upscope $end
$scope module EXMEM_Reg $end
$var wire 32 Z ALUresult_i [31:0] $end
$var wire 32 [ ALUresult_o [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 X memRead_o $end
$var wire 32 \ memWriteData_o [31:0] $end
$var wire 1 W memWrite_o $end
$var wire 1 ] memtoReg_o $end
$var wire 5 ^ regDstAddr_o [4:0] $end
$var wire 1 _ writeBack_o $end
$var wire 1 ` writeBack_i $end
$var wire 5 a regDstAddr_i [4:0] $end
$var wire 1 b memtoReg_i $end
$var wire 1 c memWrite_i $end
$var wire 32 d memWriteData_i [31:0] $end
$var wire 1 e memRead_i $end
$var reg 32 f ALUresult [31:0] $end
$var reg 1 X memRead $end
$var reg 1 W memWrite $end
$var reg 32 g memWriteData [31:0] $end
$var reg 1 h memtoReg $end
$var reg 5 i regDstAddr [4:0] $end
$var reg 1 j writeBack $end
$upscope $end
$scope module Eq $end
$var wire 32 k rd2_i [31:0] $end
$var wire 32 l rd1_i [31:0] $end
$var wire 1 m eq_o $end
$upscope $end
$scope module FW $end
$var wire 1 _ ExMem_Wb_i $end
$var wire 5 n ExMem_rd_i [4:0] $end
$var wire 2 o ForwardA_o [1:0] $end
$var wire 2 p ForwardB_o [1:0] $end
$var wire 5 q MemWb_rd_i [4:0] $end
$var wire 1 r MemWb_Wb_i $end
$var wire 5 s IdEx_rt_i [4:0] $end
$var wire 5 t IdEx_rs_i [4:0] $end
$var reg 2 u ForwardA [1:0] $end
$var reg 2 v ForwardB [1:0] $end
$upscope $end
$scope module HD $end
$var wire 1 w mux_control_o $end
$var wire 1 x pc_stall_o $end
$var wire 1 y stallHold_o $end
$var wire 32 z if_id_reg_i [31:0] $end
$var wire 5 { id_ex_regrt_i [4:0] $end
$var wire 1 e id_ex_memrd_i $end
$var reg 1 w mux_control $end
$var reg 1 | pc_stall $end
$var reg 1 } stallHold $end
$upscope $end
$scope module IDEX_Reg $end
$var wire 2 ~ ALUOp_o [1:0] $end
$var wire 1 !" ALUSrc_o $end
$var wire 1 ! clk_i $end
$var wire 5 "" instr15_11_i [4:0] $end
$var wire 5 #" instr15_11_o [4:0] $end
$var wire 5 $" instr20_16_i [4:0] $end
$var wire 5 %" instr20_16_o [4:0] $end
$var wire 5 &" instr25_21_i [4:0] $end
$var wire 5 '" instr25_21_o [4:0] $end
$var wire 1 e memRead_o $end
$var wire 1 c memWrite_o $end
$var wire 1 b memtoReg_o $end
$var wire 32 (" nextInstrAddr_o [31:0] $end
$var wire 32 )" reg1Data_o [31:0] $end
$var wire 32 *" reg2Data_o [31:0] $end
$var wire 1 +" regDst_o $end
$var wire 32 ," signExtendResult_o [31:0] $end
$var wire 1 ` writeBack_o $end
$var wire 1 -" writeBack_i $end
$var wire 32 ." signExtendResult_i [31:0] $end
$var wire 1 /" regDst_i $end
$var wire 32 0" reg2Data_i [31:0] $end
$var wire 32 1" reg1Data_i [31:0] $end
$var wire 32 2" nextInstrAddr_i [31:0] $end
$var wire 1 3" memtoReg_i $end
$var wire 1 4" memWrite_i $end
$var wire 1 5" memRead_i $end
$var wire 1 6" ALUSrc_i $end
$var wire 2 7" ALUOp_i [1:0] $end
$var reg 2 8" ALUOp [1:0] $end
$var reg 1 !" ALUSrc $end
$var reg 5 9" instr15_11 [4:0] $end
$var reg 5 :" instr20_16 [4:0] $end
$var reg 5 ;" instr25_21 [4:0] $end
$var reg 1 <" memRead $end
$var reg 1 =" memWrite $end
$var reg 1 >" memtoReg $end
$var reg 32 ?" nextInstrAddr [31:0] $end
$var reg 32 @" reg1Data [31:0] $end
$var reg 32 A" reg2Data [31:0] $end
$var reg 1 +" regDst $end
$var reg 32 B" signExtendResult [31:0] $end
$var reg 1 C" writeBack $end
$upscope $end
$scope module IFID_Reg $end
$var wire 1 ! clk_i $end
$var wire 1 D" flush_i $end
$var wire 32 E" instr_o [31:0] $end
$var wire 32 F" nextInstrAddr_i [31:0] $end
$var wire 32 G" nextInstrAddr_o [31:0] $end
$var wire 1 y stallHold_i $end
$var wire 32 H" instr_i [31:0] $end
$var reg 32 I" instr [31:0] $end
$var reg 32 J" nextInstrAddr [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 K" instr_o [31:0] $end
$var wire 32 L" addr_i [31:0] $end
$upscope $end
$scope module MEMWB_Reg $end
$var wire 32 M" ALUresult_i [31:0] $end
$var wire 32 N" ALUresult_o [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 O" memReadData_i [31:0] $end
$var wire 32 P" memReadData_o [31:0] $end
$var wire 1 ] memtoReg_i $end
$var wire 1 Q" memtoReg_o $end
$var wire 5 R" regDstAddr_i [4:0] $end
$var wire 5 S" regDstAddr_o [4:0] $end
$var wire 1 _ writeBack_i $end
$var wire 1 r writeBack_o $end
$var reg 32 T" ALUresult [31:0] $end
$var reg 32 U" memReadData [31:0] $end
$var reg 1 Q" memtoReg $end
$var reg 5 V" regDstAddr [4:0] $end
$var reg 1 W" writeBack $end
$upscope $end
$scope module MUX1 $end
$var wire 32 X" data1_i [31:0] $end
$var wire 32 Y" data2_i [31:0] $end
$var wire 1 Z" select_i $end
$var wire 32 [" data_o [31:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 32 \" data1_i [31:0] $end
$var wire 32 ]" data2_i [31:0] $end
$var wire 1 A select_i $end
$var wire 32 ^" data_o [31:0] $end
$upscope $end
$scope module MUX3 $end
$var wire 5 _" data1_i [4:0] $end
$var wire 5 `" data2_i [4:0] $end
$var wire 1 +" select_i $end
$var wire 5 a" data_o [4:0] $end
$upscope $end
$scope module MUX4 $end
$var wire 32 b" data2_i [31:0] $end
$var wire 1 !" select_i $end
$var wire 32 c" data_o [31:0] $end
$var wire 32 d" data1_i [31:0] $end
$upscope $end
$scope module MUX5 $end
$var wire 32 e" data1_i [31:0] $end
$var wire 32 f" data2_i [31:0] $end
$var wire 1 Q" select_i $end
$var wire 32 g" data_o [31:0] $end
$upscope $end
$scope module MUX6 $end
$var wire 32 h" data1_i [31:0] $end
$var wire 32 i" data2_i [31:0] $end
$var wire 32 j" data3_i [31:0] $end
$var wire 32 k" data_o [31:0] $end
$var wire 2 l" select_i [1:0] $end
$var reg 32 m" tmp [31:0] $end
$upscope $end
$scope module MUX7 $end
$var wire 32 n" data1_i [31:0] $end
$var wire 32 o" data2_i [31:0] $end
$var wire 32 p" data3_i [31:0] $end
$var wire 2 q" select_i [1:0] $end
$var wire 32 r" data_o [31:0] $end
$var reg 32 s" tmp [31:0] $end
$upscope $end
$scope module MUX8 $end
$var wire 2 t" ALUOp_i [1:0] $end
$var wire 1 ? ALUSrc_i $end
$var wire 1 B MemRd_i $end
$var wire 1 C MemWr_i $end
$var wire 1 D MemtoReg_i $end
$var wire 1 E RegDst_i $end
$var wire 1 F RegWr_i $end
$var wire 1 w select_i $end
$var wire 1 -" RegWr_o $end
$var wire 1 /" RegDst_o $end
$var wire 1 3" MemtoReg_o $end
$var wire 1 4" MemWr_o $end
$var wire 1 5" MemRd_o $end
$var wire 1 6" ALUSrc_o $end
$var wire 2 u" ALUOp_o [1:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk_i $end
$var wire 32 v" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 # start_i $end
$var reg 32 w" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 x" RDaddr_i [4:0] $end
$var wire 32 y" RDdata_i [31:0] $end
$var wire 5 z" RSaddr_i [4:0] $end
$var wire 32 {" RSdata_o [31:0] $end
$var wire 5 |" RTaddr_i [4:0] $end
$var wire 32 }" RTdata_o [31:0] $end
$var wire 1 r RegWrite_i $end
$var wire 1 ! clk_i $end
$var reg 32 ~" RSdata [31:0] $end
$var reg 32 !# RTdata [31:0] $end
$upscope $end
$scope module Shift_left2628 $end
$var wire 26 "# in_i [25:0] $end
$var wire 28 ## out_o [27:0] $end
$upscope $end
$scope module Shift_left3232 $end
$var wire 32 $# out_o [31:0] $end
$var wire 32 %# in_i [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 16 &# data_i [15:0] $end
$var wire 32 '# data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#12
$dumpvars
bx '#
bx &#
bx %#
bx00 $#
bx00 ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
b0 y"
b0 x"
b0 w"
b100 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
bx p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
bx j"
b0 i"
b0 h"
b0 g"
bx f"
b0 e"
b0 d"
bx0000000000000000 c"
bx0000000000000000 b"
b0 a"
b0 `"
b0 _"
b100 ^"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 ]"
b100 \"
b100 ["
0Z"
bx Y"
b100 X"
0W"
b0 V"
bx U"
b0 T"
b0 S"
b0 R"
0Q"
bx P"
bx O"
b0 N"
bx M"
b0 L"
b100000000010010000000000001010 K"
bx J"
bx I"
b100000000010010000000000001010 H"
bx G"
b100 F"
bx E"
0D"
xC"
bx0000000000000000 B"
b0 A"
b0 @"
b0 ?"
x>"
x="
x<"
b0 ;"
b0 :"
b0 9"
bx 8"
b0 7"
06"
05"
04"
03"
bx 2"
bx 1"
bx 0"
1/"
bx ."
1-"
bx0000000000000000 ,"
x+"
b0 *"
b0 )"
b0 ("
b0 '"
bx &"
b0 %"
bx $"
b0 #"
bx ""
x!"
bx ~
0}
0|
b0 {
bx z
0y
0x
0w
b0 v
b0 u
b0 t
b0 s
0r
b0 q
b0 p
b0 o
b0 n
xm
bx l
bx k
0j
b0 i
0h
bx g
bx f
xe
b0 d
xc
xb
b0 a
x`
0_
b0 ^
0]
bx \
bx [
bx Z
bx Y
0X
0W
bx V
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b101 H
bx G
1F
1E
0D
0C
0B
0A
0@
0?
b0 >
bx =
b0 <
b100 ;
b100 :
bx 9
bx 8
b0 7
bx 6
bx 5
b0 4
bx0000000000000000 3
bx00 2
bx 1
bx 0
b100 /
bx .
bx -
b100 ,
bx +
b0 *
bx )
b0 (
b11 '
b100000 &
b0 %
b0 $
1#
1"
1!
$end
#25
0!
#50
b101100 0
b101100 Y"
b1 7"
b1 u"
16"
0/"
1m
b1001000000000000101000 ]"
b1001000000000000101000 ##
b101000 2
b101000 $#
b1 >
b1 t"
1?
0E
b0 k
b0 0"
b0 }"
b0 !#
b0 .
b0 l
b0 1"
b0 {"
b0 ~"
b1000 ^"
b1000 v"
bx g"
bx i"
bx o"
bx y"
bx 7
bx d
bx d"
bx r"
bx s"
bx 4
bx k"
bx m"
bx a
bx a"
bx 3
bx c"
b0 ""
b1001 $"
b0 &"
b10010000000000001010 "#
b1010 +
b1010 ."
b1010 %#
b1010 '#
b1010 &#
b1000 =
b1001 |"
b0 z"
b10101100000010010000000000000100 H"
b10101100000010010000000000000100 K"
b1000 ,
b1000 ["
b1000 \"
bx N"
bx T"
bx e"
b0 V
b0 \
b0 g
xW
xX
x]
xh
x_
xj
bx #"
bx 9"
bx `"
bx s
bx {
bx %"
bx :"
bx _"
bx t
bx '"
bx ;"
bx ,"
bx B"
bx b"
bx *"
bx n"
bx A"
bx )"
bx h"
bx @"
bx ("
bx ?"
1+"
b0 8
b0 ~
b0 8"
0!"
0c
0="
0e
0<"
0b
0>"
1`
1C"
b100000000010010000000000001010 )
b100000000010010000000000001010 z
b100000000010010000000000001010 E"
b100000000010010000000000001010 I"
b100 -
b100 1
b100 2"
b100 G"
b100 J"
b1000 /
b1000 ;
b1000 F"
b1000 X"
b100 *
b100 <
b100 L"
b100 w"
b1 $
1!
#75
0!
#100
14"
0-"
b1001000000000000010000 ]"
b1001000000000000010000 ##
b10000 2
b10000 $#
1C
0F
b1010 6
b1010 Z
b1100 ^"
b1100 v"
b10010000000000000100 "#
b100 +
b100 ."
b100 %#
b100 '#
b100 &#
b101011 =
b1010 7
b0 d
b0 d"
b0 r"
b0 s"
b0 4
b0 k"
b0 m"
b1001 a
b1001 a"
b0 5
b0 9
b1010 3
b1010 c"
b10001100000010100000000000000100 H"
b10001100000010100000000000000100 K"
b1100 ,
b1100 ["
b1100 \"
b10101100000010010000000000000100 )
b10101100000010010000000000000100 z
b10101100000010010000000000000100 E"
b10101100000010010000000000000100 I"
b11000 0
b11000 Y"
b1000 -
b1000 1
b1000 2"
b1000 G"
b1000 J"
b0 #"
b0 9"
b0 `"
b1001 s
b1001 {
b1001 %"
b1001 :"
b1001 _"
b0 t
b0 '"
b0 ;"
b1010 ,"
b1010 B"
b1010 b"
b0 *"
b0 n"
b0 A"
b0 )"
b0 h"
b0 @"
b100 ("
b100 ?"
0+"
b1 8
b1 ~
b1 8"
1!"
bx ^
bx n
bx R"
bx i
bx V
bx \
bx g
0W
0X
0]
0h
1_
1j
xQ"
xr
xW"
b1100 /
b1100 ;
b1100 F"
b1100 X"
b1000 *
b1000 <
b1000 L"
b1000 w"
b10 $
1!
#125
0!
#150
15"
04"
1-"
13"
b1010 d
b1010 d"
b1010 r"
b1010 s"
b100 6
b100 Z
b1010000000000000010000 ]"
b1010000000000000010000 ##
1B
0C
1F
1D
b10000 ^"
b10000 v"
b10 p
b10 q"
b10 v
b1010 U
b100 7
b100 3
b100 c"
b1010 $"
b10100000000000000100 "#
b100011 =
b1010 |"
b0 H"
b0 K"
b10000 ,
b10000 ["
b10000 \"
bx q
bx S"
bx x"
bx V"
0Q"
1r
1W"
b1001 ^
b1001 n
b1001 R"
b1001 i
b0 V
b0 \
b0 g
b1010 T
b1010 [
b1010 f
b1010 M"
b1010 j"
b1010 p"
b100 ,"
b100 B"
b100 b"
b1000 ("
b1000 ?"
1c
1="
0`
0C"
b10001100000010100000000000000100 )
b10001100000010100000000000000100 z
b10001100000010100000000000000100 E"
b10001100000010100000000000000100 I"
b11100 0
b11100 Y"
b1100 -
b1100 1
b1100 2"
b1100 G"
b1100 J"
b10000 /
b10000 ;
b10000 F"
b10000 X"
b1100 *
b1100 <
b1100 L"
b1100 w"
b11 $
1!
#175
0!
#200
b0 7"
b0 u"
05"
03"
06"
1/"
b0 ]"
b0 ##
b0 2
b0 $#
b0 >
b0 t"
0B
0D
0?
1E
b1010 N
b10100 ^"
b10100 v"
b0 $"
b0 "#
b0 +
b0 ."
b0 %#
b0 '#
b0 &#
b0 =
b0 |"
b1010 a
b1010 a"
b100 U
b0 d
b0 d"
b0 r"
b0 s"
b0 p
b0 q"
b0 v
b1010 g"
b1010 i"
b1010 o"
b1010 y"
b10100 ,
b10100 ["
b10100 \"
b0 )
b0 z
b0 E"
b0 I"
b10000 0
b10000 Y"
b10000 -
b10000 1
b10000 2"
b10000 G"
b10000 J"
b1010 s
b1010 {
b1010 %"
b1010 :"
b1010 _"
b1100 ("
b1100 ?"
0c
0="
1e
1<"
1b
1>"
1`
1C"
b1010 V
b1010 \
b1010 g
b100 T
b100 [
b100 f
b100 M"
b100 j"
b100 p"
1W
0_
0j
b1001 q
b1001 S"
b1001 x"
b1001 V"
b1010 N"
b1010 T"
b1010 e"
b10100 /
b10100 ;
b10100 F"
b10100 X"
b10000 *
b10000 <
b10000 L"
b10000 w"
b100 $
1!
#225
0!
#250
b0 6
b0 Z
b11000 ^"
b11000 v"
b100 g"
b100 i"
b100 o"
b100 y"
b0 7
b0 a
b0 a"
b0 3
b0 c"
b11000 ,
b11000 ["
b11000 \"
b100 N"
b100 T"
b100 e"
0r
0W"
b1010 ^
b1010 n
b1010 R"
b1010 i
b0 V
b0 \
b0 g
0W
1X
1]
1h
1_
1j
b0 s
b0 {
b0 %"
b0 :"
b0 _"
b0 ,"
b0 B"
b0 b"
b10000 ("
b10000 ?"
1+"
b0 8
b0 ~
b0 8"
0!"
0e
0<"
0b
0>"
b10100 0
b10100 Y"
b10100 -
b10100 1
b10100 2"
b10100 G"
b10100 J"
b11000 /
b11000 ;
b11000 F"
b11000 X"
b10100 *
b10100 <
b10100 L"
b10100 w"
b101 $
1!
#275
0!
#300
b11100 ^"
b11100 v"
b0 U
bx g"
bx i"
bx o"
bx y"
b11100 ,
b11100 ["
b11100 \"
b11000 0
b11000 Y"
b11000 -
b11000 1
b11000 2"
b11000 G"
b11000 J"
b10100 ("
b10100 ?"
b0 ^
b0 n
b0 R"
b0 i
b0 T
b0 [
b0 f
b0 M"
b0 j"
b0 p"
0X
0]
0h
b1010 q
b1010 S"
b1010 x"
b1010 V"
1Q"
1r
1W"
b11100 /
b11100 ;
b11100 F"
b11100 X"
b11000 *
b11000 <
b11000 L"
b11000 w"
b110 $
1!
#325
0!
#350
b100000 ^"
b100000 v"
b0 g"
b0 i"
b0 o"
b0 y"
b100000 ,
b100000 ["
b100000 \"
b0 q
b0 S"
b0 x"
b0 V"
b0 N"
b0 T"
b0 e"
0Q"
b11000 ("
b11000 ?"
b11100 0
b11100 Y"
b11100 -
b11100 1
b11100 2"
b11100 G"
b11100 J"
b100000 /
b100000 ;
b100000 F"
b100000 X"
b11100 *
b11100 <
b11100 L"
b11100 w"
b111 $
1!
#375
0!
#400
b100100 ^"
b100100 v"
b100100 ,
b100100 ["
b100100 \"
b100000 0
b100000 Y"
b100000 -
b100000 1
b100000 2"
b100000 G"
b100000 J"
b11100 ("
b11100 ?"
b100100 /
b100100 ;
b100100 F"
b100100 X"
b100000 *
b100000 <
b100000 L"
b100000 w"
b1000 $
1!
#425
0!
#450
b101000 ^"
b101000 v"
b101000 ,
b101000 ["
b101000 \"
b100000 ("
b100000 ?"
b100100 0
b100100 Y"
b100100 -
b100100 1
b100100 2"
b100100 G"
b100100 J"
b101000 /
b101000 ;
b101000 F"
b101000 X"
b100100 *
b100100 <
b100100 L"
b100100 w"
b1001 $
1!
#475
0!
#500
b101100 ^"
b101100 v"
b101100 ,
b101100 ["
b101100 \"
b101000 0
b101000 Y"
b101000 -
b101000 1
b101000 2"
b101000 G"
b101000 J"
b100100 ("
b100100 ?"
b101100 /
b101100 ;
b101100 F"
b101100 X"
b101000 *
b101000 <
b101000 L"
b101000 w"
b1010 $
1!
#525
0!
#550
b110000 ^"
b110000 v"
b110000 ,
b110000 ["
b110000 \"
b101000 ("
b101000 ?"
b101100 0
b101100 Y"
b101100 -
b101100 1
b101100 2"
b101100 G"
b101100 J"
b110000 /
b110000 ;
b110000 F"
b110000 X"
b101100 *
b101100 <
b101100 L"
b101100 w"
b1011 $
1!
#575
0!
#600
b110100 ^"
b110100 v"
b110100 ,
b110100 ["
b110100 \"
b110000 0
b110000 Y"
b110000 -
b110000 1
b110000 2"
b110000 G"
b110000 J"
b101100 ("
b101100 ?"
b110100 /
b110100 ;
b110100 F"
b110100 X"
b110000 *
b110000 <
b110000 L"
b110000 w"
b1100 $
1!
#625
0!
#650
b111000 ^"
b111000 v"
b111000 ,
b111000 ["
b111000 \"
b110000 ("
b110000 ?"
b110100 0
b110100 Y"
b110100 -
b110100 1
b110100 2"
b110100 G"
b110100 J"
b111000 /
b111000 ;
b111000 F"
b111000 X"
b110100 *
b110100 <
b110100 L"
b110100 w"
b1101 $
1!
#675
0!
#700
b111100 ^"
b111100 v"
b111100 ,
b111100 ["
b111100 \"
b111000 0
b111000 Y"
b111000 -
b111000 1
b111000 2"
b111000 G"
b111000 J"
b110100 ("
b110100 ?"
b111100 /
b111100 ;
b111100 F"
b111100 X"
b111000 *
b111000 <
b111000 L"
b111000 w"
b1110 $
1!
#725
0!
#750
b1000000 ^"
b1000000 v"
b1000000 ,
b1000000 ["
b1000000 \"
b111000 ("
b111000 ?"
b111100 0
b111100 Y"
b111100 -
b111100 1
b111100 2"
b111100 G"
b111100 J"
b1000000 /
b1000000 ;
b1000000 F"
b1000000 X"
b111100 *
b111100 <
b111100 L"
b111100 w"
b1111 $
1!
#775
0!
#800
b1000100 ^"
b1000100 v"
b1000100 ,
b1000100 ["
b1000100 \"
b1000000 0
b1000000 Y"
b1000000 -
b1000000 1
b1000000 2"
b1000000 G"
b1000000 J"
b111100 ("
b111100 ?"
b1000100 /
b1000100 ;
b1000100 F"
b1000100 X"
b1000000 *
b1000000 <
b1000000 L"
b1000000 w"
b10000 $
1!
#825
0!
#850
b1001000 ^"
b1001000 v"
b1001000 ,
b1001000 ["
b1001000 \"
b1000000 ("
b1000000 ?"
b1000100 0
b1000100 Y"
b1000100 -
b1000100 1
b1000100 2"
b1000100 G"
b1000100 J"
b1001000 /
b1001000 ;
b1001000 F"
b1001000 X"
b1000100 *
b1000100 <
b1000100 L"
b1000100 w"
b10001 $
1!
#875
0!
#900
b1001100 ^"
b1001100 v"
b1001100 ,
b1001100 ["
b1001100 \"
b1001000 0
b1001000 Y"
b1001000 -
b1001000 1
b1001000 2"
b1001000 G"
b1001000 J"
b1000100 ("
b1000100 ?"
b1001100 /
b1001100 ;
b1001100 F"
b1001100 X"
b1001000 *
b1001000 <
b1001000 L"
b1001000 w"
b10010 $
1!
#925
0!
#950
b1010000 ^"
b1010000 v"
b1010000 ,
b1010000 ["
b1010000 \"
b1001000 ("
b1001000 ?"
b1001100 0
b1001100 Y"
b1001100 -
b1001100 1
b1001100 2"
b1001100 G"
b1001100 J"
b1010000 /
b1010000 ;
b1010000 F"
b1010000 X"
b1001100 *
b1001100 <
b1001100 L"
b1001100 w"
b10011 $
1!
#975
0!
#1000
b1010100 ^"
b1010100 v"
b1010100 ,
b1010100 ["
b1010100 \"
b1010000 0
b1010000 Y"
b1010000 -
b1010000 1
b1010000 2"
b1010000 G"
b1010000 J"
b1001100 ("
b1001100 ?"
b1010100 /
b1010100 ;
b1010100 F"
b1010100 X"
b1010000 *
b1010000 <
b1010000 L"
b1010000 w"
b10100 $
1!
#1025
0!
#1050
b1011000 ^"
b1011000 v"
b1011000 ,
b1011000 ["
b1011000 \"
b1010000 ("
b1010000 ?"
b1010100 0
b1010100 Y"
b1010100 -
b1010100 1
b1010100 2"
b1010100 G"
b1010100 J"
b1011000 /
b1011000 ;
b1011000 F"
b1011000 X"
b1010100 *
b1010100 <
b1010100 L"
b1010100 w"
b10101 $
1!
#1075
0!
#1100
b1011100 ^"
b1011100 v"
b1011100 ,
b1011100 ["
b1011100 \"
b1011000 0
b1011000 Y"
b1011000 -
b1011000 1
b1011000 2"
b1011000 G"
b1011000 J"
b1010100 ("
b1010100 ?"
b1011100 /
b1011100 ;
b1011100 F"
b1011100 X"
b1011000 *
b1011000 <
b1011000 L"
b1011000 w"
b10110 $
1!
#1125
0!
#1150
b1100000 ^"
b1100000 v"
b1100000 ,
b1100000 ["
b1100000 \"
b1011000 ("
b1011000 ?"
b1011100 0
b1011100 Y"
b1011100 -
b1011100 1
b1011100 2"
b1011100 G"
b1011100 J"
b1100000 /
b1100000 ;
b1100000 F"
b1100000 X"
b1011100 *
b1011100 <
b1011100 L"
b1011100 w"
b10111 $
1!
#1175
0!
#1200
b1100100 ^"
b1100100 v"
b1100100 ,
b1100100 ["
b1100100 \"
b1100000 0
b1100000 Y"
b1100000 -
b1100000 1
b1100000 2"
b1100000 G"
b1100000 J"
b1011100 ("
b1011100 ?"
b1100100 /
b1100100 ;
b1100100 F"
b1100100 X"
b1100000 *
b1100000 <
b1100000 L"
b1100000 w"
b11000 $
1!
#1225
0!
#1250
b1101000 ^"
b1101000 v"
b1101000 ,
b1101000 ["
b1101000 \"
b1100000 ("
b1100000 ?"
b1100100 0
b1100100 Y"
b1100100 -
b1100100 1
b1100100 2"
b1100100 G"
b1100100 J"
b1101000 /
b1101000 ;
b1101000 F"
b1101000 X"
b1100100 *
b1100100 <
b1100100 L"
b1100100 w"
b11001 $
1!
#1275
0!
#1300
b1101100 ^"
b1101100 v"
b1101100 ,
b1101100 ["
b1101100 \"
b1101000 0
b1101000 Y"
b1101000 -
b1101000 1
b1101000 2"
b1101000 G"
b1101000 J"
b1100100 ("
b1100100 ?"
b1101100 /
b1101100 ;
b1101100 F"
b1101100 X"
b1101000 *
b1101000 <
b1101000 L"
b1101000 w"
b11010 $
1!
#1325
0!
#1350
b1110000 ^"
b1110000 v"
b1110000 ,
b1110000 ["
b1110000 \"
b1101000 ("
b1101000 ?"
b1101100 0
b1101100 Y"
b1101100 -
b1101100 1
b1101100 2"
b1101100 G"
b1101100 J"
b1110000 /
b1110000 ;
b1110000 F"
b1110000 X"
b1101100 *
b1101100 <
b1101100 L"
b1101100 w"
b11011 $
1!
#1375
0!
#1400
b1110100 ^"
b1110100 v"
b1110100 ,
b1110100 ["
b1110100 \"
b1110000 0
b1110000 Y"
b1110000 -
b1110000 1
b1110000 2"
b1110000 G"
b1110000 J"
b1101100 ("
b1101100 ?"
b1110100 /
b1110100 ;
b1110100 F"
b1110100 X"
b1110000 *
b1110000 <
b1110000 L"
b1110000 w"
b11100 $
1!
#1425
0!
#1450
b1111000 ^"
b1111000 v"
b1111000 ,
b1111000 ["
b1111000 \"
b1110000 ("
b1110000 ?"
b1110100 0
b1110100 Y"
b1110100 -
b1110100 1
b1110100 2"
b1110100 G"
b1110100 J"
b1111000 /
b1111000 ;
b1111000 F"
b1111000 X"
b1110100 *
b1110100 <
b1110100 L"
b1110100 w"
b11101 $
1!
#1475
0!
#1500
b1111100 ^"
b1111100 v"
b1111100 ,
b1111100 ["
b1111100 \"
b1111000 0
b1111000 Y"
b1111000 -
b1111000 1
b1111000 2"
b1111000 G"
b1111000 J"
b1110100 ("
b1110100 ?"
b1111100 /
b1111100 ;
b1111100 F"
b1111100 X"
b1111000 *
b1111000 <
b1111000 L"
b1111000 w"
b11110 $
1!
#1525
0!
#1550
