# ####################################################################

#  Created by Genus(TM) Synthesis Solution 21.15-s080_1 on Sun Nov 12 22:10:56 MST 2023

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design soc_top

create_clock -name "clk" -period 100.0 -waveform {0.0 7.5} [get_ports clk]
group_path -weight 1.000000 -name C2C -from [list \
  [get_cells soc/soc_cpu_cpuregs_reg_1]  \
  [get_cells soc/soc_cpu_cpuregs_reg_2]  \
  [get_cells soc/soc_memory_sram_1]  \
  [get_cells soc/soc_memory_sram_2]  \
  [get_cells {soc/gpio_reg[0]}]  \
  [get_cells {soc/gpio_reg[1]}]  \
  [get_cells {soc/gpio_reg[2]}]  \
  [get_cells {soc/gpio_reg[3]}]  \
  [get_cells {soc/gpio_reg[4]}]  \
  [get_cells {soc/gpio_reg[5]}]  \
  [get_cells {soc/gpio_reg[6]}]  \
  [get_cells {soc/gpio_reg[7]}]  \
  [get_cells {soc/gpio_reg[8]}]  \
  [get_cells {soc/gpio_reg[9]}]  \
  [get_cells {soc/gpio_reg[10]}]  \
  [get_cells {soc/gpio_reg[11]}]  \
  [get_cells {soc/gpio_reg[12]}]  \
  [get_cells {soc/gpio_reg[13]}]  \
  [get_cells {soc/gpio_reg[14]}]  \
  [get_cells {soc/gpio_reg[15]}]  \
  [get_cells {soc/gpio_reg[16]}]  \
  [get_cells {soc/gpio_reg[17]}]  \
  [get_cells {soc/gpio_reg[18]}]  \
  [get_cells {soc/gpio_reg[19]}]  \
  [get_cells {soc/gpio_reg[20]}]  \
  [get_cells {soc/gpio_reg[21]}]  \
  [get_cells {soc/gpio_reg[22]}]  \
  [get_cells {soc/gpio_reg[23]}]  \
  [get_cells {soc/gpio_reg[24]}]  \
  [get_cells {soc/gpio_reg[25]}]  \
  [get_cells {soc/gpio_reg[26]}]  \
  [get_cells {soc/gpio_reg[27]}]  \
  [get_cells {soc/gpio_reg[28]}]  \
  [get_cells {soc/gpio_reg[29]}]  \
  [get_cells {soc/gpio_reg[30]}]  \
  [get_cells {soc/gpio_reg[31]}]  \
  [get_cells {soc/iomem_rdata_reg[0]}]  \
  [get_cells {soc/iomem_rdata_reg[1]}]  \
  [get_cells {soc/iomem_rdata_reg[2]}]  \
  [get_cells {soc/iomem_rdata_reg[3]}]  \
  [get_cells {soc/iomem_rdata_reg[4]}]  \
  [get_cells {soc/iomem_rdata_reg[5]}]  \
  [get_cells {soc/iomem_rdata_reg[6]}]  \
  [get_cells {soc/iomem_rdata_reg[7]}]  \
  [get_cells {soc/iomem_rdata_reg[8]}]  \
  [get_cells {soc/iomem_rdata_reg[9]}]  \
  [get_cells {soc/iomem_rdata_reg[10]}]  \
  [get_cells {soc/iomem_rdata_reg[11]}]  \
  [get_cells {soc/iomem_rdata_reg[12]}]  \
  [get_cells {soc/iomem_rdata_reg[13]}]  \
  [get_cells {soc/iomem_rdata_reg[14]}]  \
  [get_cells {soc/iomem_rdata_reg[15]}]  \
  [get_cells {soc/iomem_rdata_reg[16]}]  \
  [get_cells {soc/iomem_rdata_reg[17]}]  \
  [get_cells {soc/iomem_rdata_reg[18]}]  \
  [get_cells {soc/iomem_rdata_reg[19]}]  \
  [get_cells {soc/iomem_rdata_reg[20]}]  \
  [get_cells {soc/iomem_rdata_reg[21]}]  \
  [get_cells {soc/iomem_rdata_reg[22]}]  \
  [get_cells {soc/iomem_rdata_reg[23]}]  \
  [get_cells {soc/iomem_rdata_reg[24]}]  \
  [get_cells {soc/iomem_rdata_reg[25]}]  \
  [get_cells {soc/iomem_rdata_reg[26]}]  \
  [get_cells {soc/iomem_rdata_reg[27]}]  \
  [get_cells {soc/iomem_rdata_reg[28]}]  \
  [get_cells {soc/iomem_rdata_reg[29]}]  \
  [get_cells {soc/iomem_rdata_reg[30]}]  \
  [get_cells {soc/iomem_rdata_reg[31]}]  \
  [get_cells soc/iomem_ready_reg]  \
  [get_cells soc/soc_cpu_clear_prefetched_high_word_q_reg]  \
  [get_cells soc/soc_cpu_compressed_instr_reg]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[63]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[63]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[1]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[2]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[5]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[6]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[4]}]  \
  [get_cells soc/soc_cpu_decoder_pseudo_trigger_reg]  \
  [get_cells soc/soc_cpu_decoder_trigger_reg]  \
  [get_cells soc/soc_cpu_do_waitirq_reg]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[32]}]  \
  [get_cells soc/soc_cpu_instr_add_reg]  \
  [get_cells soc/soc_cpu_instr_addi_reg]  \
  [get_cells soc/soc_cpu_instr_and_reg]  \
  [get_cells soc/soc_cpu_instr_andi_reg]  \
  [get_cells soc/soc_cpu_instr_auipc_reg]  \
  [get_cells soc/soc_cpu_instr_beq_reg]  \
  [get_cells soc/soc_cpu_instr_bge_reg]  \
  [get_cells soc/soc_cpu_instr_bgeu_reg]  \
  [get_cells soc/soc_cpu_instr_blt_reg]  \
  [get_cells soc/soc_cpu_instr_bltu_reg]  \
  [get_cells soc/soc_cpu_instr_bne_reg]  \
  [get_cells soc/soc_cpu_instr_ecall_ebreak_reg]  \
  [get_cells soc/soc_cpu_instr_jal_reg]  \
  [get_cells soc/soc_cpu_instr_jalr_reg]  \
  [get_cells soc/soc_cpu_instr_lb_reg]  \
  [get_cells soc/soc_cpu_instr_lbu_reg]  \
  [get_cells soc/soc_cpu_instr_lh_reg]  \
  [get_cells soc/soc_cpu_instr_lhu_reg]  \
  [get_cells soc/soc_cpu_instr_lui_reg]  \
  [get_cells soc/soc_cpu_instr_lw_reg]  \
  [get_cells soc/soc_cpu_instr_maskirq_reg]  \
  [get_cells soc/soc_cpu_instr_or_reg]  \
  [get_cells soc/soc_cpu_instr_ori_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycle_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycleh_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstr_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstrh_reg]  \
  [get_cells soc/soc_cpu_instr_retirq_reg]  \
  [get_cells soc/soc_cpu_instr_sb_reg]  \
  [get_cells soc/soc_cpu_instr_sh_reg]  \
  [get_cells soc/soc_cpu_instr_sll_reg]  \
  [get_cells soc/soc_cpu_instr_slli_reg]  \
  [get_cells soc/soc_cpu_instr_slt_reg]  \
  [get_cells soc/soc_cpu_instr_slti_reg]  \
  [get_cells soc/soc_cpu_instr_sltiu_reg]  \
  [get_cells soc/soc_cpu_instr_sltu_reg]  \
  [get_cells soc/soc_cpu_instr_sra_reg]  \
  [get_cells soc/soc_cpu_instr_srai_reg]  \
  [get_cells soc/soc_cpu_instr_srl_reg]  \
  [get_cells soc/soc_cpu_instr_srli_reg]  \
  [get_cells soc/soc_cpu_instr_sub_reg]  \
  [get_cells soc/soc_cpu_instr_sw_reg]  \
  [get_cells soc/soc_cpu_instr_timer_reg]  \
  [get_cells soc/soc_cpu_instr_waitirq_reg]  \
  [get_cells soc/soc_cpu_instr_xor_reg]  \
  [get_cells soc/soc_cpu_instr_xori_reg]  \
  [get_cells soc/soc_cpu_irq_active_reg]  \
  [get_cells soc/soc_cpu_irq_delay_reg]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[3]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[4]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[5]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[6]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[7]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[8]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[9]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[10]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[11]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[12]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[13]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[14]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[15]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[16]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[17]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[18]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[19]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[20]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[21]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[22]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[23]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[24]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[25]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[26]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[27]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[28]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[29]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[30]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[31]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[1]}]  \
  [get_cells soc/soc_cpu_is_alu_reg_imm_reg]  \
  [get_cells soc/soc_cpu_is_alu_reg_reg_reg]  \
  [get_cells soc/soc_cpu_is_jalr_addi_slti_sltiu_xori_ori_andi_reg]  \
  [get_cells soc/soc_cpu_is_lb_lh_lw_lbu_lhu_reg]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_reg]  \
  [get_cells soc/soc_cpu_is_sb_sh_sw_reg]  \
  [get_cells soc/soc_cpu_is_sll_srl_sra_reg]  \
  [get_cells soc/soc_cpu_is_slli_srli_srai_reg]  \
  [get_cells soc/soc_cpu_latched_branch_reg]  \
  [get_cells soc/soc_cpu_latched_compr_reg]  \
  [get_cells soc/soc_cpu_latched_is_lb_reg]  \
  [get_cells soc/soc_cpu_latched_is_lh_reg]  \
  [get_cells soc/soc_cpu_latched_is_lu_reg]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[4]}]  \
  [get_cells soc/soc_cpu_latched_stalu_reg]  \
  [get_cells soc/soc_cpu_latched_store_reg]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[31]}]  \
  [get_cells soc/soc_cpu_mem_do_prefetch_reg]  \
  [get_cells soc/soc_cpu_mem_do_rdata_reg]  \
  [get_cells soc/soc_cpu_mem_do_rinst_reg]  \
  [get_cells soc/soc_cpu_mem_do_wdata_reg]  \
  [get_cells soc/soc_cpu_mem_la_firstword_reg_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[1]}]  \
  [get_cells soc/soc_cpu_mem_valid_reg]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[4]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[5]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[6]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[12]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[13]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[14]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[25]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[26]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[27]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[28]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[29]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[30]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[31]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[3]}]  \
  [get_cells soc/soc_cpu_pcpi_valid_reg]  \
  [get_cells soc/soc_cpu_prefetched_high_word_reg]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[0]}]  \
  [get_cells {soc/soc_cpu_timer_reg[1]}]  \
  [get_cells {soc/soc_cpu_timer_reg[2]}]  \
  [get_cells {soc/soc_cpu_timer_reg[3]}]  \
  [get_cells {soc/soc_cpu_timer_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[5]}]  \
  [get_cells {soc/soc_cpu_timer_reg[6]}]  \
  [get_cells {soc/soc_cpu_timer_reg[7]}]  \
  [get_cells {soc/soc_cpu_timer_reg[8]}]  \
  [get_cells {soc/soc_cpu_timer_reg[9]}]  \
  [get_cells {soc/soc_cpu_timer_reg[10]}]  \
  [get_cells {soc/soc_cpu_timer_reg[11]}]  \
  [get_cells {soc/soc_cpu_timer_reg[12]}]  \
  [get_cells {soc/soc_cpu_timer_reg[13]}]  \
  [get_cells {soc/soc_cpu_timer_reg[14]}]  \
  [get_cells {soc/soc_cpu_timer_reg[15]}]  \
  [get_cells {soc/soc_cpu_timer_reg[16]}]  \
  [get_cells {soc/soc_cpu_timer_reg[17]}]  \
  [get_cells {soc/soc_cpu_timer_reg[18]}]  \
  [get_cells {soc/soc_cpu_timer_reg[19]}]  \
  [get_cells {soc/soc_cpu_timer_reg[20]}]  \
  [get_cells {soc/soc_cpu_timer_reg[21]}]  \
  [get_cells {soc/soc_cpu_timer_reg[22]}]  \
  [get_cells {soc/soc_cpu_timer_reg[23]}]  \
  [get_cells {soc/soc_cpu_timer_reg[24]}]  \
  [get_cells {soc/soc_cpu_timer_reg[25]}]  \
  [get_cells {soc/soc_cpu_timer_reg[26]}]  \
  [get_cells {soc/soc_cpu_timer_reg[27]}]  \
  [get_cells {soc/soc_cpu_timer_reg[28]}]  \
  [get_cells {soc/soc_cpu_timer_reg[29]}]  \
  [get_cells {soc/soc_cpu_timer_reg[30]}]  \
  [get_cells {soc/soc_cpu_timer_reg[31]}]  \
  [get_cells soc/soc_cpu_trap_reg]  \
  [get_cells soc/soc_ram_ready_reg]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[7]}]  \
  [get_cells soc/soc_simpleuart_recv_buf_valid_reg]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[31]}]  \
  [get_cells soc/soc_simpleuart_send_dummy_reg]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[9]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[10]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[11]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[12]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[13]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[14]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[15]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[16]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[17]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[18]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[19]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[20]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[21]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[22]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[23]}]  \
  [get_cells soc/soc_spimemio_config_clk_reg]  \
  [get_cells soc/soc_spimemio_config_cont_reg]  \
  [get_cells soc/soc_spimemio_config_csb_reg]  \
  [get_cells soc/soc_spimemio_config_ddr_reg]  \
  [get_cells {soc/soc_spimemio_config_do_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[3]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_en_reg]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_qspi_reg]  \
  [get_cells {soc/soc_spimemio_din_data_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[2]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[3]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[4]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[5]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[6]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[7]}]  \
  [get_cells soc/soc_spimemio_din_ddr_reg]  \
  [get_cells soc/soc_spimemio_din_qspi_reg]  \
  [get_cells soc/soc_spimemio_din_rd_reg]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[2]}]  \
  [get_cells soc/soc_spimemio_din_valid_reg]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[23]}]  \
  [get_cells soc/soc_spimemio_rd_inc_reg]  \
  [get_cells soc/soc_spimemio_rd_valid_reg]  \
  [get_cells soc/soc_spimemio_rd_wait_reg]  \
  [get_cells {soc/soc_spimemio_rdata_reg[0]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[1]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[23]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[24]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[25]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[26]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[27]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[28]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[29]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[30]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[31]}]  \
  [get_cells soc/soc_spimemio_softreset_reg]  \
  [get_cells {soc/soc_spimemio_state_reg[0]}]  \
  [get_cells {soc/soc_spimemio_state_reg[1]}]  \
  [get_cells {soc/soc_spimemio_state_reg[2]}]  \
  [get_cells {soc/soc_spimemio_state_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[3]}]  \
  [get_cells soc/soc_spimemio_xfer_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_clk_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_csb_reg]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[7]}]  \
  [get_cells soc/soc_spimemio_xfer_resetn_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_dspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_qspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_rd_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[33]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[34]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[35]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[36]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[37]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[38]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[39]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[40]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[41]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[42]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[43]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[44]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[45]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[46]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[47]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[48]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[49]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[50]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[51]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[52]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[53]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[54]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[55]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[56]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[57]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[58]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[59]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[60]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[61]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[62]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[63]}]  \
  [get_cells soc/soc_cpu_genblk1.pcpi_mul_shift_out_reg]  \
  [get_cells soc/soc_cpu_is_compare_reg]  \
  [get_cells soc/soc_cpu_is_lbu_lhu_lw_reg]  \
  [get_cells soc/soc_cpu_is_slti_blt_slt_reg]  \
  [get_cells soc/soc_cpu_is_sltiu_bltu_sltu_reg]  \
  [get_cells soc/soc_cpu_last_mem_valid_reg]  \
  [get_cells soc/soc_cpu_pcpi_timeout_reg]  \
  [get_cells {soc/soc_cpu_reg_out_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[31]}]  \
  [get_cells soc/soc_spimemio_xfer_io1_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io3_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_last_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_q_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[2]}]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_jalr_addi_add_sub_reg]  \
  [get_cells soc/soc_spimemio_xfer_io0_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io2_90_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[3]}]  \
  [get_cells soc/soc_cpu_mem_la_secondword_reg]  \
  [get_cells soc/soc_cpu_is_beq_bne_blt_bge_bltu_bgeu_reg] ] -to [list \
  [get_cells soc/soc_cpu_cpuregs_reg_1]  \
  [get_cells soc/soc_cpu_cpuregs_reg_2]  \
  [get_cells soc/soc_memory_sram_1]  \
  [get_cells soc/soc_memory_sram_2]  \
  [get_cells {soc/gpio_reg[0]}]  \
  [get_cells {soc/gpio_reg[1]}]  \
  [get_cells {soc/gpio_reg[2]}]  \
  [get_cells {soc/gpio_reg[3]}]  \
  [get_cells {soc/gpio_reg[4]}]  \
  [get_cells {soc/gpio_reg[5]}]  \
  [get_cells {soc/gpio_reg[6]}]  \
  [get_cells {soc/gpio_reg[7]}]  \
  [get_cells {soc/gpio_reg[8]}]  \
  [get_cells {soc/gpio_reg[9]}]  \
  [get_cells {soc/gpio_reg[10]}]  \
  [get_cells {soc/gpio_reg[11]}]  \
  [get_cells {soc/gpio_reg[12]}]  \
  [get_cells {soc/gpio_reg[13]}]  \
  [get_cells {soc/gpio_reg[14]}]  \
  [get_cells {soc/gpio_reg[15]}]  \
  [get_cells {soc/gpio_reg[16]}]  \
  [get_cells {soc/gpio_reg[17]}]  \
  [get_cells {soc/gpio_reg[18]}]  \
  [get_cells {soc/gpio_reg[19]}]  \
  [get_cells {soc/gpio_reg[20]}]  \
  [get_cells {soc/gpio_reg[21]}]  \
  [get_cells {soc/gpio_reg[22]}]  \
  [get_cells {soc/gpio_reg[23]}]  \
  [get_cells {soc/gpio_reg[24]}]  \
  [get_cells {soc/gpio_reg[25]}]  \
  [get_cells {soc/gpio_reg[26]}]  \
  [get_cells {soc/gpio_reg[27]}]  \
  [get_cells {soc/gpio_reg[28]}]  \
  [get_cells {soc/gpio_reg[29]}]  \
  [get_cells {soc/gpio_reg[30]}]  \
  [get_cells {soc/gpio_reg[31]}]  \
  [get_cells {soc/iomem_rdata_reg[0]}]  \
  [get_cells {soc/iomem_rdata_reg[1]}]  \
  [get_cells {soc/iomem_rdata_reg[2]}]  \
  [get_cells {soc/iomem_rdata_reg[3]}]  \
  [get_cells {soc/iomem_rdata_reg[4]}]  \
  [get_cells {soc/iomem_rdata_reg[5]}]  \
  [get_cells {soc/iomem_rdata_reg[6]}]  \
  [get_cells {soc/iomem_rdata_reg[7]}]  \
  [get_cells {soc/iomem_rdata_reg[8]}]  \
  [get_cells {soc/iomem_rdata_reg[9]}]  \
  [get_cells {soc/iomem_rdata_reg[10]}]  \
  [get_cells {soc/iomem_rdata_reg[11]}]  \
  [get_cells {soc/iomem_rdata_reg[12]}]  \
  [get_cells {soc/iomem_rdata_reg[13]}]  \
  [get_cells {soc/iomem_rdata_reg[14]}]  \
  [get_cells {soc/iomem_rdata_reg[15]}]  \
  [get_cells {soc/iomem_rdata_reg[16]}]  \
  [get_cells {soc/iomem_rdata_reg[17]}]  \
  [get_cells {soc/iomem_rdata_reg[18]}]  \
  [get_cells {soc/iomem_rdata_reg[19]}]  \
  [get_cells {soc/iomem_rdata_reg[20]}]  \
  [get_cells {soc/iomem_rdata_reg[21]}]  \
  [get_cells {soc/iomem_rdata_reg[22]}]  \
  [get_cells {soc/iomem_rdata_reg[23]}]  \
  [get_cells {soc/iomem_rdata_reg[24]}]  \
  [get_cells {soc/iomem_rdata_reg[25]}]  \
  [get_cells {soc/iomem_rdata_reg[26]}]  \
  [get_cells {soc/iomem_rdata_reg[27]}]  \
  [get_cells {soc/iomem_rdata_reg[28]}]  \
  [get_cells {soc/iomem_rdata_reg[29]}]  \
  [get_cells {soc/iomem_rdata_reg[30]}]  \
  [get_cells {soc/iomem_rdata_reg[31]}]  \
  [get_cells soc/iomem_ready_reg]  \
  [get_cells soc/soc_cpu_clear_prefetched_high_word_q_reg]  \
  [get_cells soc/soc_cpu_compressed_instr_reg]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[63]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[63]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[1]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[2]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[5]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[6]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[4]}]  \
  [get_cells soc/soc_cpu_decoder_pseudo_trigger_reg]  \
  [get_cells soc/soc_cpu_decoder_trigger_reg]  \
  [get_cells soc/soc_cpu_do_waitirq_reg]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[32]}]  \
  [get_cells soc/soc_cpu_instr_add_reg]  \
  [get_cells soc/soc_cpu_instr_addi_reg]  \
  [get_cells soc/soc_cpu_instr_and_reg]  \
  [get_cells soc/soc_cpu_instr_andi_reg]  \
  [get_cells soc/soc_cpu_instr_auipc_reg]  \
  [get_cells soc/soc_cpu_instr_beq_reg]  \
  [get_cells soc/soc_cpu_instr_bge_reg]  \
  [get_cells soc/soc_cpu_instr_bgeu_reg]  \
  [get_cells soc/soc_cpu_instr_blt_reg]  \
  [get_cells soc/soc_cpu_instr_bltu_reg]  \
  [get_cells soc/soc_cpu_instr_bne_reg]  \
  [get_cells soc/soc_cpu_instr_ecall_ebreak_reg]  \
  [get_cells soc/soc_cpu_instr_jal_reg]  \
  [get_cells soc/soc_cpu_instr_jalr_reg]  \
  [get_cells soc/soc_cpu_instr_lb_reg]  \
  [get_cells soc/soc_cpu_instr_lbu_reg]  \
  [get_cells soc/soc_cpu_instr_lh_reg]  \
  [get_cells soc/soc_cpu_instr_lhu_reg]  \
  [get_cells soc/soc_cpu_instr_lui_reg]  \
  [get_cells soc/soc_cpu_instr_lw_reg]  \
  [get_cells soc/soc_cpu_instr_maskirq_reg]  \
  [get_cells soc/soc_cpu_instr_or_reg]  \
  [get_cells soc/soc_cpu_instr_ori_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycle_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycleh_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstr_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstrh_reg]  \
  [get_cells soc/soc_cpu_instr_retirq_reg]  \
  [get_cells soc/soc_cpu_instr_sb_reg]  \
  [get_cells soc/soc_cpu_instr_sh_reg]  \
  [get_cells soc/soc_cpu_instr_sll_reg]  \
  [get_cells soc/soc_cpu_instr_slli_reg]  \
  [get_cells soc/soc_cpu_instr_slt_reg]  \
  [get_cells soc/soc_cpu_instr_slti_reg]  \
  [get_cells soc/soc_cpu_instr_sltiu_reg]  \
  [get_cells soc/soc_cpu_instr_sltu_reg]  \
  [get_cells soc/soc_cpu_instr_sra_reg]  \
  [get_cells soc/soc_cpu_instr_srai_reg]  \
  [get_cells soc/soc_cpu_instr_srl_reg]  \
  [get_cells soc/soc_cpu_instr_srli_reg]  \
  [get_cells soc/soc_cpu_instr_sub_reg]  \
  [get_cells soc/soc_cpu_instr_sw_reg]  \
  [get_cells soc/soc_cpu_instr_timer_reg]  \
  [get_cells soc/soc_cpu_instr_waitirq_reg]  \
  [get_cells soc/soc_cpu_instr_xor_reg]  \
  [get_cells soc/soc_cpu_instr_xori_reg]  \
  [get_cells soc/soc_cpu_irq_active_reg]  \
  [get_cells soc/soc_cpu_irq_delay_reg]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[3]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[4]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[5]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[6]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[7]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[8]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[9]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[10]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[11]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[12]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[13]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[14]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[15]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[16]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[17]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[18]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[19]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[20]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[21]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[22]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[23]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[24]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[25]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[26]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[27]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[28]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[29]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[30]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[31]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[1]}]  \
  [get_cells soc/soc_cpu_is_alu_reg_imm_reg]  \
  [get_cells soc/soc_cpu_is_alu_reg_reg_reg]  \
  [get_cells soc/soc_cpu_is_jalr_addi_slti_sltiu_xori_ori_andi_reg]  \
  [get_cells soc/soc_cpu_is_lb_lh_lw_lbu_lhu_reg]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_reg]  \
  [get_cells soc/soc_cpu_is_sb_sh_sw_reg]  \
  [get_cells soc/soc_cpu_is_sll_srl_sra_reg]  \
  [get_cells soc/soc_cpu_is_slli_srli_srai_reg]  \
  [get_cells soc/soc_cpu_latched_branch_reg]  \
  [get_cells soc/soc_cpu_latched_compr_reg]  \
  [get_cells soc/soc_cpu_latched_is_lb_reg]  \
  [get_cells soc/soc_cpu_latched_is_lh_reg]  \
  [get_cells soc/soc_cpu_latched_is_lu_reg]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[4]}]  \
  [get_cells soc/soc_cpu_latched_stalu_reg]  \
  [get_cells soc/soc_cpu_latched_store_reg]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[31]}]  \
  [get_cells soc/soc_cpu_mem_do_prefetch_reg]  \
  [get_cells soc/soc_cpu_mem_do_rdata_reg]  \
  [get_cells soc/soc_cpu_mem_do_rinst_reg]  \
  [get_cells soc/soc_cpu_mem_do_wdata_reg]  \
  [get_cells soc/soc_cpu_mem_la_firstword_reg_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[1]}]  \
  [get_cells soc/soc_cpu_mem_valid_reg]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[4]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[5]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[6]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[12]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[13]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[14]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[25]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[26]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[27]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[28]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[29]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[30]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[31]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[3]}]  \
  [get_cells soc/soc_cpu_pcpi_valid_reg]  \
  [get_cells soc/soc_cpu_prefetched_high_word_reg]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[0]}]  \
  [get_cells {soc/soc_cpu_timer_reg[1]}]  \
  [get_cells {soc/soc_cpu_timer_reg[2]}]  \
  [get_cells {soc/soc_cpu_timer_reg[3]}]  \
  [get_cells {soc/soc_cpu_timer_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[5]}]  \
  [get_cells {soc/soc_cpu_timer_reg[6]}]  \
  [get_cells {soc/soc_cpu_timer_reg[7]}]  \
  [get_cells {soc/soc_cpu_timer_reg[8]}]  \
  [get_cells {soc/soc_cpu_timer_reg[9]}]  \
  [get_cells {soc/soc_cpu_timer_reg[10]}]  \
  [get_cells {soc/soc_cpu_timer_reg[11]}]  \
  [get_cells {soc/soc_cpu_timer_reg[12]}]  \
  [get_cells {soc/soc_cpu_timer_reg[13]}]  \
  [get_cells {soc/soc_cpu_timer_reg[14]}]  \
  [get_cells {soc/soc_cpu_timer_reg[15]}]  \
  [get_cells {soc/soc_cpu_timer_reg[16]}]  \
  [get_cells {soc/soc_cpu_timer_reg[17]}]  \
  [get_cells {soc/soc_cpu_timer_reg[18]}]  \
  [get_cells {soc/soc_cpu_timer_reg[19]}]  \
  [get_cells {soc/soc_cpu_timer_reg[20]}]  \
  [get_cells {soc/soc_cpu_timer_reg[21]}]  \
  [get_cells {soc/soc_cpu_timer_reg[22]}]  \
  [get_cells {soc/soc_cpu_timer_reg[23]}]  \
  [get_cells {soc/soc_cpu_timer_reg[24]}]  \
  [get_cells {soc/soc_cpu_timer_reg[25]}]  \
  [get_cells {soc/soc_cpu_timer_reg[26]}]  \
  [get_cells {soc/soc_cpu_timer_reg[27]}]  \
  [get_cells {soc/soc_cpu_timer_reg[28]}]  \
  [get_cells {soc/soc_cpu_timer_reg[29]}]  \
  [get_cells {soc/soc_cpu_timer_reg[30]}]  \
  [get_cells {soc/soc_cpu_timer_reg[31]}]  \
  [get_cells soc/soc_cpu_trap_reg]  \
  [get_cells soc/soc_ram_ready_reg]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[7]}]  \
  [get_cells soc/soc_simpleuart_recv_buf_valid_reg]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[31]}]  \
  [get_cells soc/soc_simpleuart_send_dummy_reg]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[9]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[10]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[11]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[12]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[13]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[14]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[15]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[16]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[17]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[18]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[19]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[20]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[21]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[22]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[23]}]  \
  [get_cells soc/soc_spimemio_config_clk_reg]  \
  [get_cells soc/soc_spimemio_config_cont_reg]  \
  [get_cells soc/soc_spimemio_config_csb_reg]  \
  [get_cells soc/soc_spimemio_config_ddr_reg]  \
  [get_cells {soc/soc_spimemio_config_do_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[3]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_en_reg]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_qspi_reg]  \
  [get_cells {soc/soc_spimemio_din_data_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[2]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[3]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[4]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[5]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[6]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[7]}]  \
  [get_cells soc/soc_spimemio_din_ddr_reg]  \
  [get_cells soc/soc_spimemio_din_qspi_reg]  \
  [get_cells soc/soc_spimemio_din_rd_reg]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[2]}]  \
  [get_cells soc/soc_spimemio_din_valid_reg]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[23]}]  \
  [get_cells soc/soc_spimemio_rd_inc_reg]  \
  [get_cells soc/soc_spimemio_rd_valid_reg]  \
  [get_cells soc/soc_spimemio_rd_wait_reg]  \
  [get_cells {soc/soc_spimemio_rdata_reg[0]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[1]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[23]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[24]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[25]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[26]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[27]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[28]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[29]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[30]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[31]}]  \
  [get_cells soc/soc_spimemio_softreset_reg]  \
  [get_cells {soc/soc_spimemio_state_reg[0]}]  \
  [get_cells {soc/soc_spimemio_state_reg[1]}]  \
  [get_cells {soc/soc_spimemio_state_reg[2]}]  \
  [get_cells {soc/soc_spimemio_state_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[3]}]  \
  [get_cells soc/soc_spimemio_xfer_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_clk_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_csb_reg]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[7]}]  \
  [get_cells soc/soc_spimemio_xfer_resetn_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_dspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_qspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_rd_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[33]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[34]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[35]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[36]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[37]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[38]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[39]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[40]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[41]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[42]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[43]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[44]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[45]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[46]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[47]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[48]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[49]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[50]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[51]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[52]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[53]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[54]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[55]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[56]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[57]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[58]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[59]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[60]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[61]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[62]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[63]}]  \
  [get_cells soc/soc_cpu_genblk1.pcpi_mul_shift_out_reg]  \
  [get_cells soc/soc_cpu_is_compare_reg]  \
  [get_cells soc/soc_cpu_is_lbu_lhu_lw_reg]  \
  [get_cells soc/soc_cpu_is_slti_blt_slt_reg]  \
  [get_cells soc/soc_cpu_is_sltiu_bltu_sltu_reg]  \
  [get_cells soc/soc_cpu_last_mem_valid_reg]  \
  [get_cells soc/soc_cpu_pcpi_timeout_reg]  \
  [get_cells {soc/soc_cpu_reg_out_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[31]}]  \
  [get_cells soc/soc_spimemio_xfer_io1_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io3_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_last_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_q_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[2]}]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_jalr_addi_add_sub_reg]  \
  [get_cells soc/soc_spimemio_xfer_io0_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io2_90_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[3]}]  \
  [get_cells soc/soc_cpu_mem_la_secondword_reg]  \
  [get_cells soc/soc_cpu_is_beq_bne_blt_bge_bltu_bgeu_reg] ]
group_path -weight 1.000000 -name C2O -from [list \
  [get_cells soc/soc_cpu_cpuregs_reg_1]  \
  [get_cells soc/soc_cpu_cpuregs_reg_2]  \
  [get_cells soc/soc_memory_sram_1]  \
  [get_cells soc/soc_memory_sram_2]  \
  [get_cells {soc/gpio_reg[0]}]  \
  [get_cells {soc/gpio_reg[1]}]  \
  [get_cells {soc/gpio_reg[2]}]  \
  [get_cells {soc/gpio_reg[3]}]  \
  [get_cells {soc/gpio_reg[4]}]  \
  [get_cells {soc/gpio_reg[5]}]  \
  [get_cells {soc/gpio_reg[6]}]  \
  [get_cells {soc/gpio_reg[7]}]  \
  [get_cells {soc/gpio_reg[8]}]  \
  [get_cells {soc/gpio_reg[9]}]  \
  [get_cells {soc/gpio_reg[10]}]  \
  [get_cells {soc/gpio_reg[11]}]  \
  [get_cells {soc/gpio_reg[12]}]  \
  [get_cells {soc/gpio_reg[13]}]  \
  [get_cells {soc/gpio_reg[14]}]  \
  [get_cells {soc/gpio_reg[15]}]  \
  [get_cells {soc/gpio_reg[16]}]  \
  [get_cells {soc/gpio_reg[17]}]  \
  [get_cells {soc/gpio_reg[18]}]  \
  [get_cells {soc/gpio_reg[19]}]  \
  [get_cells {soc/gpio_reg[20]}]  \
  [get_cells {soc/gpio_reg[21]}]  \
  [get_cells {soc/gpio_reg[22]}]  \
  [get_cells {soc/gpio_reg[23]}]  \
  [get_cells {soc/gpio_reg[24]}]  \
  [get_cells {soc/gpio_reg[25]}]  \
  [get_cells {soc/gpio_reg[26]}]  \
  [get_cells {soc/gpio_reg[27]}]  \
  [get_cells {soc/gpio_reg[28]}]  \
  [get_cells {soc/gpio_reg[29]}]  \
  [get_cells {soc/gpio_reg[30]}]  \
  [get_cells {soc/gpio_reg[31]}]  \
  [get_cells {soc/iomem_rdata_reg[0]}]  \
  [get_cells {soc/iomem_rdata_reg[1]}]  \
  [get_cells {soc/iomem_rdata_reg[2]}]  \
  [get_cells {soc/iomem_rdata_reg[3]}]  \
  [get_cells {soc/iomem_rdata_reg[4]}]  \
  [get_cells {soc/iomem_rdata_reg[5]}]  \
  [get_cells {soc/iomem_rdata_reg[6]}]  \
  [get_cells {soc/iomem_rdata_reg[7]}]  \
  [get_cells {soc/iomem_rdata_reg[8]}]  \
  [get_cells {soc/iomem_rdata_reg[9]}]  \
  [get_cells {soc/iomem_rdata_reg[10]}]  \
  [get_cells {soc/iomem_rdata_reg[11]}]  \
  [get_cells {soc/iomem_rdata_reg[12]}]  \
  [get_cells {soc/iomem_rdata_reg[13]}]  \
  [get_cells {soc/iomem_rdata_reg[14]}]  \
  [get_cells {soc/iomem_rdata_reg[15]}]  \
  [get_cells {soc/iomem_rdata_reg[16]}]  \
  [get_cells {soc/iomem_rdata_reg[17]}]  \
  [get_cells {soc/iomem_rdata_reg[18]}]  \
  [get_cells {soc/iomem_rdata_reg[19]}]  \
  [get_cells {soc/iomem_rdata_reg[20]}]  \
  [get_cells {soc/iomem_rdata_reg[21]}]  \
  [get_cells {soc/iomem_rdata_reg[22]}]  \
  [get_cells {soc/iomem_rdata_reg[23]}]  \
  [get_cells {soc/iomem_rdata_reg[24]}]  \
  [get_cells {soc/iomem_rdata_reg[25]}]  \
  [get_cells {soc/iomem_rdata_reg[26]}]  \
  [get_cells {soc/iomem_rdata_reg[27]}]  \
  [get_cells {soc/iomem_rdata_reg[28]}]  \
  [get_cells {soc/iomem_rdata_reg[29]}]  \
  [get_cells {soc/iomem_rdata_reg[30]}]  \
  [get_cells {soc/iomem_rdata_reg[31]}]  \
  [get_cells soc/iomem_ready_reg]  \
  [get_cells soc/soc_cpu_clear_prefetched_high_word_q_reg]  \
  [get_cells soc/soc_cpu_compressed_instr_reg]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[63]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[63]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[1]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[2]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[5]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[6]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[4]}]  \
  [get_cells soc/soc_cpu_decoder_pseudo_trigger_reg]  \
  [get_cells soc/soc_cpu_decoder_trigger_reg]  \
  [get_cells soc/soc_cpu_do_waitirq_reg]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[32]}]  \
  [get_cells soc/soc_cpu_instr_add_reg]  \
  [get_cells soc/soc_cpu_instr_addi_reg]  \
  [get_cells soc/soc_cpu_instr_and_reg]  \
  [get_cells soc/soc_cpu_instr_andi_reg]  \
  [get_cells soc/soc_cpu_instr_auipc_reg]  \
  [get_cells soc/soc_cpu_instr_beq_reg]  \
  [get_cells soc/soc_cpu_instr_bge_reg]  \
  [get_cells soc/soc_cpu_instr_bgeu_reg]  \
  [get_cells soc/soc_cpu_instr_blt_reg]  \
  [get_cells soc/soc_cpu_instr_bltu_reg]  \
  [get_cells soc/soc_cpu_instr_bne_reg]  \
  [get_cells soc/soc_cpu_instr_ecall_ebreak_reg]  \
  [get_cells soc/soc_cpu_instr_jal_reg]  \
  [get_cells soc/soc_cpu_instr_jalr_reg]  \
  [get_cells soc/soc_cpu_instr_lb_reg]  \
  [get_cells soc/soc_cpu_instr_lbu_reg]  \
  [get_cells soc/soc_cpu_instr_lh_reg]  \
  [get_cells soc/soc_cpu_instr_lhu_reg]  \
  [get_cells soc/soc_cpu_instr_lui_reg]  \
  [get_cells soc/soc_cpu_instr_lw_reg]  \
  [get_cells soc/soc_cpu_instr_maskirq_reg]  \
  [get_cells soc/soc_cpu_instr_or_reg]  \
  [get_cells soc/soc_cpu_instr_ori_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycle_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycleh_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstr_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstrh_reg]  \
  [get_cells soc/soc_cpu_instr_retirq_reg]  \
  [get_cells soc/soc_cpu_instr_sb_reg]  \
  [get_cells soc/soc_cpu_instr_sh_reg]  \
  [get_cells soc/soc_cpu_instr_sll_reg]  \
  [get_cells soc/soc_cpu_instr_slli_reg]  \
  [get_cells soc/soc_cpu_instr_slt_reg]  \
  [get_cells soc/soc_cpu_instr_slti_reg]  \
  [get_cells soc/soc_cpu_instr_sltiu_reg]  \
  [get_cells soc/soc_cpu_instr_sltu_reg]  \
  [get_cells soc/soc_cpu_instr_sra_reg]  \
  [get_cells soc/soc_cpu_instr_srai_reg]  \
  [get_cells soc/soc_cpu_instr_srl_reg]  \
  [get_cells soc/soc_cpu_instr_srli_reg]  \
  [get_cells soc/soc_cpu_instr_sub_reg]  \
  [get_cells soc/soc_cpu_instr_sw_reg]  \
  [get_cells soc/soc_cpu_instr_timer_reg]  \
  [get_cells soc/soc_cpu_instr_waitirq_reg]  \
  [get_cells soc/soc_cpu_instr_xor_reg]  \
  [get_cells soc/soc_cpu_instr_xori_reg]  \
  [get_cells soc/soc_cpu_irq_active_reg]  \
  [get_cells soc/soc_cpu_irq_delay_reg]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[3]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[4]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[5]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[6]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[7]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[8]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[9]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[10]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[11]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[12]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[13]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[14]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[15]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[16]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[17]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[18]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[19]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[20]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[21]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[22]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[23]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[24]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[25]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[26]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[27]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[28]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[29]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[30]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[31]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[1]}]  \
  [get_cells soc/soc_cpu_is_alu_reg_imm_reg]  \
  [get_cells soc/soc_cpu_is_alu_reg_reg_reg]  \
  [get_cells soc/soc_cpu_is_jalr_addi_slti_sltiu_xori_ori_andi_reg]  \
  [get_cells soc/soc_cpu_is_lb_lh_lw_lbu_lhu_reg]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_reg]  \
  [get_cells soc/soc_cpu_is_sb_sh_sw_reg]  \
  [get_cells soc/soc_cpu_is_sll_srl_sra_reg]  \
  [get_cells soc/soc_cpu_is_slli_srli_srai_reg]  \
  [get_cells soc/soc_cpu_latched_branch_reg]  \
  [get_cells soc/soc_cpu_latched_compr_reg]  \
  [get_cells soc/soc_cpu_latched_is_lb_reg]  \
  [get_cells soc/soc_cpu_latched_is_lh_reg]  \
  [get_cells soc/soc_cpu_latched_is_lu_reg]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[4]}]  \
  [get_cells soc/soc_cpu_latched_stalu_reg]  \
  [get_cells soc/soc_cpu_latched_store_reg]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[31]}]  \
  [get_cells soc/soc_cpu_mem_do_prefetch_reg]  \
  [get_cells soc/soc_cpu_mem_do_rdata_reg]  \
  [get_cells soc/soc_cpu_mem_do_rinst_reg]  \
  [get_cells soc/soc_cpu_mem_do_wdata_reg]  \
  [get_cells soc/soc_cpu_mem_la_firstword_reg_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[1]}]  \
  [get_cells soc/soc_cpu_mem_valid_reg]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[4]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[5]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[6]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[12]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[13]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[14]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[25]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[26]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[27]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[28]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[29]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[30]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[31]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[3]}]  \
  [get_cells soc/soc_cpu_pcpi_valid_reg]  \
  [get_cells soc/soc_cpu_prefetched_high_word_reg]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[0]}]  \
  [get_cells {soc/soc_cpu_timer_reg[1]}]  \
  [get_cells {soc/soc_cpu_timer_reg[2]}]  \
  [get_cells {soc/soc_cpu_timer_reg[3]}]  \
  [get_cells {soc/soc_cpu_timer_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[5]}]  \
  [get_cells {soc/soc_cpu_timer_reg[6]}]  \
  [get_cells {soc/soc_cpu_timer_reg[7]}]  \
  [get_cells {soc/soc_cpu_timer_reg[8]}]  \
  [get_cells {soc/soc_cpu_timer_reg[9]}]  \
  [get_cells {soc/soc_cpu_timer_reg[10]}]  \
  [get_cells {soc/soc_cpu_timer_reg[11]}]  \
  [get_cells {soc/soc_cpu_timer_reg[12]}]  \
  [get_cells {soc/soc_cpu_timer_reg[13]}]  \
  [get_cells {soc/soc_cpu_timer_reg[14]}]  \
  [get_cells {soc/soc_cpu_timer_reg[15]}]  \
  [get_cells {soc/soc_cpu_timer_reg[16]}]  \
  [get_cells {soc/soc_cpu_timer_reg[17]}]  \
  [get_cells {soc/soc_cpu_timer_reg[18]}]  \
  [get_cells {soc/soc_cpu_timer_reg[19]}]  \
  [get_cells {soc/soc_cpu_timer_reg[20]}]  \
  [get_cells {soc/soc_cpu_timer_reg[21]}]  \
  [get_cells {soc/soc_cpu_timer_reg[22]}]  \
  [get_cells {soc/soc_cpu_timer_reg[23]}]  \
  [get_cells {soc/soc_cpu_timer_reg[24]}]  \
  [get_cells {soc/soc_cpu_timer_reg[25]}]  \
  [get_cells {soc/soc_cpu_timer_reg[26]}]  \
  [get_cells {soc/soc_cpu_timer_reg[27]}]  \
  [get_cells {soc/soc_cpu_timer_reg[28]}]  \
  [get_cells {soc/soc_cpu_timer_reg[29]}]  \
  [get_cells {soc/soc_cpu_timer_reg[30]}]  \
  [get_cells {soc/soc_cpu_timer_reg[31]}]  \
  [get_cells soc/soc_cpu_trap_reg]  \
  [get_cells soc/soc_ram_ready_reg]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[7]}]  \
  [get_cells soc/soc_simpleuart_recv_buf_valid_reg]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[31]}]  \
  [get_cells soc/soc_simpleuart_send_dummy_reg]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[9]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[10]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[11]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[12]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[13]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[14]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[15]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[16]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[17]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[18]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[19]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[20]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[21]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[22]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[23]}]  \
  [get_cells soc/soc_spimemio_config_clk_reg]  \
  [get_cells soc/soc_spimemio_config_cont_reg]  \
  [get_cells soc/soc_spimemio_config_csb_reg]  \
  [get_cells soc/soc_spimemio_config_ddr_reg]  \
  [get_cells {soc/soc_spimemio_config_do_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[3]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_en_reg]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_qspi_reg]  \
  [get_cells {soc/soc_spimemio_din_data_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[2]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[3]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[4]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[5]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[6]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[7]}]  \
  [get_cells soc/soc_spimemio_din_ddr_reg]  \
  [get_cells soc/soc_spimemio_din_qspi_reg]  \
  [get_cells soc/soc_spimemio_din_rd_reg]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[2]}]  \
  [get_cells soc/soc_spimemio_din_valid_reg]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[23]}]  \
  [get_cells soc/soc_spimemio_rd_inc_reg]  \
  [get_cells soc/soc_spimemio_rd_valid_reg]  \
  [get_cells soc/soc_spimemio_rd_wait_reg]  \
  [get_cells {soc/soc_spimemio_rdata_reg[0]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[1]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[23]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[24]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[25]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[26]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[27]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[28]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[29]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[30]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[31]}]  \
  [get_cells soc/soc_spimemio_softreset_reg]  \
  [get_cells {soc/soc_spimemio_state_reg[0]}]  \
  [get_cells {soc/soc_spimemio_state_reg[1]}]  \
  [get_cells {soc/soc_spimemio_state_reg[2]}]  \
  [get_cells {soc/soc_spimemio_state_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[3]}]  \
  [get_cells soc/soc_spimemio_xfer_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_clk_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_csb_reg]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[7]}]  \
  [get_cells soc/soc_spimemio_xfer_resetn_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_dspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_qspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_rd_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[33]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[34]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[35]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[36]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[37]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[38]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[39]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[40]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[41]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[42]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[43]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[44]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[45]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[46]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[47]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[48]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[49]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[50]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[51]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[52]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[53]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[54]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[55]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[56]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[57]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[58]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[59]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[60]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[61]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[62]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[63]}]  \
  [get_cells soc/soc_cpu_genblk1.pcpi_mul_shift_out_reg]  \
  [get_cells soc/soc_cpu_is_compare_reg]  \
  [get_cells soc/soc_cpu_is_lbu_lhu_lw_reg]  \
  [get_cells soc/soc_cpu_is_slti_blt_slt_reg]  \
  [get_cells soc/soc_cpu_is_sltiu_bltu_sltu_reg]  \
  [get_cells soc/soc_cpu_last_mem_valid_reg]  \
  [get_cells soc/soc_cpu_pcpi_timeout_reg]  \
  [get_cells {soc/soc_cpu_reg_out_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[31]}]  \
  [get_cells soc/soc_spimemio_xfer_io1_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io3_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_last_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_q_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[2]}]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_jalr_addi_add_sub_reg]  \
  [get_cells soc/soc_spimemio_xfer_io0_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io2_90_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[3]}]  \
  [get_cells soc/soc_cpu_mem_la_secondword_reg]  \
  [get_cells soc/soc_cpu_is_beq_bne_blt_bge_bltu_bgeu_reg] ] -to [list \
  [get_ports ser_tx]  \
  [get_ports led1]  \
  [get_ports led2]  \
  [get_ports led3]  \
  [get_ports led4]  \
  [get_ports led5]  \
  [get_ports ledr_n]  \
  [get_ports ledg_n]  \
  [get_ports flash_csb]  \
  [get_ports flash_clk]  \
  [get_ports flash_io0]  \
  [get_ports flash_io1]  \
  [get_ports flash_io2]  \
  [get_ports flash_io3] ]
group_path -weight 1.000000 -name I2C -from [list \
  [get_ports clk]  \
  [get_ports ser_rx]  \
  [get_ports flash_io0]  \
  [get_ports flash_io1]  \
  [get_ports flash_io2]  \
  [get_ports flash_io3] ] -to [list \
  [get_cells soc/soc_cpu_cpuregs_reg_1]  \
  [get_cells soc/soc_cpu_cpuregs_reg_2]  \
  [get_cells soc/soc_memory_sram_1]  \
  [get_cells soc/soc_memory_sram_2]  \
  [get_cells {soc/gpio_reg[0]}]  \
  [get_cells {soc/gpio_reg[1]}]  \
  [get_cells {soc/gpio_reg[2]}]  \
  [get_cells {soc/gpio_reg[3]}]  \
  [get_cells {soc/gpio_reg[4]}]  \
  [get_cells {soc/gpio_reg[5]}]  \
  [get_cells {soc/gpio_reg[6]}]  \
  [get_cells {soc/gpio_reg[7]}]  \
  [get_cells {soc/gpio_reg[8]}]  \
  [get_cells {soc/gpio_reg[9]}]  \
  [get_cells {soc/gpio_reg[10]}]  \
  [get_cells {soc/gpio_reg[11]}]  \
  [get_cells {soc/gpio_reg[12]}]  \
  [get_cells {soc/gpio_reg[13]}]  \
  [get_cells {soc/gpio_reg[14]}]  \
  [get_cells {soc/gpio_reg[15]}]  \
  [get_cells {soc/gpio_reg[16]}]  \
  [get_cells {soc/gpio_reg[17]}]  \
  [get_cells {soc/gpio_reg[18]}]  \
  [get_cells {soc/gpio_reg[19]}]  \
  [get_cells {soc/gpio_reg[20]}]  \
  [get_cells {soc/gpio_reg[21]}]  \
  [get_cells {soc/gpio_reg[22]}]  \
  [get_cells {soc/gpio_reg[23]}]  \
  [get_cells {soc/gpio_reg[24]}]  \
  [get_cells {soc/gpio_reg[25]}]  \
  [get_cells {soc/gpio_reg[26]}]  \
  [get_cells {soc/gpio_reg[27]}]  \
  [get_cells {soc/gpio_reg[28]}]  \
  [get_cells {soc/gpio_reg[29]}]  \
  [get_cells {soc/gpio_reg[30]}]  \
  [get_cells {soc/gpio_reg[31]}]  \
  [get_cells {soc/iomem_rdata_reg[0]}]  \
  [get_cells {soc/iomem_rdata_reg[1]}]  \
  [get_cells {soc/iomem_rdata_reg[2]}]  \
  [get_cells {soc/iomem_rdata_reg[3]}]  \
  [get_cells {soc/iomem_rdata_reg[4]}]  \
  [get_cells {soc/iomem_rdata_reg[5]}]  \
  [get_cells {soc/iomem_rdata_reg[6]}]  \
  [get_cells {soc/iomem_rdata_reg[7]}]  \
  [get_cells {soc/iomem_rdata_reg[8]}]  \
  [get_cells {soc/iomem_rdata_reg[9]}]  \
  [get_cells {soc/iomem_rdata_reg[10]}]  \
  [get_cells {soc/iomem_rdata_reg[11]}]  \
  [get_cells {soc/iomem_rdata_reg[12]}]  \
  [get_cells {soc/iomem_rdata_reg[13]}]  \
  [get_cells {soc/iomem_rdata_reg[14]}]  \
  [get_cells {soc/iomem_rdata_reg[15]}]  \
  [get_cells {soc/iomem_rdata_reg[16]}]  \
  [get_cells {soc/iomem_rdata_reg[17]}]  \
  [get_cells {soc/iomem_rdata_reg[18]}]  \
  [get_cells {soc/iomem_rdata_reg[19]}]  \
  [get_cells {soc/iomem_rdata_reg[20]}]  \
  [get_cells {soc/iomem_rdata_reg[21]}]  \
  [get_cells {soc/iomem_rdata_reg[22]}]  \
  [get_cells {soc/iomem_rdata_reg[23]}]  \
  [get_cells {soc/iomem_rdata_reg[24]}]  \
  [get_cells {soc/iomem_rdata_reg[25]}]  \
  [get_cells {soc/iomem_rdata_reg[26]}]  \
  [get_cells {soc/iomem_rdata_reg[27]}]  \
  [get_cells {soc/iomem_rdata_reg[28]}]  \
  [get_cells {soc/iomem_rdata_reg[29]}]  \
  [get_cells {soc/iomem_rdata_reg[30]}]  \
  [get_cells {soc/iomem_rdata_reg[31]}]  \
  [get_cells soc/iomem_ready_reg]  \
  [get_cells soc/soc_cpu_clear_prefetched_high_word_q_reg]  \
  [get_cells soc/soc_cpu_compressed_instr_reg]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_cycle_reg[63]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[0]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[1]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[2]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[3]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[4]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[5]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[6]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[7]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[8]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[9]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[10]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[11]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[12]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[13]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[14]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[15]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[16]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[17]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[18]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[19]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[20]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[21]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[22]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[23]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[24]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[25]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[26]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[27]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[28]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[29]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[30]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[31]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[32]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[33]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[34]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[35]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[36]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[37]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[38]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[39]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[40]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[41]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[42]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[43]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[44]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[45]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[46]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[47]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[48]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[49]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[50]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[51]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[52]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[53]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[54]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[55]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[56]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[57]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[58]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[59]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[60]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[61]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[62]}]  \
  [get_cells {soc/soc_cpu_count_instr_reg[63]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[1]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[2]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[5]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[6]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_j_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[5]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[6]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[7]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[8]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[9]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[10]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[11]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[12]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[13]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[14]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[15]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[16]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[17]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[18]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[19]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[20]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[21]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[22]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[23]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[24]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[25]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[26]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[27]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[28]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[29]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[30]}]  \
  [get_cells {soc/soc_cpu_decoded_imm_reg[31]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_decoded_rs2_reg[4]}]  \
  [get_cells soc/soc_cpu_decoder_pseudo_trigger_reg]  \
  [get_cells soc/soc_cpu_decoder_trigger_reg]  \
  [get_cells soc/soc_cpu_do_waitirq_reg]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_active_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[32]}]  \
  [get_cells soc/soc_cpu_instr_add_reg]  \
  [get_cells soc/soc_cpu_instr_addi_reg]  \
  [get_cells soc/soc_cpu_instr_and_reg]  \
  [get_cells soc/soc_cpu_instr_andi_reg]  \
  [get_cells soc/soc_cpu_instr_auipc_reg]  \
  [get_cells soc/soc_cpu_instr_beq_reg]  \
  [get_cells soc/soc_cpu_instr_bge_reg]  \
  [get_cells soc/soc_cpu_instr_bgeu_reg]  \
  [get_cells soc/soc_cpu_instr_blt_reg]  \
  [get_cells soc/soc_cpu_instr_bltu_reg]  \
  [get_cells soc/soc_cpu_instr_bne_reg]  \
  [get_cells soc/soc_cpu_instr_ecall_ebreak_reg]  \
  [get_cells soc/soc_cpu_instr_jal_reg]  \
  [get_cells soc/soc_cpu_instr_jalr_reg]  \
  [get_cells soc/soc_cpu_instr_lb_reg]  \
  [get_cells soc/soc_cpu_instr_lbu_reg]  \
  [get_cells soc/soc_cpu_instr_lh_reg]  \
  [get_cells soc/soc_cpu_instr_lhu_reg]  \
  [get_cells soc/soc_cpu_instr_lui_reg]  \
  [get_cells soc/soc_cpu_instr_lw_reg]  \
  [get_cells soc/soc_cpu_instr_maskirq_reg]  \
  [get_cells soc/soc_cpu_instr_or_reg]  \
  [get_cells soc/soc_cpu_instr_ori_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycle_reg]  \
  [get_cells soc/soc_cpu_instr_rdcycleh_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstr_reg]  \
  [get_cells soc/soc_cpu_instr_rdinstrh_reg]  \
  [get_cells soc/soc_cpu_instr_retirq_reg]  \
  [get_cells soc/soc_cpu_instr_sb_reg]  \
  [get_cells soc/soc_cpu_instr_sh_reg]  \
  [get_cells soc/soc_cpu_instr_sll_reg]  \
  [get_cells soc/soc_cpu_instr_slli_reg]  \
  [get_cells soc/soc_cpu_instr_slt_reg]  \
  [get_cells soc/soc_cpu_instr_slti_reg]  \
  [get_cells soc/soc_cpu_instr_sltiu_reg]  \
  [get_cells soc/soc_cpu_instr_sltu_reg]  \
  [get_cells soc/soc_cpu_instr_sra_reg]  \
  [get_cells soc/soc_cpu_instr_srai_reg]  \
  [get_cells soc/soc_cpu_instr_srl_reg]  \
  [get_cells soc/soc_cpu_instr_srli_reg]  \
  [get_cells soc/soc_cpu_instr_sub_reg]  \
  [get_cells soc/soc_cpu_instr_sw_reg]  \
  [get_cells soc/soc_cpu_instr_timer_reg]  \
  [get_cells soc/soc_cpu_instr_waitirq_reg]  \
  [get_cells soc/soc_cpu_instr_xor_reg]  \
  [get_cells soc/soc_cpu_instr_xori_reg]  \
  [get_cells soc/soc_cpu_irq_active_reg]  \
  [get_cells soc/soc_cpu_irq_delay_reg]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[3]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[4]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[5]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[6]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[7]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[8]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[9]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[10]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[11]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[12]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[13]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[14]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[15]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[16]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[17]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[18]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[19]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[20]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[21]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[22]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[23]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[24]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[25]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[26]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[27]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[28]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[29]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[30]}]  \
  [get_cells {soc/soc_cpu_irq_mask_reg[31]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[1]}]  \
  [get_cells {soc/soc_cpu_irq_pending_reg[2]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_irq_state_reg[1]}]  \
  [get_cells soc/soc_cpu_is_alu_reg_imm_reg]  \
  [get_cells soc/soc_cpu_is_alu_reg_reg_reg]  \
  [get_cells soc/soc_cpu_is_jalr_addi_slti_sltiu_xori_ori_andi_reg]  \
  [get_cells soc/soc_cpu_is_lb_lh_lw_lbu_lhu_reg]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_reg]  \
  [get_cells soc/soc_cpu_is_sb_sh_sw_reg]  \
  [get_cells soc/soc_cpu_is_sll_srl_sra_reg]  \
  [get_cells soc/soc_cpu_is_slli_srli_srai_reg]  \
  [get_cells soc/soc_cpu_latched_branch_reg]  \
  [get_cells soc/soc_cpu_latched_compr_reg]  \
  [get_cells soc/soc_cpu_latched_is_lb_reg]  \
  [get_cells soc/soc_cpu_latched_is_lh_reg]  \
  [get_cells soc/soc_cpu_latched_is_lu_reg]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_latched_rd_reg[4]}]  \
  [get_cells soc/soc_cpu_latched_stalu_reg]  \
  [get_cells soc/soc_cpu_latched_store_reg]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_16bit_buffer_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_addr_reg[31]}]  \
  [get_cells soc/soc_cpu_mem_do_prefetch_reg]  \
  [get_cells soc/soc_cpu_mem_do_rdata_reg]  \
  [get_cells soc/soc_cpu_mem_do_rinst_reg]  \
  [get_cells soc/soc_cpu_mem_do_wdata_reg]  \
  [get_cells soc/soc_cpu_mem_la_firstword_reg_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_state_reg[1]}]  \
  [get_cells soc/soc_cpu_mem_valid_reg]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[3]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[4]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[5]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[6]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[7]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[8]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[9]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[10]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[11]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[12]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[13]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[14]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[15]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[16]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[17]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[18]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[19]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[20]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[21]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[22]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[23]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[24]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[25]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[26]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[27]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[28]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[29]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[30]}]  \
  [get_cells {soc/soc_cpu_mem_wdata_reg[31]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wordsize_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[0]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[1]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[2]}]  \
  [get_cells {soc/soc_cpu_mem_wstrb_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[3]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[4]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[5]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[6]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[12]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[13]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[14]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[25]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[26]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[27]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[28]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[29]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[30]}]  \
  [get_cells {soc/soc_cpu_pcpi_insn_reg[31]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[0]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[1]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[2]}]  \
  [get_cells {soc/soc_cpu_pcpi_timeout_counter_reg[3]}]  \
  [get_cells soc/soc_cpu_pcpi_valid_reg]  \
  [get_cells soc/soc_cpu_prefetched_high_word_reg]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_next_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op1_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_op2_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[4]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[5]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[6]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[7]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[8]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[10]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[11]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[12]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[13]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[14]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[15]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[16]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[17]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[18]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[19]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[20]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[21]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[24]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[25]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[26]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[27]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_pc_reg[31]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[1]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[3]}]  \
  [get_cells {soc/soc_cpu_reg_sh_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[0]}]  \
  [get_cells {soc/soc_cpu_timer_reg[1]}]  \
  [get_cells {soc/soc_cpu_timer_reg[2]}]  \
  [get_cells {soc/soc_cpu_timer_reg[3]}]  \
  [get_cells {soc/soc_cpu_timer_reg[4]}]  \
  [get_cells {soc/soc_cpu_timer_reg[5]}]  \
  [get_cells {soc/soc_cpu_timer_reg[6]}]  \
  [get_cells {soc/soc_cpu_timer_reg[7]}]  \
  [get_cells {soc/soc_cpu_timer_reg[8]}]  \
  [get_cells {soc/soc_cpu_timer_reg[9]}]  \
  [get_cells {soc/soc_cpu_timer_reg[10]}]  \
  [get_cells {soc/soc_cpu_timer_reg[11]}]  \
  [get_cells {soc/soc_cpu_timer_reg[12]}]  \
  [get_cells {soc/soc_cpu_timer_reg[13]}]  \
  [get_cells {soc/soc_cpu_timer_reg[14]}]  \
  [get_cells {soc/soc_cpu_timer_reg[15]}]  \
  [get_cells {soc/soc_cpu_timer_reg[16]}]  \
  [get_cells {soc/soc_cpu_timer_reg[17]}]  \
  [get_cells {soc/soc_cpu_timer_reg[18]}]  \
  [get_cells {soc/soc_cpu_timer_reg[19]}]  \
  [get_cells {soc/soc_cpu_timer_reg[20]}]  \
  [get_cells {soc/soc_cpu_timer_reg[21]}]  \
  [get_cells {soc/soc_cpu_timer_reg[22]}]  \
  [get_cells {soc/soc_cpu_timer_reg[23]}]  \
  [get_cells {soc/soc_cpu_timer_reg[24]}]  \
  [get_cells {soc/soc_cpu_timer_reg[25]}]  \
  [get_cells {soc/soc_cpu_timer_reg[26]}]  \
  [get_cells {soc/soc_cpu_timer_reg[27]}]  \
  [get_cells {soc/soc_cpu_timer_reg[28]}]  \
  [get_cells {soc/soc_cpu_timer_reg[29]}]  \
  [get_cells {soc/soc_cpu_timer_reg[30]}]  \
  [get_cells {soc/soc_cpu_timer_reg[31]}]  \
  [get_cells soc/soc_cpu_trap_reg]  \
  [get_cells soc/soc_ram_ready_reg]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_cfg_divider_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_buf_data_reg[7]}]  \
  [get_cells soc/soc_simpleuart_recv_buf_valid_reg]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_recv_divcnt_reg[31]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_recv_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_recv_state_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_bitcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[8]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[9]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[10]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[11]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[12]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[13]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[14]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[15]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[16]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[17]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[18]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[19]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[20]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[21]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[22]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[23]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[24]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[25]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[26]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[27]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[28]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[29]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[30]}]  \
  [get_cells {soc/soc_simpleuart_send_divcnt_reg[31]}]  \
  [get_cells soc/soc_simpleuart_send_dummy_reg]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[0]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[1]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[2]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[3]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[4]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[5]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[6]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[7]}]  \
  [get_cells {soc/soc_simpleuart_send_pattern_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[8]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[9]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[10]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[11]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[12]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[13]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[14]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[15]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[16]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[17]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[18]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[19]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[20]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[21]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[22]}]  \
  [get_cells {soc/soc_spimemio_buffer_reg[23]}]  \
  [get_cells soc/soc_spimemio_config_clk_reg]  \
  [get_cells soc/soc_spimemio_config_cont_reg]  \
  [get_cells soc/soc_spimemio_config_csb_reg]  \
  [get_cells soc/soc_spimemio_config_ddr_reg]  \
  [get_cells {soc/soc_spimemio_config_do_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_do_reg[3]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_dummy_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_en_reg]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[0]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[1]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[2]}]  \
  [get_cells {soc/soc_spimemio_config_oe_reg[3]}]  \
  [get_cells soc/soc_spimemio_config_qspi_reg]  \
  [get_cells {soc/soc_spimemio_din_data_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[2]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[3]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[4]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[5]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[6]}]  \
  [get_cells {soc/soc_spimemio_din_data_reg[7]}]  \
  [get_cells soc/soc_spimemio_din_ddr_reg]  \
  [get_cells soc/soc_spimemio_din_qspi_reg]  \
  [get_cells soc/soc_spimemio_din_rd_reg]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_din_tag_reg[2]}]  \
  [get_cells soc/soc_spimemio_din_valid_reg]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rd_addr_reg[23]}]  \
  [get_cells soc/soc_spimemio_rd_inc_reg]  \
  [get_cells soc/soc_spimemio_rd_valid_reg]  \
  [get_cells soc/soc_spimemio_rd_wait_reg]  \
  [get_cells {soc/soc_spimemio_rdata_reg[0]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[1]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[2]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[3]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[4]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[5]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[6]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[7]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[8]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[9]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[10]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[11]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[12]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[13]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[14]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[15]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[16]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[17]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[18]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[19]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[20]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[21]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[22]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[23]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[24]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[25]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[26]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[27]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[28]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[29]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[30]}]  \
  [get_cells {soc/soc_spimemio_rdata_reg[31]}]  \
  [get_cells soc/soc_spimemio_softreset_reg]  \
  [get_cells {soc/soc_spimemio_state_reg[0]}]  \
  [get_cells {soc/soc_spimemio_state_reg[1]}]  \
  [get_cells {soc/soc_spimemio_state_reg[2]}]  \
  [get_cells {soc/soc_spimemio_state_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_count_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_dummy_count_reg[3]}]  \
  [get_cells soc/soc_spimemio_xfer_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_clk_reg]  \
  [get_cells soc/soc_spimemio_xfer_flash_csb_reg]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_ibuffer_reg[7]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[2]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[3]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[4]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[5]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[6]}]  \
  [get_cells {soc/soc_spimemio_xfer_obuffer_reg[7]}]  \
  [get_cells soc/soc_spimemio_xfer_resetn_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_dspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_qspi_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_rd_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[0]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[1]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[2]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[3]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[4]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[5]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[6]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[7]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[8]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[9]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[10]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[11]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[12]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[13]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[15]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[16]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[17]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[18]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[19]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[20]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[21]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[22]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[23]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[24]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[25]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[26]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[27]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[28]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[29]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[30]}]  \
  [get_cells {soc/soc_cpu_alu_out_q_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[0]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[1]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[2]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[3]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[4]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[5]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[6]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[7]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[8]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[9]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[10]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[11]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[12]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[13]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[14]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[15]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[16]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[17]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[18]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[19]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[20]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[21]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[22]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[23]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[24]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[25]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[26]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[27]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[28]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[29]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[30]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[31]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[32]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[33]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[34]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[35]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[36]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[37]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[38]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[39]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[40]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[41]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[42]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[43]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[44]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[45]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[46]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[47]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[48]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[49]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[50]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[51]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[52]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[53]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[54]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[55]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[56]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[57]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[58]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[59]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[60]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[61]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[62]}]  \
  [get_cells {soc/soc_cpu_genblk1.pcpi_mul_rd_reg[63]}]  \
  [get_cells soc/soc_cpu_genblk1.pcpi_mul_shift_out_reg]  \
  [get_cells soc/soc_cpu_is_compare_reg]  \
  [get_cells soc/soc_cpu_is_lbu_lhu_lw_reg]  \
  [get_cells soc/soc_cpu_is_slti_blt_slt_reg]  \
  [get_cells soc/soc_cpu_is_sltiu_bltu_sltu_reg]  \
  [get_cells soc/soc_cpu_last_mem_valid_reg]  \
  [get_cells soc/soc_cpu_pcpi_timeout_reg]  \
  [get_cells {soc/soc_cpu_reg_out_reg[0]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[2]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[9]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[22]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[23]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[28]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[29]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[30]}]  \
  [get_cells {soc/soc_cpu_reg_out_reg[31]}]  \
  [get_cells soc/soc_spimemio_xfer_io1_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io3_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_last_fetch_reg]  \
  [get_cells soc/soc_spimemio_xfer_xfer_ddr_q_reg]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[0]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[1]}]  \
  [get_cells {soc/soc_spimemio_xfer_xfer_tag_q_reg[2]}]  \
  [get_cells soc/soc_cpu_is_lui_auipc_jal_jalr_addi_add_sub_reg]  \
  [get_cells soc/soc_spimemio_xfer_io0_90_reg]  \
  [get_cells soc/soc_spimemio_xfer_io2_90_reg]  \
  [get_cells {soc/soc_cpu_mem_rdata_q_reg[14]}]  \
  [get_cells {soc/soc_cpu_cpu_state_reg[3]}]  \
  [get_cells soc/soc_cpu_mem_la_secondword_reg]  \
  [get_cells soc/soc_cpu_is_beq_bne_blt_bge_bltu_bgeu_reg] ]
group_path -weight 1.000000 -name I2O -from [list \
  [get_ports clk]  \
  [get_ports ser_rx]  \
  [get_ports flash_io0]  \
  [get_ports flash_io1]  \
  [get_ports flash_io2]  \
  [get_ports flash_io3] ] -to [list \
  [get_ports ser_tx]  \
  [get_ports led1]  \
  [get_ports led2]  \
  [get_ports led3]  \
  [get_ports led4]  \
  [get_ports led5]  \
  [get_ports ledr_n]  \
  [get_ports ledg_n]  \
  [get_ports flash_csb]  \
  [get_ports flash_clk]  \
  [get_ports flash_io0]  \
  [get_ports flash_io1]  \
  [get_ports flash_io2]  \
  [get_ports flash_io3] ]
set_clock_gating_check -setup 0.0 
