# ğŸ‘‹ Hi, I'm Srishanth Pathakamuri

ğŸ“ **Electronics and Communication Engineering Student**  
ğŸ“ RGUKT Nuzvid  
ğŸ’¡ Passionate about **VLSI Design**, **Digital Systems**, and **Semiconductor Technology**  

---

## ğŸš€ About Me

I am a highly motivated and curious ECE student with a deep passion for the **VLSI industry**. My academic journey is driven by a strong interest in **chip design**, **digital logic**, and **hardware development**. I actively seek opportunities to gain **hands-on experience** through academic projects, self-learning, and practical tool exposure.

I aim to contribute meaningfully to the future of chip and system design by continuously sharpening my technical skills and staying aligned with the evolving VLSI ecosystem.

---

## ğŸ§  Technical Skills

### ğŸ“Œ VLSI & Digital Design
- âœ… Digital Electronics
- âœ… Verilog HDL
- âœ… RTL Design & Simulation
- âœ… SystemVerilog (Basics)
- âœ… FSMs, Multipliers, ALUs, Adders

### ğŸ› ï¸ Tools & Technologies
- **Xilinx Vivado** (FPGA Design & Simulation)
- **LTSpice** (Analog Circuit Simulation)
- **MATLAB** (Signal Processing & Simulation)

### ğŸ’» Programming Languages
- `C`
- `C++`
- `Python`

---

## ğŸ“‚ Projects & Learning

I actively work on:
- âœ… Digital System Designs using Verilog/SystemVerilog
- âœ… Mini-projects involving Design and Verification

Stay tuned! Iâ€™ll be sharing these in my repositories soon. ğŸš§


## ğŸ“« Connect With Me

- ğŸ“§ Email: `srishanthpathakamuri09@gmail.com`
- ğŸ”— LinkedIn: [Srishanth Pathakamuri](https://www.linkedin.com/in/srishanth-pathakamuri)

---

> *â€œStay curious. Stay designing. Stay digital.â€* ğŸ’¡
