/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire [11:0] _02_;
  reg [6:0] _03_;
  reg [4:0] _04_;
  reg [17:0] _05_;
  wire [15:0] _06_;
  wire [14:0] _07_;
  wire [3:0] celloutsig_0_0z;
  wire [36:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_25z;
  wire [39:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = celloutsig_0_34z[4] | ~(celloutsig_0_26z[7]);
  assign celloutsig_0_23z = celloutsig_0_6z[2] | ~(celloutsig_0_17z[3]);
  assign celloutsig_0_18z = _00_ | celloutsig_0_0z[1];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= celloutsig_1_0z[6:0];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 5'h00;
    else _04_ <= celloutsig_1_4z[4:0];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 18'h00000;
    else _05_ <= { celloutsig_0_6z[14:3], celloutsig_0_1z };
  reg [15:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 16'h0000;
    else _14_ <= { in_data[28:18], celloutsig_0_14z };
  assign { _06_[15:12], _00_, _06_[10], _01_[12:4], _06_[0] } = _14_;
  reg [14:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 15'h0000;
    else _15_ <= celloutsig_0_6z[15:1];
  assign { _02_, _07_[2:0] } = _15_;
  assign celloutsig_1_8z = celloutsig_1_4z[6:0] & { celloutsig_1_4z[8:3], celloutsig_1_6z };
  assign celloutsig_0_25z = { celloutsig_0_20z, _06_[15:12], _00_, _06_[10], _01_[12:4], _06_[0], celloutsig_0_3z } & { celloutsig_0_11z[19:10], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_32z = celloutsig_0_25z[12:2] & _05_[14:4];
  assign celloutsig_0_26z = { celloutsig_0_25z[17:3], celloutsig_0_17z, celloutsig_0_7z, _06_[15:12], _00_, _06_[10], _01_[12:4], _06_[0] } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_12z[9:3], celloutsig_0_9z } === in_data[82:75];
  assign celloutsig_0_2z = in_data[95:76] === { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[33:32], celloutsig_0_1z, celloutsig_0_2z } > { in_data[73:69], celloutsig_0_0z };
  assign celloutsig_0_60z = ! celloutsig_0_41z[5:2];
  assign celloutsig_1_3z = ! { celloutsig_1_2z[7], celloutsig_1_1z };
  assign celloutsig_0_7z = ! { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_9z = ! { in_data[71:67], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_13z = ! celloutsig_0_1z[4:1];
  assign celloutsig_1_12z = _04_[2] & ~(celloutsig_1_8z[1]);
  assign celloutsig_0_41z = { _02_[10:0], _07_[2:0] } % { 1'h1, celloutsig_0_17z[4:0], celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[159:152] % { 1'h1, in_data[169:163] };
  assign celloutsig_0_17z = _05_[17:10] % { 1'h1, in_data[65:59] };
  assign celloutsig_0_12z = { celloutsig_0_8z[1:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } * { in_data[49:40], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_18z = - { celloutsig_1_9z[7:3], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[5:1] };
  assign celloutsig_0_4z = in_data[76:74] << celloutsig_0_1z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_0z[1:0], celloutsig_0_2z } << celloutsig_0_0z[3:1];
  assign celloutsig_1_1z = celloutsig_1_0z[6:0] << in_data[142:136];
  assign celloutsig_1_2z = { in_data[171:164], celloutsig_1_1z } << { in_data[178:171], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[109:108], celloutsig_1_1z } << { celloutsig_1_2z[10:3], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_2z[13:4], celloutsig_1_6z } << { _03_[3:1], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[92:87] << in_data[94:89];
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_2z } << { celloutsig_0_11z[30:27], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[33:30] >> in_data[18:15];
  assign celloutsig_1_19z = celloutsig_1_9z[10:1] >> { celloutsig_1_18z[15:8], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_7z } >> _05_[17:11];
  assign celloutsig_0_22z = in_data[28:25] >> celloutsig_0_0z;
  assign celloutsig_0_34z = { celloutsig_0_20z[6:1], celloutsig_0_23z, celloutsig_0_9z } <<< { celloutsig_0_32z[3:1], celloutsig_0_14z };
  assign celloutsig_0_8z = celloutsig_0_6z[9:7] <<< { celloutsig_0_6z[11:10], celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[71:59], celloutsig_0_1z } - in_data[80:62];
  assign celloutsig_0_11z = { celloutsig_0_6z[17:0], _05_, celloutsig_0_7z } - { in_data[23:10], celloutsig_0_0z, celloutsig_0_7z, _05_ };
  assign _01_[3:0] = { celloutsig_0_8z, celloutsig_0_21z };
  assign { _06_[11], _06_[9:1] } = { _00_, _01_[12:4] };
  assign _07_[14:3] = _02_;
  assign { out_data[146:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
