ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50              		.loc 1 43 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 63;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 24 is_stmt 0 view .LVU8
  56 001a 3F22     		movs	r2, #63
  57 001c 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 45 3 is_stmt 1 view .LVU9
  59              		.loc 1 45 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 100;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 21 is_stmt 0 view .LVU12
  63 0020 6422     		movs	r2, #100
  64 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 47 3 is_stmt 1 view .LVU13
  66              		.loc 1 47 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU15
  69              		.loc 1 48 32 is_stmt 0 view .LVU16
  70 0026 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 49 3 is_stmt 1 view .LVU17
  72              		.loc 1 49 7 is_stmt 0 view .LVU18
  73 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 49 6 view .LVU19
  76 002c 90B9     		cbnz	r0, .L6
  77              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 53 3 is_stmt 1 view .LVU20
  79              		.loc 1 53 34 is_stmt 0 view .LVU21
  80 002e 4FF48053 		mov	r3, #4096
  81 0032 0293     		str	r3, [sp, #8]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 54 3 is_stmt 1 view .LVU22
  83              		.loc 1 54 7 is_stmt 0 view .LVU23
  84 0034 02A9     		add	r1, sp, #8
  85 0036 0C48     		ldr	r0, .L9
  86 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 54 6 view .LVU24
  89 003c 68B9     		cbnz	r0, .L7
  90              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 58 3 is_stmt 1 view .LVU25
  92              		.loc 1 58 37 is_stmt 0 view .LVU26
  93 003e 0023     		movs	r3, #0
  94 0040 0093     		str	r3, [sp]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 59 3 is_stmt 1 view .LVU27
  96              		.loc 1 59 33 is_stmt 0 view .LVU28
  97 0042 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 60 3 is_stmt 1 view .LVU29
  99              		.loc 1 60 7 is_stmt 0 view .LVU30
 100 0044 6946     		mov	r1, sp
 101 0046 0848     		ldr	r0, .L9
 102 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 60 6 view .LVU31
 105 004c 40B9     		cbnz	r0, .L8
 106              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 4


  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 107              		.loc 1 68 1 view .LVU32
 108 004e 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0050 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 117              		.loc 1 51 5 is_stmt 1 view .LVU33
 118 0054 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 0058 E9E7     		b	.L2
 121              	.L7:
  56:Core/Src/tim.c ****   }
 122              		.loc 1 56 5 view .LVU34
 123 005a FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 005e EEE7     		b	.L3
 126              	.L8:
  62:Core/Src/tim.c ****   }
 127              		.loc 1 62 5 view .LVU35
 128 0060 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 68 1 is_stmt 0 view .LVU36
 131 0064 F3E7     		b	.L1
 132              	.L10:
 133 0066 00BF     		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Base_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	HAL_TIM_Base_MspInit:
 148              	.LVL6:
 149              	.LFB66:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 150              		.loc 1 71 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 155              		.loc 1 73 3 view .LVU38
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 5


 156              		.loc 1 73 20 is_stmt 0 view .LVU39
 157 0000 0368     		ldr	r3, [r0]
 158              		.loc 1 73 5 view .LVU40
 159 0002 B3F1804F 		cmp	r3, #1073741824
 160 0006 00D0     		beq	.L17
 161 0008 7047     		bx	lr
 162              	.L17:
  71:Core/Src/tim.c **** 
 163              		.loc 1 71 1 view .LVU41
 164 000a 82B0     		sub	sp, sp, #8
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 8
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 167              		.loc 1 79 5 is_stmt 1 view .LVU42
 168              	.LBB2:
 169              		.loc 1 79 5 view .LVU43
 170              		.loc 1 79 5 view .LVU44
 171 000c 03F50433 		add	r3, r3, #135168
 172 0010 DA69     		ldr	r2, [r3, #28]
 173 0012 42F00102 		orr	r2, r2, #1
 174 0016 DA61     		str	r2, [r3, #28]
 175              		.loc 1 79 5 view .LVU45
 176 0018 DB69     		ldr	r3, [r3, #28]
 177 001a 03F00103 		and	r3, r3, #1
 178 001e 0193     		str	r3, [sp, #4]
 179              		.loc 1 79 5 view .LVU46
 180 0020 019B     		ldr	r3, [sp, #4]
 181              	.LBE2:
 182              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c **** }
 183              		.loc 1 84 1 is_stmt 0 view .LVU48
 184 0022 02B0     		add	sp, sp, #8
 185              	.LCFI5:
 186              		.cfi_def_cfa_offset 0
 187              		@ sp needed
 188 0024 7047     		bx	lr
 189              		.cfi_endproc
 190              	.LFE66:
 192              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_TIM_Base_MspDeInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu softvfp
 200              	HAL_TIM_Base_MspDeInit:
 201              	.LVL7:
 202              	.LFB67:
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 6


  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  87:Core/Src/tim.c **** {
 203              		.loc 1 87 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 208              		.loc 1 89 3 view .LVU50
 209              		.loc 1 89 20 is_stmt 0 view .LVU51
 210 0000 0368     		ldr	r3, [r0]
 211              		.loc 1 89 5 view .LVU52
 212 0002 B3F1804F 		cmp	r3, #1073741824
 213 0006 00D0     		beq	.L20
 214              	.L18:
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  94:Core/Src/tim.c ****     /* Peripheral clock disable */
  95:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 215              		.loc 1 100 1 view .LVU53
 216 0008 7047     		bx	lr
 217              	.L20:
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 218              		.loc 1 95 5 is_stmt 1 view .LVU54
 219 000a 034A     		ldr	r2, .L21
 220 000c D369     		ldr	r3, [r2, #28]
 221 000e 23F00103 		bic	r3, r3, #1
 222 0012 D361     		str	r3, [r2, #28]
 223              		.loc 1 100 1 is_stmt 0 view .LVU55
 224 0014 F8E7     		b	.L18
 225              	.L22:
 226 0016 00BF     		.align	2
 227              	.L21:
 228 0018 00100240 		.word	1073876992
 229              		.cfi_endproc
 230              	.LFE67:
 232              		.global	htim2
 233              		.section	.bss.htim2,"aw",%nobits
 234              		.align	2
 235              		.set	.LANCHOR0,. + 0
 238              	htim2:
 239 0000 00000000 		.space	72
 239      00000000 
 239      00000000 
 239      00000000 
 239      00000000 
 240              		.text
 241              	.Letext0:
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 7


 242              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 243              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 244              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 245              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 246              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 247              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 248              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 249              		.file 9 "Core/Inc/main.h"
 250              		.file 10 "Core/Inc/tim.h"
ARM GAS  C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:16     .text.MX_TIM2_Init:00000000 $t
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:135    .text.MX_TIM2_Init:00000068 $d
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:140    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:147    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:193    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:200    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:228    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:238    .bss.htim2:00000000 htim2
C:\Users\tktof\AppData\Local\Temp\cc3p2w19.s:234    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
