1707211229 0 1707211229 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/HV_lay_test1/HV_lay_test1_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
1707135550 0 1707135550 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv" "lvsbrowser" "" "" "" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv/" "auCdl" "auCdl schematic cmos_sch" "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/PvsLVS/inv_hv/lay_cellMap.txt" "" "" "" "" true
1707120823 0 1707120823 "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/layoutverification/pvs_drc/inv_hv/inv_hv_drc.err" "drcbrowser" "" "" "" "" "" "" "" "" "" "" "" true
