

================================================================
== Vitis HLS Report for 'beamformer_top'
================================================================
* Date:           Sat Feb 28 17:35:08 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        beamforming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5133|     5133|  17.093 us|  17.093 us|  5134|  5134|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_beamformer_top_Pipeline_weight_load_fu_116      |beamformer_top_Pipeline_weight_load      |     4098|     4098|  13.646 us|  13.646 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_beamformer_top_Pipeline_subcarrier_loop_fu_136  |beamformer_top_Pipeline_subcarrier_loop  |     1029|     1029|   3.427 us|   3.427 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%weights_re = alloca i64 1" [beamformer.cpp:106]   --->   Operation 8 'alloca' 'weights_re' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%weights_re_1 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 9 'alloca' 'weights_re_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%weights_re_2 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 10 'alloca' 'weights_re_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%weights_re_3 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 11 'alloca' 'weights_re_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%weights_im = alloca i64 1" [beamformer.cpp:106]   --->   Operation 12 'alloca' 'weights_im' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%weights_im_1 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 13 'alloca' 'weights_im_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%weights_im_2 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 14 'alloca' 'weights_im_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%weights_im_3 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 15 'alloca' 'weights_im_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 16 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 17 [2/2] (0.07ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_weight_load, i16 %weights_im_3, i16 %weights_im_2, i16 %weights_im_1, i16 %weights_im, i16 %weights_re_3, i16 %weights_re_2, i16 %weights_re_1, i16 %weights_re, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 18 [1/2] (1.67ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_weight_load, i16 %weights_im_3, i16 %weights_im_2, i16 %weights_im_1, i16 %weights_im, i16 %weights_re_3, i16 %weights_re_2, i16 %weights_re_1, i16 %weights_re, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.07>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.07ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_subcarrier_loop, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, i16 %weights_re, i16 %weights_im, i16 %weights_re_1, i16 %weights_im_1, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, i16 %weights_re_2, i16 %weights_im_2, i16 %weights_re_3, i16 %weights_im_3, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.18>
ST_6 : Operation 22 [1/2] (1.18ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_subcarrier_loop, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, i16 %weights_re, i16 %weights_im, i16 %weights_re_1, i16 %weights_im_1, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, i16 %weights_re_2, i16 %weights_im_2, i16 %weights_re_3, i16 %weights_im_3, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln89 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [beamformer.cpp:89]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln89 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [beamformer.cpp:89]   --->   Operation 24 'specinterface' 'specinterface_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_0_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_0_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_0_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_0_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_1_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_1_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_1_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_1_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_0_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_0_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_0_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_0_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_1_V_data_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_1_V_keep_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_1_V_strb_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_1_V_last_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_stream_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_stream_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 0, i1 %out_stream_1_V_last_V, i1 0, i1 0, void @empty_2" [beamformer.cpp:121]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 0, i1 %out_stream_0_V_last_V, i1 0, i1 0, void @empty_3" [beamformer.cpp:121]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 0, i1 %in_stream_1_V_last_V, i1 0, i1 0, void @empty_4" [beamformer.cpp:121]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 0, i1 %in_stream_0_V_last_V, i1 0, i1 0, void @empty_5" [beamformer.cpp:121]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6" [beamformer.cpp:121]   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [beamformer.cpp:201]   --->   Operation 55 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_re                (alloca             ) [ 00111110]
weights_re_1              (alloca             ) [ 00111110]
weights_re_2              (alloca             ) [ 00111110]
weights_re_3              (alloca             ) [ 00111110]
weights_im                (alloca             ) [ 00111110]
weights_im_1              (alloca             ) [ 00111110]
weights_im_2              (alloca             ) [ 00111110]
weights_im_3              (alloca             ) [ 00111110]
empty                     (wait               ) [ 00000000]
call_ln0                  (call               ) [ 00000000]
empty_21                  (wait               ) [ 00000000]
empty_22                  (wait               ) [ 00000000]
call_ln0                  (call               ) [ 00000000]
spectopmodule_ln89        (spectopmodule      ) [ 00000000]
specinterface_ln89        (specinterface      ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specinterface_ln0         (specinterface      ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000]
specaxissidechannel_ln121 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln121 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln121 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln121 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln121 (specaxissidechannel) [ 00000000]
ret_ln201                 (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_0_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_0_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_0_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_1_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_1_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_1_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_stream_1_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_0_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_0_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_0_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_0_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_1_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_1_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_stream_1_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_stream_1_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_stream_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_stream_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_stream_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_stream_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beamformer_top_Pipeline_weight_load"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beamformer_top_Pipeline_subcarrier_loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="weights_re_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_re/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weights_re_1_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_re_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weights_re_2_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_re_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weights_re_3_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_re_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="weights_im_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_im/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weights_im_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_im_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weights_im_2_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_im_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weights_im_3_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_im_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_beamformer_top_Pipeline_weight_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="9" bw="32" slack="0"/>
<pin id="127" dir="0" index="10" bw="4" slack="0"/>
<pin id="128" dir="0" index="11" bw="4" slack="0"/>
<pin id="129" dir="0" index="12" bw="1" slack="0"/>
<pin id="130" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_beamformer_top_Pipeline_subcarrier_loop_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="0"/>
<pin id="143" dir="0" index="6" bw="4" slack="0"/>
<pin id="144" dir="0" index="7" bw="4" slack="0"/>
<pin id="145" dir="0" index="8" bw="1" slack="0"/>
<pin id="146" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="13" bw="32" slack="0"/>
<pin id="151" dir="0" index="14" bw="4" slack="0"/>
<pin id="152" dir="0" index="15" bw="4" slack="0"/>
<pin id="153" dir="0" index="16" bw="1" slack="0"/>
<pin id="154" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="21" bw="32" slack="0"/>
<pin id="159" dir="0" index="22" bw="4" slack="0"/>
<pin id="160" dir="0" index="23" bw="4" slack="0"/>
<pin id="161" dir="0" index="24" bw="1" slack="0"/>
<pin id="162" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="136" pin=13"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="136" pin=14"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="136" pin=15"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="136" pin=16"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="136" pin=21"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="136" pin=22"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="136" pin=23"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="136" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_0_V_data_V | {5 6 }
	Port: out_stream_0_V_keep_V | {5 6 }
	Port: out_stream_0_V_strb_V | {5 6 }
	Port: out_stream_0_V_last_V | {5 6 }
	Port: out_stream_1_V_data_V | {5 6 }
	Port: out_stream_1_V_keep_V | {5 6 }
	Port: out_stream_1_V_strb_V | {5 6 }
	Port: out_stream_1_V_last_V | {5 6 }
 - Input state : 
	Port: beamformer_top : in_stream_0_V_data_V | {5 6 }
	Port: beamformer_top : in_stream_0_V_keep_V | {5 6 }
	Port: beamformer_top : in_stream_0_V_strb_V | {5 6 }
	Port: beamformer_top : in_stream_0_V_last_V | {5 6 }
	Port: beamformer_top : in_stream_1_V_data_V | {5 6 }
	Port: beamformer_top : in_stream_1_V_keep_V | {5 6 }
	Port: beamformer_top : in_stream_1_V_strb_V | {5 6 }
	Port: beamformer_top : in_stream_1_V_last_V | {5 6 }
	Port: beamformer_top : weight_stream_V_data_V | {2 3 }
	Port: beamformer_top : weight_stream_V_keep_V | {2 3 }
	Port: beamformer_top : weight_stream_V_strb_V | {2 3 }
	Port: beamformer_top : weight_stream_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   |   grp_beamformer_top_Pipeline_weight_load_fu_116   |    0    |    0    |    57   |    49   |
|          | grp_beamformer_top_Pipeline_subcarrier_loop_fu_136 |    16   |  3.416  |   1497  |   1652  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    16   |  3.416  |   1554  |   1701  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
| weights_im |    1   |    0   |    0   |    0   |
|weights_im_1|    1   |    0   |    0   |    0   |
|weights_im_2|    1   |    0   |    0   |    0   |
|weights_im_3|    1   |    0   |    0   |    0   |
| weights_re |    1   |    0   |    0   |    0   |
|weights_re_1|    1   |    0   |    0   |    0   |
|weights_re_2|    1   |    0   |    0   |    0   |
|weights_re_3|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    8   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    3   |  1554  |  1701  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   16   |    3   |  1554  |  1701  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
