# This is a complex makefile that is used to build projects with multiple dependencies and specific commands for each target.

# Declaration of variables.
CC := gcc
CFLAGS := -Wall -Werror
TARGET := main

# Default target that will be executed if no target is specified.
.PHONY: all
all: $(TARGET)

# Target for compiling all object files.
.PHONY: objects
objects:
	$(CC) $(CFLAGS) -c main.c -o main.o
	$(CC) $(CFLAGS) -c helper.c -o helper.o
	$(CC) $(CFLAGS) -c utils.c -o utils.o

# Target for linking objects and creating executable.
$(TARGET): objects
	$(CC) $(CFLAGS) main.o helper.o utils.o -o $@

# Dependency rule for main.o.
main.o: helper.h utils.h

# Dependency rule for helper.o.
helper.o: helper.h

# Dependency rule for utils.o.
utils.o: utils.h

# Target for cleaning up object files and executable.
.PHONY: clean
clean:
	rm -f $(TARGET) *.o

# Target for removing all files and starting fresh.
.PHONY: distclean
distclean: clean
	rm -rf build