// Seed: 3342242146
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  tri0  id_2
);
  always
    if (id_2) foreach (id_4) id_1 <= -1'd0;
    else id_1 <= -1'b0;
  assign module_1.id_3 = 0;
  assign id_1 = (-1);
  generate
    assign id_1 = -1;
  endgenerate
  wire id_5;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output logic id_3,
    input tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7
);
  bit id_9;
  always id_3 <= |1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1
  );
  logic id_10, id_11;
  uwire id_12;
  wire  id_13;
  assign id_12 = -1;
  always id_9 <= 1;
  wire id_14;
  assign id_10 = 1;
  always id_0 = id_7;
  wire id_15;
  assign id_3 = id_10;
  wire id_16;
endmodule
