// Seed: 2672941085
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5, id_6;
  module_0();
  always @(negedge 1);
endmodule
module module_2 (
    input wire  id_0,
    input logic id_1
);
  assign id_3 = id_1;
  always wait ((1 != 1'h0)) if (1) id_3 <= 1;
  id_4(
      1
  ); module_0();
endmodule
