EDA Netlist Writer report for fadc1440_top
Sat Dec 01 00:35:38 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                 ;
+------------------------------------+---------------------------------------+
; EDA Netlist Writer Status          ; Successful - Sat Dec 01 00:35:38 2018 ;
; Revision Name                      ; fadc1440_top                          ;
; Top-level Entity Name              ; fadc1440_top                          ;
; Family                             ; Cyclone IV E                          ;
; Simulation Files Creation          ; Successful                            ;
; Board Boundary Scan Files Creation ; Successful                            ;
+------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate functional simulation netlist                                                            ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                               ;
+----------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                          ;
+----------------------------------------------------------------------------------------------------------+
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_7_1200mv_85c_slow.vho      ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_7_1200mv_0c_slow.vho       ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_min_1200mv_0c_fast.vho     ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top.vho                        ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_7_1200mv_85c_vhd_slow.sdo  ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_7_1200mv_0c_vhd_slow.sdo   ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_min_1200mv_0c_vhd_fast.sdo ;
; Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/fadc1440_top_vhd.sdo                    ;
+----------------------------------------------------------------------------------------------------------+


+--------------------------------------+
; Board-Level Settings                 ;
+----------------------------+---------+
; Option                     ; Setting ;
+----------------------------+---------+
; Board Boundary Scan Format ; BSDL    ;
+----------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                  ;
+----------------------------------------------------------------------------------------------+
; Generated Files                                                                              ;
+----------------------------------------------------------------------------------------------+
; Board Boundary Scan                                                                          ;
;     Z:/WorkSpace/Work/Elec-RD/TPC-FADC-ASIC/VHDL-20140702/output_files/EP4CE40F23C7_post.bsd ;
+----------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sat Dec 01 00:34:23 2018
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off fadc1440 -c fadc1440_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file fadc1440_top_7_1200mv_85c_slow.vho in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_7_1200mv_0c_slow.vho in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_min_1200mv_0c_fast.vho in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top.vho in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_7_1200mv_85c_vhd_slow.sdo in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_7_1200mv_0c_vhd_slow.sdo in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_min_1200mv_0c_vhd_fast.sdo in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file fadc1440_top_vhd.sdo in folder "Z:/WorkSpace/Work/Elec-RD/TPC-FADC/VHDL-R4MR/simulation/modelsim/" for EDA simulation tool
Info: TOTAL BSCAN REGISTERS IS 544
Info: TOTAL IO PAD COUNT IS 536
Warning: New Pin Type UDCLK
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Warning: New Pin Type Dedicated Clock
Info: EP4CE40F23 has 544 JTAG SEQUENCE AVAILABLE
Info (199065): Generated Boundary-Scan Description Language output file Z:/WorkSpace/Work/Elec-RD/TPC-FADC-ASIC/VHDL-20140702/output_files/EP4CE40F23C7_post.bsd for board-level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 827 megabytes
    Info: Processing ended: Sat Dec 01 00:35:39 2018
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:12


