{
  "main": {
    "id": "6dba3a095bcc3dd9",
    "type": "split",
    "children": [
      {
        "id": "f33be75f00eeae7c",
        "type": "tabs",
        "children": [
          {
            "id": "956b0b56323b3837",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Sistemas electronicos y Digitales/Verilog - Descripción de un full-adder.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "ffe5a8a1b0b522f3",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Various LaTEX & md Transcrips/Taller 8, Física.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "e44340f690e982de",
            "type": "leaf",
            "state": {
              "type": "graph",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "da87361ef9069759",
    "type": "split",
    "children": [
      {
        "id": "ce32b74d8bce193d",
        "type": "tabs",
        "children": [
          {
            "id": "ea20a3b7a96e8be7",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "8f6b77727040df2a",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "39696e9f420f0842",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "38521b70b2f9b9d4",
    "type": "split",
    "children": [
      {
        "id": "cc3c94aee3e80ae3",
        "type": "tabs",
        "children": [
          {
            "id": "c6b3822f72d57b4d",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Sistemas electronicos y Digitales/Verilog - Descripción de un full-adder.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "3929974194b5d425",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Sistemas electronicos y Digitales/Verilog - Descripción de un full-adder.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "6974c66e24e29a3f",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "760b3e34d083e5fb",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Sistemas electronicos y Digitales/Verilog - Descripción de un full-adder.md"
              }
            }
          },
          {
            "id": "bac9ebff5bac2290",
            "type": "leaf",
            "state": {
              "type": "calendar",
              "state": {}
            }
          },
          {
            "id": "5b7ada123d03ce47",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          }
        ],
        "currentTab": 5
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "left-ribbon": {
    "hiddenItems": {
      "table-editor-obsidian:Advanced Tables Toolbar": false,
      "obsidian-matrix:Obsidian Matrix": false,
      "templater-obsidian:Templater": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-importer:Open Importer": false,
      "webpage-html-export:Export Vault to HTML": false,
      "copilot:Copilot Chat": false
    }
  },
  "active": "956b0b56323b3837",
  "lastOpenFiles": [
    "Various LaTEX & md Transcrips/Química - Estequimetría y reactivo límitante.md",
    "Various LaTEX & md Transcrips/Taller 8, Física.md",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016224637.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016223548.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016213017.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016213010.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016194916.png",
    "Various LaTEX & md Transcrips/Taller 7, Física.md",
    "Física S 8- 16/Física S9 C2.md",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231016193247.png",
    "index.md",
    "Fundamentos en Redes/Pre-Semana 8/OSI-Model.md",
    "Física S 8- 16/Física.md",
    "Física S 8- 16/Laboratorios S 9 -16.md",
    "ToDo.md",
    "Sistemas electronicos y Digitales/Verilog - Descripción de un full-adder.md",
    "Sistemas electronicos y Digitales/Sistemas E.Digit.md",
    "Sistemas electronicos y Digitales/Lab - Instrucción Quartus.md",
    "Fundamentos en Redes/S9C1 - Eficiencia de transmisión. (Repaso Prob, BER, Eficiencia y MSS).md",
    "Fundamentos en Redes/Fundamentos en Redes.md",
    "Fundamentos en Redes/Pre-Semana 8/UDP y TCP.md",
    "Fundamentos en Redes/Pre-Semana 8/Retrasos.md",
    "Fundamentos en Redes/Pre-Semana 8/Metodos RTT y Throughput.md",
    "Fundamentos en Redes/Pre-Semana 8/Estadisticas Retrasos Y Tiempos de espera.md",
    "Fundamentos en Redes/Pre-Semana 8/Calculos para RTT de TCP.md",
    "Física S 8- 16/Media/Pasted image 20231012105712.png",
    "Física S 8- 16/Media",
    "Física S 8- 16/Fuerzas Conservativas.md",
    "Fundamentos en Redes/OSI-Model.md",
    "Fundamentos en Redes/Metodos RTT y Throughput.md",
    "Fundamentos en Redes/Estadisticas Retrasos Y Tiempos de espera.md",
    "Fundamentos en Redes/Calculos para RTT de TCP.md",
    "Fundamentos en Redes/Retrasos.md",
    "Fundamentos en Redes/UDP y TCP.md",
    "Fundamentos en Redes/OUTPUT/index.html",
    "Fundamentos en Redes/OUTPUT/data.json",
    "Fundamentos en Redes/OUTPUT/pages/UDP y TCP.html",
    "Fundamentos en Redes/OUTPUT/pages/Retrasos.html",
    "Fundamentos en Redes/OUTPUT/pages/Metodos RTT y Throughput.html",
    "Fundamentos en Redes/OUTPUT/pages/Fundamentos en Redes.html",
    "Fundamentos en Redes/OUTPUT/pages/Examen 1.html",
    "Fundamentos en Redes/OUTPUT/pages/Estadisticas Retrasos Y Tiempos de espera.html",
    "Fundamentos en Redes/attachment.tmp",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231009181416.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231009180043.png",
    "Various LaTEX & md Transcrips/Media/Pasted image 20231009173726.png",
    "General - ToDo.canvas",
    "Untitled.canvas"
  ]
}