;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @21
	DJN -7, @-20
	ADD -7, <-20
	SUB -7, <-20
	SUB -7, <-20
	DAT <0, #-0
	SLT @270, 1
	ADD <-30, 9
	SLT @270, 1
	SLT 0, @21
	DJN -7, @-20
	JMZ 10, 30
	SUB @127, 103
	SUB 179, -100
	DJN -67, @-20
	SUB @127, 100
	ADD 10, 30
	SPL 0, <332
	SPL -709, <-600
	SLT 0, @21
	SLT 0, @21
	ADD 10, 30
	DAT <0, #-0
	JMZ -30, 9
	ADD @127, 103
	SLT @270, 1
	SPL -709, <-600
	DJN 300, 90
	ADD @0, @2
	ADD 10, 30
	ADD 670, 30
	SLT @270, 1
	SLT @270, 1
	SPL -700, -409
	SPL -700, -409
	CMP @127, 100
	SPL 0, <332
	CMP 7, <210
	ADD -7, <-20
	ADD 270, 30
	DJN -67, @-20
	ADD 3, 321
	SLT <300, 90
	CMP -7, <-420
	CMP @127, 100
	MOV -4, <-20
	MOV -4, <-20
