<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 586</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:6px;font-family:Times;color:#0860a8;}
	.ft08{font-size:8px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:8px;line-height:13px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page586-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce586.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">17-12&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">DEBUG,&#160;BRANCH&#160;PROFILE,&#160;TSC,&#160;AND RESOURCE&#160;MONITORING&#160;FEATURES</p>
<p style="position:absolute;top:447px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:448px;left:93px;white-space:nowrap" class="ft09"><b>BTS_OFF_OS&#160;(branch&#160;trace&#160;off&#160;in&#160;privileged&#160;code)&#160;flag&#160;(bit&#160;9)&#160;—&#160;</b>When set,&#160;BTS or BTM is skipped&#160;if&#160;CPL&#160;<br/>is&#160;0.&#160;See<a href="o_fe12b1e2a880e0ce-608.html">&#160;Section&#160;17.11.2</a>.</p>
<p style="position:absolute;top:486px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:487px;left:93px;white-space:nowrap" class="ft09"><b>BTS_OFF_USR (branch trace&#160;off in user&#160;code) flag&#160;(bit 10)&#160;—&#160;</b>When set, BTS&#160;or&#160;BTM is skipped&#160;if CPL is&#160;<br/>greater than 0.&#160;See<a href="o_fe12b1e2a880e0ce-608.html">&#160;Section 17.11.2.</a></p>
<p style="position:absolute;top:525px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:526px;left:93px;white-space:nowrap" class="ft09"><b>FREEZE_LBRS_ON_PMI flag (bit&#160;11) —&#160;</b>When&#160;set, the LBR&#160;stack is frozen on&#160;a&#160;hardware PMI&#160;request (e.g.&#160;<br/>when a counter&#160;overflows and&#160;is&#160;configured&#160;to trigger PMI).&#160;Se<a href="o_fe12b1e2a880e0ce-588.html">e Section&#160;17.4.7</a>&#160;for&#160;details.</p>
<p style="position:absolute;top:564px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:565px;left:93px;white-space:nowrap" class="ft09"><b>FREEZE_PERFMON_ON_PMI flag&#160;(bit 12)&#160;—&#160;</b>When&#160;set,&#160;the performance&#160;counters&#160;(IA32_PMCx&#160;and&#160;<br/>IA32_FIXED_CTRx) are&#160;frozen&#160;on&#160;a&#160;PMI request. S<a href="o_fe12b1e2a880e0ce-588.html">ee Section&#160;17.4.7&#160;</a>for&#160;details.&#160;</p>
<p style="position:absolute;top:603px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:604px;left:93px;white-space:nowrap" class="ft09"><b>FREEZE_WHILE_SMM_EN (bit 14)&#160;—&#160;</b>If&#160;this&#160;bit&#160;is&#160;set,&#160;upon&#160;the&#160;delivery&#160;of&#160;an&#160;SMI,&#160;the&#160;processor&#160;will&#160;clear&#160;all&#160;<br/>the&#160;enable&#160;bits of IA32_PERF_GLOBAL_CTRL,&#160;save&#160;a copy of the&#160;content of&#160;IA32_DEBUGCTL and disable&#160;LBR,&#160;<br/>BTF,&#160;TR,&#160;and&#160;BTS fields of IA32_DEBUGCTL before transferring&#160;control&#160;to&#160;the&#160;SMI handler.&#160;Subsequently, the&#160;<br/>enable bits of IA32_PERF_GLOBAL_CTRL&#160;will be&#160;set&#160;to&#160;1,&#160;the saved&#160;copy&#160;of&#160;IA32_DEBUGCTL prior to SMI&#160;<br/>delivery will be restored, after&#160;the SMI handler issues&#160;RSM&#160;to complete&#160;its&#160;service. Note&#160;that system software&#160;<br/>must check&#160;if&#160;the processor supports the&#160;IA32_DEBUGCTL.FREEZE_WHILE_SMM_EN control&#160;bit.&#160;<br/>IA32_DEBUGCTL.FREEZE_WHILE_SMM_EN is&#160;supported if&#160;<br/>IA32_PERF_CAPABILITIES.FREEZE_WHILE_SMM[Bit&#160;12]&#160;is reporting 1.&#160;See<a href="o_fe12b1e2a880e0ce-741.html">&#160;Section 18.18</a>&#160;for details of&#160;<br/>detecting&#160;the presence&#160;of IA32_PERF_CAPABILITIES&#160;MSR.</p>
<p style="position:absolute;top:758px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:759px;left:93px;white-space:nowrap" class="ft09"><b>RTM (bit&#160;15)</b>&#160;—&#160;If this&#160;bit is&#160;set, advanced debugging of RTM&#160;transactional regions is&#160;enabled if DR7.RTM&#160;is&#160;<br/>also set.&#160;Se<a href="o_fe12b1e2a880e0ce-584.html">e Section 17.3.3.</a></p>
<p style="position:absolute;top:826px;left:68px;white-space:nowrap" class="ft05">17.4.2&#160;</p>
<p style="position:absolute;top:826px;left:148px;white-space:nowrap" class="ft05">Monitoring Branches, Exceptions, and Interrupts</p>
<p style="position:absolute;top:856px;left:68px;white-space:nowrap" class="ft09">When the LBR flag&#160;(bit 0) in the IA32_DEBUGCTL&#160;MSR&#160;is&#160;set, the&#160;processor automatically begins recording branch&#160;<br/>records for taken branches,&#160;interrupts, and&#160;exceptions&#160;(except for debug&#160;exceptions) in&#160;the&#160;LBR&#160;stack MSRs.<br/>When the processor generates a debug exception&#160;(#DB),&#160;it&#160;automatically clears&#160;the LBR&#160;flag&#160;before&#160;executing the&#160;<br/>exception handler.&#160;This&#160;action does not clear previously&#160;stored&#160;LBR stack&#160;MSRs.<br/>A&#160;debugger can&#160;use&#160;the linear addresses in the&#160;LBR stack to&#160;re-set breakpoints in the&#160;breakpoint address&#160;registers&#160;<br/>(DR0 through DR3). This&#160;allows&#160;a backward&#160;trace from the manifestation of a&#160;particular&#160;bug&#160;toward its&#160;source.<br/>On&#160;some processors,&#160;if the LBR flag is&#160;cleared and TR&#160;flag in&#160;the IA32_DEBUGCTL MSR remains&#160;set, the processor&#160;<br/>will&#160;continue&#160;to&#160;update&#160;LBR&#160;stack MSRs. This&#160;is because&#160;those processors&#160;use&#160;the entries in&#160;the LBR&#160;stack in&#160;the&#160;<br/>process&#160;of generating&#160;BTM/BTS records.&#160;A&#160;#DB does&#160;not automatically clear the&#160;TR flag.</p>
<p style="position:absolute;top:375px;left:263px;white-space:nowrap" class="ft06">Figure&#160;17-3.&#160;&#160;IA32_DEBUGCTL MSR for&#160;Processors&#160;based&#160;</p>
<p style="position:absolute;top:393px;left:349px;white-space:nowrap" class="ft06">on Intel&#160;Core</p>
<p style="position:absolute;top:396px;left:434px;white-space:nowrap" class="ft07">&#160;</p>
<p style="position:absolute;top:393px;left:437px;white-space:nowrap" class="ft06">microarchitecture</p>
<p style="position:absolute;top:146px;left:252px;white-space:nowrap" class="ft08">31</p>
<p style="position:absolute;top:318px;left:259px;white-space:nowrap" class="ft08">TR&#160;—&#160;Trace&#160;messages enable</p>
<p style="position:absolute;top:291px;left:259px;white-space:nowrap" class="ft08">BTINT&#160;—&#160;Branch&#160;trace interrupt</p>
<p style="position:absolute;top:345px;left:259px;white-space:nowrap" class="ft011">BTF&#160;—&#160;Single-step&#160;on&#160;branches<br/>LBR&#160;—&#160;Last&#160;branch/interrupt/exception</p>
<p style="position:absolute;top:174px;left:336px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:147px;left:554px;white-space:nowrap" class="ft08">8&#160;7&#160;6&#160;5&#160;4&#160;3&#160;2&#160;1&#160;&#160;&#160;0</p>
<p style="position:absolute;top:304px;left:259px;white-space:nowrap" class="ft08">BTS&#160;—&#160;Branch trace store</p>
<p style="position:absolute;top:331px;left:259px;white-space:nowrap" class="ft08">Reserved</p>
<p style="position:absolute;top:147px;left:543px;white-space:nowrap" class="ft08">9</p>
<p style="position:absolute;top:147px;left:527px;white-space:nowrap" class="ft08">10</p>
<p style="position:absolute;top:278px;left:259px;white-space:nowrap" class="ft08">BTS_OFF_OS&#160;—&#160;BTS&#160;off in OS</p>
<p style="position:absolute;top:265px;left:259px;white-space:nowrap" class="ft08">BTS_OFF_USR&#160;—&#160;BTS off&#160;in user code</p>
<p style="position:absolute;top:251px;left:259px;white-space:nowrap" class="ft08">FREEZE_LBRS_ON_PMI</p>
<p style="position:absolute;top:237px;left:259px;white-space:nowrap" class="ft08">FREEZE_PERFMON_ON_PMI</p>
<p style="position:absolute;top:147px;left:515px;white-space:nowrap" class="ft08">11</p>
<p style="position:absolute;top:147px;left:499px;white-space:nowrap" class="ft08">12</p>
<p style="position:absolute;top:147px;left:473px;white-space:nowrap" class="ft08">14</p>
<p style="position:absolute;top:225px;left:259px;white-space:nowrap" class="ft08">FREEZE_WHILE_SMM_EN</p>
<p style="position:absolute;top:147px;left:460px;white-space:nowrap" class="ft08">15</p>
<p style="position:absolute;top:211px;left:259px;white-space:nowrap" class="ft08">RTM</p>
</div>
</body>
</html>
