\hypertarget{riscv_2include_2rtems_2score_2cpuimpl_8h}{}\section{cpukit/score/cpu/riscv/include/rtems/score/cpuimpl.h File Reference}
\label{riscv_2include_2rtems_2score_2cpuimpl_8h}\index{cpukit/score/cpu/riscv/include/rtems/score/cpuimpl.h@{cpukit/score/cpu/riscv/include/rtems/score/cpuimpl.h}}


C\+PU Port Implementation A\+PI.  


{\ttfamily \#include $<$rtems/score/cpu.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{unionRISCV__CLINT__timer__reg}{R\+I\+S\+C\+V\+\_\+\+C\+L\+I\+N\+T\+\_\+timer\+\_\+reg}}
\item 
struct \mbox{\hyperlink{structRISCV__CLINT__regs}{R\+I\+S\+C\+V\+\_\+\+C\+L\+I\+N\+T\+\_\+regs}}
\item 
struct \mbox{\hyperlink{structRISCV__PLIC__hart__regs}{R\+I\+S\+C\+V\+\_\+\+P\+L\+I\+C\+\_\+hart\+\_\+regs}}
\item 
struct \mbox{\hyperlink{structRISCV__PLIC__regs}{R\+I\+S\+C\+V\+\_\+\+P\+L\+I\+C\+\_\+regs}}
\item 
struct \mbox{\hyperlink{structCPU__Per__CPU__control}{C\+P\+U\+\_\+\+Per\+\_\+\+C\+P\+U\+\_\+control}}
\begin{DoxyCompactList}\small\item\em The C\+PU specific per-\/\+C\+PU control. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+I\+S\+R\+\_\+\+D\+I\+S\+P\+A\+T\+C\+H\+\_\+\+D\+I\+S\+A\+B\+LE}~4
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+M\+C\+A\+U\+SE}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 0 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+SP}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 1 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+GP}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 2 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+TP}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 3 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S2}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 4 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S3}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 5 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S4}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 6 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S5}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 7 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S6}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 8 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S7}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 9 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S8}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 10 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S9}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 11 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S10}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 12 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+\+S11}~R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+R\+A\+M\+E\+\_\+X( 13 )
\item 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+P\+L\+I\+C\+\_\+\+M\+A\+X\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~1024
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries \+\_\+\+R\+I\+S\+C\+V\+\_\+\+Interrupt\+\_\+dispatch} (uintptr\+\_\+t mcause, struct \mbox{\hyperlink{structPer__CPU__Control}{Per\+\_\+\+C\+P\+U\+\_\+\+Control}} $\ast$cpu\+\_\+self)
\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal} (void)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t $\ast$ {\bfseries \+\_\+\+R\+I\+S\+C\+V\+\_\+\+Counter\+\_\+mutable}
\item 
volatile uint32\+\_\+t {\bfseries \+\_\+\+R\+I\+S\+C\+V\+\_\+\+Counter\+\_\+register}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+PU Port Implementation A\+PI. 

