QuestaSim-64 vopt 10.2c_5 Compiler 2013.11 Nov 19 2013

Top level modules:
	ArmRegisterBitAdder_TB
	glbl

Analyzing design...
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package ArmTypes
-- Loading package ArmConfiguration
-- Loading package ArmFilePaths
-- Loading package TB_Tools
-- Loading entity ArmRegisterBitAdder_TB
-- Loading architecture testbench of ArmRegisterBitAdder_tb
-- Loading package vl_types
-- Loading entity ArmRegisterBitAdder
-- Loading package body TB_Tools
-- Loading package body ArmTypes
-- Loading package body ArmFilePaths
-- Loading module ArmRegisterBitAdder
-- Loading module simprims_ver.OBUF
-- Loading module simprims_ver.LUT6
-- Loading module simprims_ver.LUT5
-- Loading module simprims_ver.LUT4
-- Loading module simprims_ver.LUT3
-- Loading UDP simprims_ver.x_lut3_mux4
-- Loading module simprims_ver.IBUF
-- Loading module glbl

Waiting for SDF compilation to complete...
-- Loading typ SDF from ArmRegisterBitAdder_TB_time_impl.sdf
Incremental compilation check found no design-units have changed.
Optimized design name is ArmRegisterBitAdder_TB_opt
