#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 25 17:09:29 2018
# Process ID: 1060
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_128_128_parallel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2240 F:\Documenti 2\University\Magistrale\Progettazione di Sistemi Integrati\VHDL projects\Xilinx_contest\Simon\Simon_128_128_parallel\Simon_128_128_parallel.xpr
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_128_128_parallel/vivado.log
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_128_128_parallel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_128_128_parallel/Simon_128_128_parallel.xpr}
update_compile_order -fileset sources_1
launch_simulation
source Testing_IP_TB.tcl
relaunch_sim
run all
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
update_ip_catalog
update_ip_catalog
update_ip_catalog
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Testing_IP_TB.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
close_sim
