module Register_TB();
reg [31:0] WD;
reg [4:0] S1;
reg [4:0] S2;
reg [4:0] S3;
reg WE;
reg clk;
wire [31:0] RD1;
wire [31:0] RD2;
REGISTERFILE R(.clk(clk),.WE(WE),.S1(S1),.S2(S2),.S3(S3),.WD(WD), .RD1(RD1), .RD2(RD2));
always 
begin
    #15; 
    clk= ~clk;
end
initial
    begin
        clk=0;
        WE=1'b0;
        S1=5'b01011;
        S2=5'b00111;
        S3=5'b00010;
        WD=32'b00000000000000000000000000000011;
        #15;
        
        WE=1'b0;
        S1=5'b00101;
        S2=5'b00110;
        S3=5'b00011;
        WD=32'b00000000000000000010000110000111;
        #15;
        WE=1'b1;
        S1=5'b0111;
        S2=5'b01101;
        S3=5'b00111;
        WD=32'b00001100000000000000000000000011;
        #15;
        WE=1'b0;
        S1=5'b11110;
        S2=5'b10101;
        S3=5'b11011;
        WD=32'b00000000000000000101100000000111;
        #15;
        WE=1'b1;
        S1=5'b11010;
        S2=5'b10001;
        S3=5'b11111;
        WD=32'b00000000000000000101110001000111;
        #15;
        WE=1'b0;
        S1=5'b10010;
        S2=5'b11101;
        S3=5'b11000;
        WD=32'b00000000000000000101110001110111;
        #15;
        WE=1'b1;
        S1=5'b11001;
        S2=5'b10011;
        S3=5'b10011;
        WD=32'b00000000110000000101110001000111;
        $finish();
    end
//initial
//  begin
//    $dumpfile("dump.vcd");
//    $dumpvars;
//    $finish;
//end 

  
endmodule