<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4040{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4040{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4040{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4040{left:76px;bottom:1043px;letter-spacing:-0.08px;}
#t5_4040{left:173px;bottom:1043px;letter-spacing:-0.12px;}
#t6_4040{left:76px;bottom:1020px;letter-spacing:-0.12px;}
#t7_4040{left:173px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4040{left:186px;bottom:999px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t9_4040{left:186px;bottom:982px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ta_4040{left:186px;bottom:965px;letter-spacing:-0.11px;}
#tb_4040{left:173px;bottom:944px;letter-spacing:-0.11px;}
#tc_4040{left:76px;bottom:921px;letter-spacing:-0.12px;}
#td_4040{left:173px;bottom:921px;letter-spacing:-0.1px;}
#te_4040{left:76px;bottom:898px;letter-spacing:-0.13px;}
#tf_4040{left:173px;bottom:898px;letter-spacing:-0.11px;}
#tg_4040{left:186px;bottom:877px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#th_4040{left:186px;bottom:860px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ti_4040{left:173px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4040{left:76px;bottom:816px;letter-spacing:-0.11px;}
#tk_4040{left:173px;bottom:816px;letter-spacing:-0.12px;}
#tl_4040{left:76px;bottom:793px;letter-spacing:-0.11px;}
#tm_4040{left:173px;bottom:793px;letter-spacing:-0.11px;}
#tn_4040{left:186px;bottom:771px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#to_4040{left:186px;bottom:755px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tp_4040{left:186px;bottom:738px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tq_4040{left:186px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_4040{left:186px;bottom:704px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#ts_4040{left:186px;bottom:687px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tt_4040{left:173px;bottom:666px;letter-spacing:-0.11px;}
#tu_4040{left:76px;bottom:643px;letter-spacing:-0.11px;}
#tv_4040{left:173px;bottom:643px;letter-spacing:-0.12px;}
#tw_4040{left:186px;bottom:622px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tx_4040{left:186px;bottom:605px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ty_4040{left:186px;bottom:588px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_4040{left:186px;bottom:571px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t10_4040{left:186px;bottom:554px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t11_4040{left:186px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t12_4040{left:186px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t13_4040{left:186px;bottom:504px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4040{left:186px;bottom:487px;letter-spacing:-0.12px;}
#t15_4040{left:173px;bottom:466px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_4040{left:76px;bottom:443px;letter-spacing:-0.17px;}
#t17_4040{left:173px;bottom:443px;letter-spacing:-0.1px;}
#t18_4040{left:76px;bottom:420px;letter-spacing:-0.11px;}
#t19_4040{left:173px;bottom:420px;letter-spacing:-0.13px;}
#t1a_4040{left:173px;bottom:399px;letter-spacing:-0.11px;}
#t1b_4040{left:76px;bottom:376px;letter-spacing:-0.14px;}
#t1c_4040{left:173px;bottom:376px;letter-spacing:-0.11px;}
#t1d_4040{left:76px;bottom:353px;letter-spacing:-0.12px;}
#t1e_4040{left:173px;bottom:353px;letter-spacing:-0.1px;}
#t1f_4040{left:186px;bottom:331px;letter-spacing:-0.12px;}
#t1g_4040{left:186px;bottom:315px;letter-spacing:-0.11px;}
#t1h_4040{left:186px;bottom:298px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_4040{left:186px;bottom:281px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1j_4040{left:76px;bottom:258px;letter-spacing:-0.11px;}
#t1k_4040{left:173px;bottom:258px;letter-spacing:-0.12px;}
#t1l_4040{left:77px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1m_4040{left:172px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1n_4040{left:76px;bottom:1066px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1o_4040{left:173px;bottom:1066px;letter-spacing:-0.14px;}

.s1_4040{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4040{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4040{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4040" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4040" style="-webkit-user-select: none;"><object width="935" height="1210" data="4040/4040.svg" type="image/svg+xml" id="pdf4040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4040" class="t s1_4040">28-18 </span><span id="t2_4040" class="t s1_4040">Vol. 3C </span>
<span id="t3_4040" class="t s2_4040">VM EXITS </span>
<span id="t4_4040" class="t s3_4040">6:2 </span><span id="t5_4040" class="t s3_4040">Undefined. </span>
<span id="t6_4040" class="t s3_4040">9:7 </span><span id="t7_4040" class="t s3_4040">Address size: </span>
<span id="t8_4040" class="t s3_4040">0: 16-bit </span>
<span id="t9_4040" class="t s3_4040">1: 32-bit </span>
<span id="ta_4040" class="t s3_4040">2: 64-bit (used only on processors that support Intel 64 architecture) </span>
<span id="tb_4040" class="t s3_4040">Other values not used. </span>
<span id="tc_4040" class="t s3_4040">10 </span><span id="td_4040" class="t s3_4040">Cleared to 0. </span>
<span id="te_4040" class="t s3_4040">11 </span><span id="tf_4040" class="t s3_4040">Operand size: </span>
<span id="tg_4040" class="t s3_4040">0: 16-bit </span>
<span id="th_4040" class="t s3_4040">1: 32-bit </span>
<span id="ti_4040" class="t s3_4040">Undefined for VM exits from 64-bit mode. </span>
<span id="tj_4040" class="t s3_4040">14:12 </span><span id="tk_4040" class="t s3_4040">Undefined. </span>
<span id="tl_4040" class="t s3_4040">17:15 </span><span id="tm_4040" class="t s3_4040">Segment register: </span>
<span id="tn_4040" class="t s3_4040">0: ES </span>
<span id="to_4040" class="t s3_4040">1: CS </span>
<span id="tp_4040" class="t s3_4040">2: SS </span>
<span id="tq_4040" class="t s3_4040">3: DS </span>
<span id="tr_4040" class="t s3_4040">4: FS </span>
<span id="ts_4040" class="t s3_4040">5: GS </span>
<span id="tt_4040" class="t s3_4040">Other values not used. </span>
<span id="tu_4040" class="t s3_4040">21:18 </span><span id="tv_4040" class="t s3_4040">IndexReg: </span>
<span id="tw_4040" class="t s3_4040">0 = RAX </span>
<span id="tx_4040" class="t s3_4040">1 = RCX </span>
<span id="ty_4040" class="t s3_4040">2 = RDX </span>
<span id="tz_4040" class="t s3_4040">3 = RBX </span>
<span id="t10_4040" class="t s3_4040">4 = RSP </span>
<span id="t11_4040" class="t s3_4040">5 = RBP </span>
<span id="t12_4040" class="t s3_4040">6 = RSI </span>
<span id="t13_4040" class="t s3_4040">7 = RDI </span>
<span id="t14_4040" class="t s3_4040">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="t15_4040" class="t s3_4040">Undefined for instructions with no index register (bit 22 is set). </span>
<span id="t16_4040" class="t s3_4040">22 </span><span id="t17_4040" class="t s3_4040">IndexReg invalid (0 = valid; 1 = invalid) </span>
<span id="t18_4040" class="t s3_4040">26:23 </span><span id="t19_4040" class="t s3_4040">BaseReg (encoded as IndexReg above) </span>
<span id="t1a_4040" class="t s3_4040">Undefined for instructions with no base register (bit 27 is set). </span>
<span id="t1b_4040" class="t s3_4040">27 </span><span id="t1c_4040" class="t s3_4040">BaseReg invalid (0 = valid; 1 = invalid) </span>
<span id="t1d_4040" class="t s3_4040">29:28 </span><span id="t1e_4040" class="t s3_4040">Instruction identity: </span>
<span id="t1f_4040" class="t s3_4040">0: SGDT </span>
<span id="t1g_4040" class="t s3_4040">1: SIDT </span>
<span id="t1h_4040" class="t s3_4040">2: LGDT </span>
<span id="t1i_4040" class="t s3_4040">3: LIDT </span>
<span id="t1j_4040" class="t s3_4040">31:30 </span><span id="t1k_4040" class="t s3_4040">Undefined. </span>
<span id="t1l_4040" class="t s4_4040">Table 28-10. </span><span id="t1m_4040" class="t s4_4040">Format of the VM-Exit Instruction-Information Field as Used for LIDT, LGDT, SIDT, or SGDT (Contd.) </span>
<span id="t1n_4040" class="t s5_4040">Bit Position(s) </span><span id="t1o_4040" class="t s5_4040">Content </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
