# Generated from SystemVerilog.g4 by ANTLR 4.8
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO


def serializedATN():
    with StringIO() as buf:
        buf.write("\3\u608b\ua72a\u8133\ub9ed\u417c\u3be7\u7786\u5964\3\65")
        buf.write("\u00d0\4\2\t\2\4\3\t\3\4\4\t\4\4\5\t\5\4\6\t\6\4\7\t\7")
        buf.write("\4\b\t\b\4\t\t\t\4\n\t\n\4\13\t\13\4\f\t\f\4\r\t\r\4\16")
        buf.write("\t\16\4\17\t\17\4\20\t\20\4\21\t\21\4\22\t\22\4\23\t\23")
        buf.write("\3\2\7\2(\n\2\f\2\16\2+\13\2\3\2\3\2\3\3\3\3\3\3\3\3\3")
        buf.write("\3\3\3\5\3\65\n\3\3\4\3\4\3\4\5\4:\n\4\3\4\7\4=\n\4\f")
        buf.write("\4\16\4@\13\4\3\4\3\4\3\5\3\5\3\5\5\5G\n\5\3\5\7\5J\n")
        buf.write("\5\f\5\16\5M\13\5\3\5\3\5\3\6\3\6\7\6S\n\6\f\6\16\6V\13")
        buf.write("\6\3\6\3\6\3\7\3\7\3\7\7\7]\n\7\f\7\16\7`\13\7\5\7b\n")
        buf.write("\7\3\7\3\7\3\b\3\b\7\bh\n\b\f\b\16\bk\13\b\3\b\3\b\3\t")
        buf.write("\5\tp\n\t\3\t\3\t\3\t\7\tu\n\t\f\t\16\tx\13\t\3\t\3\t")
        buf.write("\5\t|\n\t\3\n\3\n\3\n\5\n\u0081\n\n\3\13\3\13\3\13\7\13")
        buf.write("\u0086\n\13\f\13\16\13\u0089\13\13\3\13\3\13\3\f\3\f\3")
        buf.write("\f\3\f\3\f\7\f\u0092\n\f\f\f\16\f\u0095\13\f\3\f\3\f\3")
        buf.write("\r\3\r\7\r\u009b\n\r\f\r\16\r\u009e\13\r\3\r\3\r\3\16")
        buf.write("\3\16\7\16\u00a4\n\16\f\16\16\16\u00a7\13\16\3\16\3\16")
        buf.write("\3\17\3\17\7\17\u00ad\n\17\f\17\16\17\u00b0\13\17\5\17")
        buf.write("\u00b2\n\17\3\20\3\20\3\21\3\21\3\21\3\22\3\22\5\22\u00bb")
        buf.write("\n\22\3\22\3\22\3\22\3\22\7\22\u00c1\n\22\f\22\16\22\u00c4")
        buf.write("\13\22\3\22\3\22\3\23\3\23\3\23\7\23\u00cb\n\23\f\23\16")
        buf.write("\23\u00ce\13\23\3\23\r>KT^iv\u0087\u0093\u009c\u00a5\u00ae")
        buf.write("\2\24\2\4\6\b\n\f\16\20\22\24\26\30\32\34\36 \"$\2\2\2")
        buf.write("\u00d9\2)\3\2\2\2\4\64\3\2\2\2\6\66\3\2\2\2\bC\3\2\2\2")
        buf.write("\nP\3\2\2\2\fY\3\2\2\2\16e\3\2\2\2\20o\3\2\2\2\22\u0080")
        buf.write("\3\2\2\2\24\u0082\3\2\2\2\26\u008c\3\2\2\2\30\u0098\3")
        buf.write("\2\2\2\32\u00a1\3\2\2\2\34\u00b1\3\2\2\2\36\u00b3\3\2")
        buf.write("\2\2 \u00b5\3\2\2\2\"\u00ba\3\2\2\2$\u00cc\3\2\2\2&(\5")
        buf.write("\4\3\2\'&\3\2\2\2(+\3\2\2\2)\'\3\2\2\2)*\3\2\2\2*,\3\2")
        buf.write("\2\2+)\3\2\2\2,-\7\2\2\3-\3\3\2\2\2.\65\5\6\4\2/\65\5")
        buf.write("\b\5\2\60\65\5\n\6\2\61\65\5\f\7\2\62\65\5\22\n\2\63\65")
        buf.write("\5\16\b\2\64.\3\2\2\2\64/\3\2\2\2\64\60\3\2\2\2\64\61")
        buf.write("\3\2\2\2\64\62\3\2\2\2\64\63\3\2\2\2\65\5\3\2\2\2\66\67")
        buf.write("\7\3\2\2\679\5\36\20\28:\5\30\r\298\3\2\2\29:\3\2\2\2")
        buf.write(":>\3\2\2\2;=\13\2\2\2<;\3\2\2\2=@\3\2\2\2>?\3\2\2\2><")
        buf.write("\3\2\2\2?A\3\2\2\2@>\3\2\2\2AB\7\4\2\2B\7\3\2\2\2CD\7")
        buf.write("\5\2\2DF\5\36\20\2EG\5\30\r\2FE\3\2\2\2FG\3\2\2\2GK\3")
        buf.write("\2\2\2HJ\13\2\2\2IH\3\2\2\2JM\3\2\2\2KL\3\2\2\2KI\3\2")
        buf.write("\2\2LN\3\2\2\2MK\3\2\2\2NO\7\6\2\2O\t\3\2\2\2PT\7\7\2")
        buf.write("\2QS\13\2\2\2RQ\3\2\2\2SV\3\2\2\2TU\3\2\2\2TR\3\2\2\2")
        buf.write("UW\3\2\2\2VT\3\2\2\2WX\7\b\2\2X\13\3\2\2\2Ya\7\t\2\2Z")
        buf.write("b\5\22\n\2[]\13\2\2\2\\[\3\2\2\2]`\3\2\2\2^_\3\2\2\2^")
        buf.write("\\\3\2\2\2_b\3\2\2\2`^\3\2\2\2aZ\3\2\2\2a^\3\2\2\2bc\3")
        buf.write("\2\2\2cd\7\n\2\2d\r\3\2\2\2ei\7\13\2\2fh\13\2\2\2gf\3")
        buf.write("\2\2\2hk\3\2\2\2ij\3\2\2\2ig\3\2\2\2jl\3\2\2\2ki\3\2\2")
        buf.write("\2lm\7\f\2\2m\17\3\2\2\2np\7\r\2\2on\3\2\2\2op\3\2\2\2")
        buf.write("pq\3\2\2\2qr\7\16\2\2rv\5\36\20\2su\13\2\2\2ts\3\2\2\2")
        buf.write("ux\3\2\2\2vw\3\2\2\2vt\3\2\2\2wy\3\2\2\2xv\3\2\2\2y{\7")
        buf.write("\17\2\2z|\5 \21\2{z\3\2\2\2{|\3\2\2\2|\21\3\2\2\2}\u0081")
        buf.write("\5\24\13\2~\u0081\5\26\f\2\177\u0081\5\20\t\2\u0080}\3")
        buf.write("\2\2\2\u0080~\3\2\2\2\u0080\177\3\2\2\2\u0081\23\3\2\2")
        buf.write("\2\u0082\u0083\7\20\2\2\u0083\u0087\5\36\20\2\u0084\u0086")
        buf.write("\13\2\2\2\u0085\u0084\3\2\2\2\u0086\u0089\3\2\2\2\u0087")
        buf.write("\u0088\3\2\2\2\u0087\u0085\3\2\2\2\u0088\u008a\3\2\2\2")
        buf.write("\u0089\u0087\3\2\2\2\u008a\u008b\7\21\2\2\u008b\25\3\2")
        buf.write("\2\2\u008c\u008d\7\22\2\2\u008d\u008e\5\34\17\2\u008e")
        buf.write("\u008f\5\36\20\2\u008f\u0093\7 \2\2\u0090\u0092\13\2\2")
        buf.write("\2\u0091\u0090\3\2\2\2\u0092\u0095\3\2\2\2\u0093\u0094")
        buf.write("\3\2\2\2\u0093\u0091\3\2\2\2\u0094\u0096\3\2\2\2\u0095")
        buf.write("\u0093\3\2\2\2\u0096\u0097\7\23\2\2\u0097\27\3\2\2\2\u0098")
        buf.write("\u009c\7\24\2\2\u0099\u009b\13\2\2\2\u009a\u0099\3\2\2")
        buf.write("\2\u009b\u009e\3\2\2\2\u009c\u009d\3\2\2\2\u009c\u009a")
        buf.write("\3\2\2\2\u009d\u009f\3\2\2\2\u009e\u009c\3\2\2\2\u009f")
        buf.write("\u00a0\7!\2\2\u00a0\31\3\2\2\2\u00a1\u00a5\7 \2\2\u00a2")
        buf.write("\u00a4\13\2\2\2\u00a3\u00a2\3\2\2\2\u00a4\u00a7\3\2\2")
        buf.write("\2\u00a5\u00a6\3\2\2\2\u00a5\u00a3\3\2\2\2\u00a6\u00a8")
        buf.write("\3\2\2\2\u00a7\u00a5\3\2\2\2\u00a8\u00a9\7!\2\2\u00a9")
        buf.write("\33\3\2\2\2\u00aa\u00b2\7\25\2\2\u00ab\u00ad\13\2\2\2")
        buf.write("\u00ac\u00ab\3\2\2\2\u00ad\u00b0\3\2\2\2\u00ae\u00af\3")
        buf.write("\2\2\2\u00ae\u00ac\3\2\2\2\u00af\u00b2\3\2\2\2\u00b0\u00ae")
        buf.write("\3\2\2\2\u00b1\u00aa\3\2\2\2\u00b1\u00ae\3\2\2\2\u00b2")
        buf.write("\35\3\2\2\2\u00b3\u00b4\7\65\2\2\u00b4\37\3\2\2\2\u00b5")
        buf.write("\u00b6\7%\2\2\u00b6\u00b7\5\36\20\2\u00b7!\3\2\2\2\u00b8")
        buf.write("\u00b9\7\26\2\2\u00b9\u00bb\7)\2\2\u00ba\u00b8\3\2\2\2")
        buf.write("\u00ba\u00bb\3\2\2\2\u00bb\u00c2\3\2\2\2\u00bc\u00bd\7")
        buf.write("\65\2\2\u00bd\u00be\5$\23\2\u00be\u00bf\7)\2\2\u00bf\u00c1")
        buf.write("\3\2\2\2\u00c0\u00bc\3\2\2\2\u00c1\u00c4\3\2\2\2\u00c2")
        buf.write("\u00c0\3\2\2\2\u00c2\u00c3\3\2\2\2\u00c3\u00c5\3\2\2\2")
        buf.write("\u00c4\u00c2\3\2\2\2\u00c5\u00c6\5\36\20\2\u00c6#\3\2")
        buf.write("\2\2\u00c7\u00c8\7\36\2\2\u00c8\u00c9\7\65\2\2\u00c9\u00cb")
        buf.write("\7\37\2\2\u00ca\u00c7\3\2\2\2\u00cb\u00ce\3\2\2\2\u00cc")
        buf.write("\u00ca\3\2\2\2\u00cc\u00cd\3\2\2\2\u00cd%\3\2\2\2\u00ce")
        buf.write("\u00cc\3\2\2\2\31)\649>FKT^aiov{\u0080\u0087\u0093\u009c")
        buf.write("\u00a5\u00ae\u00b1\u00ba\u00c2\u00cc")
        return buf.getvalue()


class SystemVerilogParser ( Parser ):

    grammarFileName = "SystemVerilog.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'endmodule'", "'interface'", 
                     "'endinterface'", "'program'", "'endprogram'", "'package'", 
                     "'endpackage'", "'config'", "'endconfig'", "'virtual'", 
                     "'class'", "'endclass'", "'task'", "'endtask'", "'function'", 
                     "'endfunction'", "'#('", "'void'", "'$root'", "<INVALID>", 
                     "<INVALID>", "' '", "'\t'", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "'['", "']'", "'('", "')'", "'{'", "'}'", 
                     "';'", "':'", "','", "'='", "'?'", "'.'" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "SINGLELINE_COMMENT", "MULTILINE_COMMENT", 
                      "SPACE", "TAB", "NEWLINE", "String", "COMPILER_DIRECTIVE", 
                      "OpenBracket", "CloseBracket", "OpenParen", "CloseParen", 
                      "OpenBrace", "CloseBrace", "SemiColon", "Colon", "Comma", 
                      "Assign", "QuestionMark", "Dot", "Operators", "Number", 
                      "IntegralNumber", "RealNumber", "UnsignedNumber", 
                      "DecimalNumber", "BinaryNumber", "OctalNumber", "HexNumber", 
                      "UNBASED_UNSIZED_LITERAL", "Time", "Word" ]

    RULE_source = 0
    RULE_declaration = 1
    RULE_module_declaration = 2
    RULE_interface_declaration = 3
    RULE_program_declaration = 4
    RULE_package_declaration = 5
    RULE_config_declaration = 6
    RULE_class_declaration = 7
    RULE_package_item = 8
    RULE_task_declaration = 9
    RULE_function_declaration = 10
    RULE_parameter_port_list = 11
    RULE_port_list = 12
    RULE_return_val = 13
    RULE_identifier = 14
    RULE_label = 15
    RULE_hierarchical_identifier = 16
    RULE_constant_bit_select = 17

    ruleNames =  [ "source", "declaration", "module_declaration", "interface_declaration", 
                   "program_declaration", "package_declaration", "config_declaration", 
                   "class_declaration", "package_item", "task_declaration", 
                   "function_declaration", "parameter_port_list", "port_list", 
                   "return_val", "identifier", "label", "hierarchical_identifier", 
                   "constant_bit_select" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    SINGLELINE_COMMENT=21
    MULTILINE_COMMENT=22
    SPACE=23
    TAB=24
    NEWLINE=25
    String=26
    COMPILER_DIRECTIVE=27
    OpenBracket=28
    CloseBracket=29
    OpenParen=30
    CloseParen=31
    OpenBrace=32
    CloseBrace=33
    SemiColon=34
    Colon=35
    Comma=36
    Assign=37
    QuestionMark=38
    Dot=39
    Operators=40
    Number=41
    IntegralNumber=42
    RealNumber=43
    UnsignedNumber=44
    DecimalNumber=45
    BinaryNumber=46
    OctalNumber=47
    HexNumber=48
    UNBASED_UNSIZED_LITERAL=49
    Time=50
    Word=51

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.8")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class SourceContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def EOF(self):
            return self.getToken(SystemVerilogParser.EOF, 0)

        def declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogParser.DeclarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogParser.DeclarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_source

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource" ):
                listener.enterSource(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource" ):
                listener.exitSource(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSource" ):
                return visitor.visitSource(self)
            else:
                return visitor.visitChildren(self)




    def source(self):

        localctx = SystemVerilogParser.SourceContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_source)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 39
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & ((1 << SystemVerilogParser.T__0) | (1 << SystemVerilogParser.T__2) | (1 << SystemVerilogParser.T__4) | (1 << SystemVerilogParser.T__6) | (1 << SystemVerilogParser.T__8) | (1 << SystemVerilogParser.T__10) | (1 << SystemVerilogParser.T__11) | (1 << SystemVerilogParser.T__13) | (1 << SystemVerilogParser.T__15))) != 0):
                self.state = 36
                self.declaration()
                self.state = 41
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 42
            self.match(SystemVerilogParser.EOF)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class DeclarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Module_declarationContext,0)


        def interface_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Interface_declarationContext,0)


        def program_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Program_declarationContext,0)


        def package_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_declarationContext,0)


        def package_item(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_itemContext,0)


        def config_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Config_declarationContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDeclaration" ):
                listener.enterDeclaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDeclaration" ):
                listener.exitDeclaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitDeclaration" ):
                return visitor.visitDeclaration(self)
            else:
                return visitor.visitChildren(self)




    def declaration(self):

        localctx = SystemVerilogParser.DeclarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_declaration)
        try:
            self.state = 50
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [SystemVerilogParser.T__0]:
                self.enterOuterAlt(localctx, 1)
                self.state = 44
                self.module_declaration()
                pass
            elif token in [SystemVerilogParser.T__2]:
                self.enterOuterAlt(localctx, 2)
                self.state = 45
                self.interface_declaration()
                pass
            elif token in [SystemVerilogParser.T__4]:
                self.enterOuterAlt(localctx, 3)
                self.state = 46
                self.program_declaration()
                pass
            elif token in [SystemVerilogParser.T__6]:
                self.enterOuterAlt(localctx, 4)
                self.state = 47
                self.package_declaration()
                pass
            elif token in [SystemVerilogParser.T__10, SystemVerilogParser.T__11, SystemVerilogParser.T__13, SystemVerilogParser.T__15]:
                self.enterOuterAlt(localctx, 5)
                self.state = 48
                self.package_item()
                pass
            elif token in [SystemVerilogParser.T__8]:
                self.enterOuterAlt(localctx, 6)
                self.state = 49
                self.config_declaration()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def parameter_port_list(self):
            return self.getTypedRuleContext(SystemVerilogParser.Parameter_port_listContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_module_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_declaration" ):
                listener.enterModule_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_declaration" ):
                listener.exitModule_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_module_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 52
            self.match(SystemVerilogParser.T__0)
            self.state = 53
            self.identifier()
            self.state = 55
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,2,self._ctx)
            if la_ == 1:
                self.state = 54
                self.parameter_port_list()


            self.state = 60
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,3,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 57
                    self.matchWildcard() 
                self.state = 62
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,3,self._ctx)

            self.state = 63
            self.match(SystemVerilogParser.T__1)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Interface_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def parameter_port_list(self):
            return self.getTypedRuleContext(SystemVerilogParser.Parameter_port_listContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_interface_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterInterface_declaration" ):
                listener.enterInterface_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitInterface_declaration" ):
                listener.exitInterface_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitInterface_declaration" ):
                return visitor.visitInterface_declaration(self)
            else:
                return visitor.visitChildren(self)




    def interface_declaration(self):

        localctx = SystemVerilogParser.Interface_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_interface_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 65
            self.match(SystemVerilogParser.T__2)
            self.state = 66
            self.identifier()
            self.state = 68
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,4,self._ctx)
            if la_ == 1:
                self.state = 67
                self.parameter_port_list()


            self.state = 73
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,5,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 70
                    self.matchWildcard() 
                self.state = 75
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,5,self._ctx)

            self.state = 76
            self.match(SystemVerilogParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Program_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_program_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterProgram_declaration" ):
                listener.enterProgram_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitProgram_declaration" ):
                listener.exitProgram_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitProgram_declaration" ):
                return visitor.visitProgram_declaration(self)
            else:
                return visitor.visitChildren(self)




    def program_declaration(self):

        localctx = SystemVerilogParser.Program_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_program_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 78
            self.match(SystemVerilogParser.T__4)
            self.state = 82
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,6,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 79
                    self.matchWildcard() 
                self.state = 84
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,6,self._ctx)

            self.state = 85
            self.match(SystemVerilogParser.T__5)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Package_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def package_item(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_itemContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_package_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPackage_declaration" ):
                listener.enterPackage_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPackage_declaration" ):
                listener.exitPackage_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPackage_declaration" ):
                return visitor.visitPackage_declaration(self)
            else:
                return visitor.visitChildren(self)




    def package_declaration(self):

        localctx = SystemVerilogParser.Package_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_package_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 87
            self.match(SystemVerilogParser.T__6)
            self.state = 95
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,8,self._ctx)
            if la_ == 1:
                self.state = 88
                self.package_item()
                pass

            elif la_ == 2:
                self.state = 92
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,7,self._ctx)
                while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                    if _alt==1+1:
                        self.state = 89
                        self.matchWildcard() 
                    self.state = 94
                    self._errHandler.sync(self)
                    _alt = self._interp.adaptivePredict(self._input,7,self._ctx)

                pass


            self.state = 97
            self.match(SystemVerilogParser.T__7)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Config_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_config_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterConfig_declaration" ):
                listener.enterConfig_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitConfig_declaration" ):
                listener.exitConfig_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConfig_declaration" ):
                return visitor.visitConfig_declaration(self)
            else:
                return visitor.visitChildren(self)




    def config_declaration(self):

        localctx = SystemVerilogParser.Config_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_config_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 99
            self.match(SystemVerilogParser.T__8)
            self.state = 103
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,9,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 100
                    self.matchWildcard() 
                self.state = 105
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,9,self._ctx)

            self.state = 106
            self.match(SystemVerilogParser.T__9)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Class_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def label(self):
            return self.getTypedRuleContext(SystemVerilogParser.LabelContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_class_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterClass_declaration" ):
                listener.enterClass_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitClass_declaration" ):
                listener.exitClass_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitClass_declaration" ):
                return visitor.visitClass_declaration(self)
            else:
                return visitor.visitChildren(self)




    def class_declaration(self):

        localctx = SystemVerilogParser.Class_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_class_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 109
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==SystemVerilogParser.T__10:
                self.state = 108
                self.match(SystemVerilogParser.T__10)


            self.state = 111
            self.match(SystemVerilogParser.T__11)
            self.state = 112
            self.identifier()
            self.state = 116
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,11,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 113
                    self.matchWildcard() 
                self.state = 118
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,11,self._ctx)

            self.state = 119
            self.match(SystemVerilogParser.T__12)
            self.state = 121
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==SystemVerilogParser.Colon:
                self.state = 120
                self.label()


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Package_itemContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def task_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Task_declarationContext,0)


        def function_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Function_declarationContext,0)


        def class_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Class_declarationContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_package_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPackage_item" ):
                listener.enterPackage_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPackage_item" ):
                listener.exitPackage_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPackage_item" ):
                return visitor.visitPackage_item(self)
            else:
                return visitor.visitChildren(self)




    def package_item(self):

        localctx = SystemVerilogParser.Package_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_package_item)
        try:
            self.state = 126
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [SystemVerilogParser.T__13]:
                self.enterOuterAlt(localctx, 1)
                self.state = 123
                self.task_declaration()
                pass
            elif token in [SystemVerilogParser.T__15]:
                self.enterOuterAlt(localctx, 2)
                self.state = 124
                self.function_declaration()
                pass
            elif token in [SystemVerilogParser.T__10, SystemVerilogParser.T__11]:
                self.enterOuterAlt(localctx, 3)
                self.state = 125
                self.class_declaration()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Task_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_task_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTask_declaration" ):
                listener.enterTask_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTask_declaration" ):
                listener.exitTask_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitTask_declaration" ):
                return visitor.visitTask_declaration(self)
            else:
                return visitor.visitChildren(self)




    def task_declaration(self):

        localctx = SystemVerilogParser.Task_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_task_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 128
            self.match(SystemVerilogParser.T__13)
            self.state = 129
            self.identifier()
            self.state = 133
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,14,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 130
                    self.matchWildcard() 
                self.state = 135
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,14,self._ctx)

            self.state = 136
            self.match(SystemVerilogParser.T__14)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Function_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def return_val(self):
            return self.getTypedRuleContext(SystemVerilogParser.Return_valContext,0)


        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def OpenParen(self):
            return self.getToken(SystemVerilogParser.OpenParen, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_function_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterFunction_declaration" ):
                listener.enterFunction_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitFunction_declaration" ):
                listener.exitFunction_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitFunction_declaration" ):
                return visitor.visitFunction_declaration(self)
            else:
                return visitor.visitChildren(self)




    def function_declaration(self):

        localctx = SystemVerilogParser.Function_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_function_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 138
            self.match(SystemVerilogParser.T__15)
            self.state = 139
            self.return_val()
            self.state = 140
            self.identifier()
            self.state = 141
            self.match(SystemVerilogParser.OpenParen)
            self.state = 145
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,15,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 142
                    self.matchWildcard() 
                self.state = 147
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,15,self._ctx)

            self.state = 148
            self.match(SystemVerilogParser.T__16)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Parameter_port_listContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def CloseParen(self):
            return self.getToken(SystemVerilogParser.CloseParen, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_parameter_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterParameter_port_list" ):
                listener.enterParameter_port_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitParameter_port_list" ):
                listener.exitParameter_port_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParameter_port_list" ):
                return visitor.visitParameter_port_list(self)
            else:
                return visitor.visitChildren(self)




    def parameter_port_list(self):

        localctx = SystemVerilogParser.Parameter_port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_parameter_port_list)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 150
            self.match(SystemVerilogParser.T__17)
            self.state = 154
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,16,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 151
                    self.matchWildcard() 
                self.state = 156
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,16,self._ctx)

            self.state = 157
            self.match(SystemVerilogParser.CloseParen)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def OpenParen(self):
            return self.getToken(SystemVerilogParser.OpenParen, 0)

        def CloseParen(self):
            return self.getToken(SystemVerilogParser.CloseParen, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort_list" ):
                listener.enterPort_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort_list" ):
                listener.exitPort_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_port_list)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 159
            self.match(SystemVerilogParser.OpenParen)
            self.state = 163
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,17,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 160
                    self.matchWildcard() 
                self.state = 165
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,17,self._ctx)

            self.state = 166
            self.match(SystemVerilogParser.CloseParen)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Return_valContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_return_val

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterReturn_val" ):
                listener.enterReturn_val(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitReturn_val" ):
                listener.exitReturn_val(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitReturn_val" ):
                return visitor.visitReturn_val(self)
            else:
                return visitor.visitChildren(self)




    def return_val(self):

        localctx = SystemVerilogParser.Return_valContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_return_val)
        try:
            self.state = 175
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,19,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 168
                self.match(SystemVerilogParser.T__18)
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 172
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,18,self._ctx)
                while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                    if _alt==1+1:
                        self.state = 169
                        self.matchWildcard() 
                    self.state = 174
                    self._errHandler.sync(self)
                    _alt = self._interp.adaptivePredict(self._input,18,self._ctx)

                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class IdentifierContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Word(self):
            return self.getToken(SystemVerilogParser.Word, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdentifier" ):
                listener.enterIdentifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdentifier" ):
                listener.exitIdentifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdentifier" ):
                return visitor.visitIdentifier(self)
            else:
                return visitor.visitChildren(self)




    def identifier(self):

        localctx = SystemVerilogParser.IdentifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 177
            self.match(SystemVerilogParser.Word)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class LabelContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Colon(self):
            return self.getToken(SystemVerilogParser.Colon, 0)

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_label

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLabel" ):
                listener.enterLabel(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLabel" ):
                listener.exitLabel(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLabel" ):
                return visitor.visitLabel(self)
            else:
                return visitor.visitChildren(self)




    def label(self):

        localctx = SystemVerilogParser.LabelContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_label)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 179
            self.match(SystemVerilogParser.Colon)
            self.state = 180
            self.identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Hierarchical_identifierContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def Dot(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogParser.Dot)
            else:
                return self.getToken(SystemVerilogParser.Dot, i)

        def Word(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogParser.Word)
            else:
                return self.getToken(SystemVerilogParser.Word, i)

        def constant_bit_select(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogParser.Constant_bit_selectContext)
            else:
                return self.getTypedRuleContext(SystemVerilogParser.Constant_bit_selectContext,i)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_hierarchical_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterHierarchical_identifier" ):
                listener.enterHierarchical_identifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitHierarchical_identifier" ):
                listener.exitHierarchical_identifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitHierarchical_identifier" ):
                return visitor.visitHierarchical_identifier(self)
            else:
                return visitor.visitChildren(self)




    def hierarchical_identifier(self):

        localctx = SystemVerilogParser.Hierarchical_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_hierarchical_identifier)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 184
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==SystemVerilogParser.T__19:
                self.state = 182
                self.match(SystemVerilogParser.T__19)
                self.state = 183
                self.match(SystemVerilogParser.Dot)


            self.state = 192
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,21,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 186
                    self.match(SystemVerilogParser.Word)
                    self.state = 187
                    self.constant_bit_select()
                    self.state = 188
                    self.match(SystemVerilogParser.Dot) 
                self.state = 194
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,21,self._ctx)

            self.state = 195
            self.identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Constant_bit_selectContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def OpenBracket(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogParser.OpenBracket)
            else:
                return self.getToken(SystemVerilogParser.OpenBracket, i)

        def Word(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogParser.Word)
            else:
                return self.getToken(SystemVerilogParser.Word, i)

        def CloseBracket(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogParser.CloseBracket)
            else:
                return self.getToken(SystemVerilogParser.CloseBracket, i)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_constant_bit_select

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterConstant_bit_select" ):
                listener.enterConstant_bit_select(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitConstant_bit_select" ):
                listener.exitConstant_bit_select(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConstant_bit_select" ):
                return visitor.visitConstant_bit_select(self)
            else:
                return visitor.visitChildren(self)




    def constant_bit_select(self):

        localctx = SystemVerilogParser.Constant_bit_selectContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_constant_bit_select)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 202
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==SystemVerilogParser.OpenBracket:
                self.state = 197
                self.match(SystemVerilogParser.OpenBracket)
                self.state = 198
                self.match(SystemVerilogParser.Word)
                self.state = 199
                self.match(SystemVerilogParser.CloseBracket)
                self.state = 204
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx





