<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKFX" slack="12.625" period="15.625" constraintValue="15.625" deviceLimit="3.000" freqLimit="333.333" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="184.375" period="15.625" constraintValue="15.625" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twConstName><twItemCnt>69289</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9051</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.366</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.259</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_2</twDest><twTotPathDel>8.058</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_2</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>8.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.277</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_1</twDest><twTotPathDel>8.040</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_1</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>8.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.285</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_3</twDest><twTotPathDel>8.032</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_3</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>8.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.302</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_0</twDest><twTotPathDel>8.015</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_0</twBEL></twPathDel><twLogDel>1.563</twLogDel><twRouteDel>6.452</twRouteDel><twTotDel>8.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.315</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_2</twDest><twTotPathDel>8.002</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_2</twBEL></twPathDel><twLogDel>1.652</twLogDel><twRouteDel>6.350</twRouteDel><twTotDel>8.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.333</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_1</twDest><twTotPathDel>7.984</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_1</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>6.350</twRouteDel><twTotDel>7.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.341</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_3</twDest><twTotPathDel>7.976</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_3</twBEL></twPathDel><twLogDel>1.626</twLogDel><twRouteDel>6.350</twRouteDel><twTotDel>7.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.358</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_0</twDest><twTotPathDel>7.959</twTotPathDel><twClkSkew dest = "0.335" src = "0.351">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>f2_tdc_control/calib1_q[3]</twComp><twBEL>f2_tdc_control/calib1_q_0</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>6.350</twRouteDel><twTotDel>7.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.368</twSlack><twSrc BELType="FF">f4_tdc_control/CS_countr_q_13</twSrc><twDest BELType="FF">f4_tdc_control/state_q_FSM_FFd3_1</twDest><twTotPathDel>7.959</twTotPathDel><twClkSkew dest = "0.325" src = "0.331">0.006</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f4_tdc_control/CS_countr_q_13</twSrc><twDest BELType='FF'>f4_tdc_control/state_q_FSM_FFd3_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X10Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>f4_tdc_control/CS_countr_q[13]</twComp><twBEL>f4_tdc_control/CS_countr_q_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>f4_tdc_control/CS_countr_q[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp><twBEL>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>f4_tdc_control/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp><twBEL>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f4_tdc_control/CS_countr_q[3]</twComp><twBEL>f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd3</twComp><twBEL>f4_tdc_control/state_q_FSM_FFd3-In2_G</twBEL><twBEL>f4_tdc_control/state_q_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd4_1</twComp><twBEL>f4_tdc_control/state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>1.746</twLogDel><twRouteDel>6.213</twRouteDel><twTotDel>7.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.413</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_14</twDest><twTotPathDel>7.897</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_14</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.416</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_13</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_13</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.416</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_15</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_15</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.418</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_11</twDest><twTotPathDel>7.892</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_11</twBEL></twPathDel><twLogDel>1.601</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.431</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_12</twDest><twTotPathDel>7.879</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_12</twBEL></twPathDel><twLogDel>1.588</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.456</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_10</twDest><twTotPathDel>7.854</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_10</twBEL></twPathDel><twLogDel>1.563</twLogDel><twRouteDel>6.291</twRouteDel><twTotDel>7.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.469</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_14</twDest><twTotPathDel>7.841</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_14</twBEL></twPathDel><twLogDel>1.652</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.472</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_13</twDest><twTotPathDel>7.838</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_13</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.472</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_15</twDest><twTotPathDel>7.838</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_15</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.474</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_11</twDest><twTotPathDel>7.836</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_11</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.487</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_12</twDest><twTotPathDel>7.823</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_12</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.512</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/calib1_q_10</twDest><twTotPathDel>7.798</twTotPathDel><twClkSkew dest = "0.328" src = "0.351">0.023</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/calib1_q_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0352_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>f2_tdc_control/_n0352_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0352_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>f2_tdc_control/_n0352_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>f2_tdc_control/calib1_q[14]</twComp><twBEL>f2_tdc_control/calib1_q_10</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.514</twSlack><twSrc BELType="FF">f4_tdc_control/CS_countr_q_11</twSrc><twDest BELType="FF">f4_tdc_control/state_q_FSM_FFd3_1</twDest><twTotPathDel>7.806</twTotPathDel><twClkSkew dest = "0.325" src = "0.338">0.013</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f4_tdc_control/CS_countr_q_11</twSrc><twDest BELType='FF'>f4_tdc_control/state_q_FSM_FFd3_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>f4_tdc_control/CS_countr_q[11]</twComp><twBEL>f4_tdc_control/CS_countr_q_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>f4_tdc_control/CS_countr_q[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp><twBEL>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>f4_tdc_control/N103</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp><twBEL>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>f4_tdc_control/GND_18_o_GND_18_o_equal_18_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f4_tdc_control/CS_countr_q[3]</twComp><twBEL>f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>f4_tdc_control/CS_countr_q[15]_GND_18_o_equal_39_o</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd3</twComp><twBEL>f4_tdc_control/state_q_FSM_FFd3-In2_G</twBEL><twBEL>f4_tdc_control/state_q_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>f4_tdc_control/state_q_FSM_FFd4_1</twComp><twBEL>f4_tdc_control/state_q_FSM_FFd3_1</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>6.011</twRouteDel><twTotDel>7.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.523</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_7</twDest><twTotPathDel>7.740</twTotPathDel><twClkSkew dest = "0.686" src = "0.756">0.070</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_G</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[7]</twComp><twBEL>f2_tdc_control/CS_countr_q_7</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>6.337</twRouteDel><twTotDel>7.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.523</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_13</twDest><twTotPathDel>7.744</twTotPathDel><twClkSkew dest = "0.690" src = "0.756">0.066</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_G</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[13]</twComp><twBEL>f2_tdc_control/CS_countr_q_13</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>6.341</twRouteDel><twTotDel>7.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.567</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_13</twDest><twTotPathDel>7.700</twTotPathDel><twClkSkew dest = "0.690" src = "0.756">0.066</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_F</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[13]</twComp><twBEL>f2_tdc_control/CS_countr_q_13</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>6.271</twRouteDel><twTotDel>7.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.567</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_7</twDest><twTotPathDel>7.696</twTotPathDel><twClkSkew dest = "0.686" src = "0.756">0.070</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_F</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[7]</twComp><twBEL>f2_tdc_control/CS_countr_q_7</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>6.267</twRouteDel><twTotDel>7.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.579</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_7</twDest><twTotPathDel>7.684</twTotPathDel><twClkSkew dest = "0.686" src = "0.756">0.070</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_G</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[7]</twComp><twBEL>f2_tdc_control/CS_countr_q_7</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>6.235</twRouteDel><twTotDel>7.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.579</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f2_tdc_control/CS_countr_q_13</twDest><twTotPathDel>7.688</twTotPathDel><twClkSkew dest = "0.690" src = "0.756">0.066</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f2_tdc_control/CS_countr_q_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.742</twDelInfo><twComp>state_q_FSM_FFd1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f2_tdc_control/N930</twComp><twBEL>f2_tdc_control/_n0516_inv3_G</twBEL><twBEL>f2_tdc_control/_n0516_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>f2_tdc_control/_n0516_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>f2_tdc_control/CS_countr_q[13]</twComp><twBEL>f2_tdc_control/CS_countr_q_13</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>6.239</twRouteDel><twTotDel>7.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.616</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.218</twTotPathDel><twClkSkew dest = "1.180" src = "0.679">-0.501</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.880</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[31]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>5.689</twRouteDel><twTotDel>8.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.616</twSlack><twSrc BELType="FF">f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f2_tdc_control/calib2_q_7</twDest><twTotPathDel>7.690</twTotPathDel><twClkSkew dest = "0.324" src = "0.351">0.027</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f2_tdc_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f2_tdc_control/calib2_q_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp><twBEL>f2_tdc_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.844</twDelInfo><twComp>state_q_FSM_FFd2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>f2_tdc_control/tdc_SPI_busy_start_q_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp><twBEL>f2_tdc_control/_n0396_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>f2_tdc_control/_n0396_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f2_tdc_data_out[3]</twComp><twBEL>f2_tdc_control/_n0396_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>f2_tdc_control/_n0396_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>f2_tdc_control/calib2_q[8]</twComp><twBEL>f2_tdc_control/calib2_q_7</twBEL></twPathDel><twLogDel>1.605</twLogDel><twRouteDel>6.085</twRouteDel><twTotDel>7.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA" logResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA" logResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA" logResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA" logResource="mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA" logResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA" logResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA" logResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA" logResource="mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tbcper_I" slack="12.959" period="15.625" constraintValue="15.625" deviceLimit="2.666" freqLimit="375.094" physResource="new_clk/clkout1_buf/I0" logResource="new_clk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="new_clk/clkfx"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="tx_q/CLK0" logResource="fifo_manager/serial_tx_TDC/tx_q/CK0" locationPin="OLOGIC_X6Y1.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tickper" slack="13.759" period="15.625" constraintValue="15.625" deviceLimit="1.866" freqLimit="535.906" physResource="main_control/serial_rx2/rx_q/CLK0" logResource="main_control/serial_rx2/rx_q/CLK0" locationPin="ILOGIC_X6Y0.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem31/DP/CLK" locationPin="SLICE_X4Y29.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem32/DP/CLK" locationPin="SLICE_X4Y29.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[31]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem31/SP/CLK" locationPin="SLICE_X4Y29.CLK" clockNet="clk_64mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="10.708" errors="0" errorRollup="0" items="0" itemsRollup="69289"/><twConstRollup name="TS_new_clk_clkfx" fullName="TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="8.366" actualRollup="N/A" errors="0" errorRollup="0" items="69289" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.366</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>69289</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13122</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>8.366</twMinPer><twFootnote number="1" /><twMaxFreq>119.531</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 22 18:04:16 2018 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 447 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
