#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 23 16:22:16 2024
# Process ID: 8880
# Current directory: D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1
# Command line: vivado.exe -log design_1_Ps_Intr_Cnt_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Ps_Intr_Cnt_0_0.tcl
# Log file: D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1/design_1_Ps_Intr_Cnt_0_0.vds
# Journal file: D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
source design_1_Ps_Intr_Cnt_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:HDMI_TX:1.0 found in user repository d:/three_verilog/fpga_IP_define 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/fpga_IP_define'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil_23/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Ps_Intr_Cnt_0_0
Command: synth_design -top design_1_Ps_Intr_Cnt_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35868
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.711 ; gain = 441.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Ps_Intr_Cnt_0_0' [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ip/design_1_Ps_Intr_Cnt_0_0/synth/design_1_Ps_Intr_Cnt_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Ps_Intr_Cnt' [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ipshared/324f/Ps_Intr_Cnt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Ps_Intr_Cnt' (0#1) [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ipshared/324f/Ps_Intr_Cnt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Ps_Intr_Cnt_0_0' (0#1) [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ip/design_1_Ps_Intr_Cnt_0_0/synth/design_1_Ps_Intr_Cnt_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element r_Cnt_Value_reg was removed.  [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ipshared/324f/Ps_Intr_Cnt.v:34]
WARNING: [Synth 8-3848] Net O_Cnt_Value in module/entity Ps_Intr_Cnt does not have driver. [d:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.gen/sources_1/bd/design_1/ipshared/324f/Ps_Intr_Cnt.v:8]
WARNING: [Synth 8-7129] Port O_Cnt_Value[7] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[6] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[5] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[4] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[3] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[2] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[1] in module Ps_Intr_Cnt is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[0] in module Ps_Intr_Cnt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1551.020 ; gain = 552.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.020 ; gain = 552.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1551.020 ; gain = 552.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1618.883 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port O_Cnt_Value[7] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[6] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[5] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[4] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[3] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[2] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[1] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port O_Cnt_Value[0] in module design_1_Ps_Intr_Cnt_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |LUT6 |     3|
|7     |FDRE |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1618.883 ; gain = 552.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 1618.883 ; gain = 620.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 92f3666f
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1618.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1/design_1_Ps_Intr_Cnt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Ps_Intr_Cnt_0_0, cache-ID = 966a3b14aaa42cd2
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/Eth_lwip_Acp.runs/design_1_Ps_Intr_Cnt_0_0_synth_1/design_1_Ps_Intr_Cnt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Ps_Intr_Cnt_0_0_utilization_synth.rpt -pb design_1_Ps_Intr_Cnt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 16:25:02 2024...
