Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:50:48 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.091ns (63.025%)  route 0.053ns (36.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[4]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[4]/Q
                         net (fo=1, routed)           0.053     0.144    vidin_rgb_reg2[4]
    SLICE_X0Y71          FDRE                                         r  vidin_rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.091ns (62.510%)  route 0.055ns (37.490%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[5]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[5]/Q
                         net (fo=1, routed)           0.055     0.146    vidin_rgb_reg2[5]
    SLICE_X0Y71          FDRE                                         r  vidin_rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.091ns (49.582%)  route 0.093ns (50.418%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[6]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vidin_rgb_reg2_reg[6]/Q
                         net (fo=1, routed)           0.093     0.184    vidin_rgb_reg2[6]
    SLICE_X0Y72          FDRE                                         r  vidin_rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.100ns (53.226%)  route 0.088ns (46.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  vidin_rgb_reg1_reg[3]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg1_reg[3]/Q
                         net (fo=1, routed)           0.088     0.188    n_0_vidin_rgb_reg1_reg[3]
    SLICE_X1Y71          FDRE                                         r  vidin_rgb_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg1_reg[2]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg1_reg[2]/Q
                         net (fo=1, routed)           0.090     0.190    n_0_vidin_rgb_reg1_reg[2]
    SLICE_X1Y72          FDRE                                         r  vidin_rgb_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[0]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg2_reg[0]/Q
                         net (fo=1, routed)           0.090     0.190    vidin_rgb_reg2[0]
    SLICE_X0Y72          FDRE                                         r  vidin_rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg2_reg[3]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_rgb_reg2_reg[3]/Q
                         net (fo=1, routed)           0.090     0.190    vidin_rgb_reg2[3]
    SLICE_X0Y71          FDRE                                         r  vidin_rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.100ns (52.507%)  route 0.090ns (47.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[2]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[2]/Q
                         net (fo=1, routed)           0.090     0.190    vidin_addr_reg1[2]
    SLICE_X1Y65          FDRE                                         r  vidin_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.100ns (52.302%)  route 0.091ns (47.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[11]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[11]/Q
                         net (fo=1, routed)           0.091     0.191    vidin_addr_reg1__0[11]
    SLICE_X0Y69          FDRE                                         r  vidin_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.100ns (52.241%)  route 0.091ns (47.759%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[1]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vidin_addr_reg1_reg[1]/Q
                         net (fo=1, routed)           0.091     0.191    vidin_addr_reg1[1]
    SLICE_X1Y65          FDRE                                         r  vidin_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------




