############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode m_axi -depth 307200 -offset slave "fillbox" vram
set_directive_interface -mode s_axilite "fillbox"
set_directive_interface -mode s_axilite "fillbox" color
set_directive_interface -mode s_axilite "fillbox" height
set_directive_interface -mode s_axilite "fillbox" xpos
set_directive_interface -mode s_axilite "fillbox" width
set_directive_interface -mode s_axilite "fillbox" ypos
