-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_2_data165_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    img_2_data165_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_2_data165_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_2_data165_empty_n : IN STD_LOGIC;
    img_2_data165_read : OUT STD_LOGIC;
    img_3_data166_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_3_data166_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_3_data166_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_3_data166_full_n : IN STD_LOGIC;
    img_3_data166_write : OUT STD_LOGIC;
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce1 : OUT STD_LOGIC;
    buf_V_2_we1 : OUT STD_LOGIC;
    buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce1 : OUT STD_LOGIC;
    buf_V_1_we1 : OUT STD_LOGIC;
    buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce1 : OUT STD_LOGIC;
    buf_V_we1 : OUT STD_LOGIC;
    buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_cast1 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_cast2 : IN STD_LOGIC_VECTOR (1 downto 0);
    p_cast : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp_i_i142_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1027_reg_644 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_648 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i142_i_read_reg_619 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal icmp_ln1031_reg_659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_659_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1027_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal img_2_data165_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal img_3_data166_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_cast_read_reg_623 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_V_1_reg_638 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_reg_644_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_644_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_644_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_644_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_644_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_648_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_648_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i99_i_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i99_i_reg_652 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1031_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_659_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_659_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_659_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_659_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_fu_386_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_1_fu_397_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_2_fu_408_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_4_reg_693 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_13_fu_445_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_13_reg_700 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_3_reg_706 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_15_fu_487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_15_reg_711 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_6_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_716 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_20_fu_542_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_20_reg_721 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter6_stage0 : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_3_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_3_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_3_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_3_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_addr_gep_fu_205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_1_addr_gep_fu_212_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_2_addr_gep_fu_219_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_V_fu_80 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_2_fu_355_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal max_V_fu_84 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_1_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_2_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_1_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_5_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1027_fu_345_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1027_2_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_11_fu_431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_3_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_4_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_14_fu_474_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_5_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_17_fu_517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_7_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_18_fu_528_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_8_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_9_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_301 : BOOLEAN;
    signal ap_condition_583 : BOOLEAN;
    signal ap_condition_587 : BOOLEAN;
    signal ap_condition_590 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component color_analysis_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component color_analysis_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component color_analysis_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289 : component color_analysis_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_256,
        ap_return => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_return);

    src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295 : component color_analysis_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267,
        ap_return => src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295_ap_return);

    src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301 : component color_analysis_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_278,
        ap_return => src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_return);

    mux_32_8_1_1_U155 : component color_analysis_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => p_cast1,
        dout => buf_cop_V_fu_386_p5);

    mux_32_8_1_1_U156 : component color_analysis_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => p_cast2,
        dout => buf_cop_V_1_fu_397_p5);

    mux_32_8_1_1_U157 : component color_analysis_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => p_cast,
        dout => buf_cop_V_2_fu_408_p5);

    flow_control_loop_pipe_sequential_init_U : component color_analysis_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter6_stage0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_301)) then
                if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_361_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_256;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_301)) then
                if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_361_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_278 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_278 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_278;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_3_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_301)) then
                if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_0) and (icmp_ln1027_1_fu_361_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_reg_267 <= ap_const_lv8_FF;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_3_reg_267 <= ap_phi_reg_pp0_iter0_buf_cop_V_3_reg_267;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1027_1_reg_648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1027_reg_644_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_256 <= buf_cop_V_fu_386_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_256 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_256;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1027_1_reg_648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1027_reg_644_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_278 <= buf_cop_V_1_fu_397_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_278 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_278;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1027_1_reg_648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1027_reg_644_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267 <= buf_cop_V_2_fu_408_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_3_reg_267 <= ap_phi_reg_pp0_iter3_buf_cop_V_3_reg_267;
                end if;
            end if; 
        end if;
    end process;

    col_V_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_V_fu_80 <= col_V_2_fu_355_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_80 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    max_V_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_V_1_fu_88 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter4_reg = ap_const_lv1_0))) then 
                    max_V_1_fu_88 <= ret_1_fu_100;
                end if;
            end if; 
        end if;
    end process;

    max_V_2_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_V_2_fu_96 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter3_reg = ap_const_lv1_0))) then 
                    max_V_2_fu_96 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_return;
                end if;
            end if; 
        end if;
    end process;

    max_V_5_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_V_5_fu_104 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter5_reg = ap_const_lv1_0))) then 
                    max_V_5_fu_104 <= src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter5_reg;
                end if;
            end if; 
        end if;
    end process;

    max_V_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_V_fu_84 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter3_reg = ap_const_lv1_0))) then 
                    max_V_fu_84 <= max_V_2_fu_96;
                end if;
            end if; 
        end if;
    end process;

    ret_1_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_1_fu_100 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ret_1_fu_100 <= src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_fu_92 <= ap_const_lv8_FF;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ret_fu_92 <= max_V_5_fu_104;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_1_reg_638 <= ap_sig_allocacmp_col_V_1;
                icmp_ln1027_1_reg_648_pp0_iter1_reg <= icmp_ln1027_1_reg_648;
                icmp_ln1027_reg_644 <= icmp_ln1027_fu_349_p2;
                icmp_ln1027_reg_644_pp0_iter1_reg <= icmp_ln1027_reg_644;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln1027_1_reg_648_pp0_iter2_reg <= icmp_ln1027_1_reg_648_pp0_iter1_reg;
                icmp_ln1027_reg_644_pp0_iter2_reg <= icmp_ln1027_reg_644_pp0_iter1_reg;
                icmp_ln1027_reg_644_pp0_iter3_reg <= icmp_ln1027_reg_644_pp0_iter2_reg;
                icmp_ln1027_reg_644_pp0_iter4_reg <= icmp_ln1027_reg_644_pp0_iter3_reg;
                icmp_ln1027_reg_644_pp0_iter5_reg <= icmp_ln1027_reg_644_pp0_iter4_reg;
                icmp_ln1031_reg_659_pp0_iter2_reg <= icmp_ln1031_reg_659;
                icmp_ln1031_reg_659_pp0_iter3_reg <= icmp_ln1031_reg_659_pp0_iter2_reg;
                icmp_ln1031_reg_659_pp0_iter4_reg <= icmp_ln1031_reg_659_pp0_iter3_reg;
                icmp_ln1031_reg_659_pp0_iter5_reg <= icmp_ln1031_reg_659_pp0_iter4_reg;
                icmp_ln1031_reg_659_pp0_iter6_reg <= icmp_ln1031_reg_659_pp0_iter5_reg;
                src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter5_reg <= src_buf_temp_copy_extract_V_0_4_reg_693;
                src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter6_reg <= src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_256 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256;
                ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_278 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_278;
                ap_phi_reg_pp0_iter2_buf_cop_V_3_reg_267 <= ap_phi_reg_pp0_iter1_buf_cop_V_3_reg_267;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_256 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_256;
                ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_278 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_278;
                ap_phi_reg_pp0_iter3_buf_cop_V_3_reg_267 <= ap_phi_reg_pp0_iter2_buf_cop_V_3_reg_267;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_278 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_278;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    conv_i99_i_reg_652(12 downto 0) <= conv_i99_i_fu_372_p1(12 downto 0);
                icmp_ln1031_reg_659 <= icmp_ln1031_fu_381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_1_reg_648 <= icmp_ln1027_1_fu_361_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_644_pp0_iter4_reg = ap_const_lv1_0))) then
                icmp_ln1027_6_reg_716 <= icmp_ln1027_6_fu_495_p2;
                max_V_15_reg_711 <= max_V_15_fu_487_p3;
                src_buf_temp_copy_extract_V_0_3_reg_706 <= src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_644_pp0_iter3_reg = ap_const_lv1_0))) then
                max_V_13_reg_700 <= max_V_13_fu_445_p3;
                src_buf_temp_copy_extract_V_0_4_reg_693 <= src_buf_temp_copy_extract_V_0_4_xfExtractPixels_1_1_0_s_fu_295_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_644_pp0_iter5_reg = ap_const_lv1_0))) then
                max_V_20_reg_721 <= max_V_20_fu_542_p3;
            end if;
        end if;
    end process;
    conv_i99_i_reg_652(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, img_2_data165_empty_n, ap_predicate_op61_read_state2, img_3_data166_full_n, icmp_ln1031_reg_659_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (img_3_data166_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op61_read_state2 = ap_const_boolean_1) and (img_2_data165_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, img_2_data165_empty_n, ap_predicate_op61_read_state2, img_3_data166_full_n, icmp_ln1031_reg_659_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (img_3_data166_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op61_read_state2 = ap_const_boolean_1) and (img_2_data165_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, img_2_data165_empty_n, ap_predicate_op61_read_state2, img_3_data166_full_n, icmp_ln1031_reg_659_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (img_3_data166_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op61_read_state2 = ap_const_boolean_1) and (img_2_data165_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(img_2_data165_empty_n, ap_predicate_op61_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op61_read_state2 = ap_const_boolean_1) and (img_2_data165_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(img_3_data166_full_n, icmp_ln1031_reg_659_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (img_3_data166_full_n = ap_const_logic_0));
    end process;


    ap_condition_301_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_301 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_583_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, ap_block_pp0_stage0, p_cast_read_reg_623)
    begin
                ap_condition_583 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_1));
    end process;


    ap_condition_587_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, ap_block_pp0_stage0, p_cast_read_reg_623)
    begin
                ap_condition_587 <= (not((p_cast_read_reg_623 = ap_const_lv2_0)) and not((p_cast_read_reg_623 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_590_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, ap_block_pp0_stage0, p_cast_read_reg_623)
    begin
                ap_condition_590 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1027_fu_349_p2)
    begin
        if (((icmp_ln1027_fu_349_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter6_stage0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_subdone, icmp_ln1027_reg_644_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1027_reg_644_pp0_iter5_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_256 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_278 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_3_reg_267 <= "XXXXXXXX";

    ap_predicate_op61_read_state2_assign_proc : process(icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i)
    begin
                ap_predicate_op61_read_state2 <= ((cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_80, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_V_1 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_1 <= col_V_fu_80;
        end if; 
    end process;

    buf_V_1_addr_gep_fu_212_p3 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
    buf_V_1_address0 <= conv_i99_i_reg_652(10 - 1 downto 0);

    buf_V_1_address1_assign_proc : process(cmp_i_i142_i_read_reg_619, cmp_i_i142_i, conv_i99_i_fu_372_p1, buf_V_1_addr_gep_fu_212_p3, ap_condition_583)
    begin
        if ((ap_const_boolean_1 = ap_condition_583)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_1_address1 <= buf_V_1_addr_gep_fu_212_p3;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_1_address1 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
            else 
                buf_V_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_1)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(img_2_data165_dout, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_condition_583)
    begin
        if ((ap_const_boolean_1 = ap_condition_583)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_1_d1 <= img_2_data165_dout;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_1_d1 <= ap_const_lv8_FF;
            else 
                buf_V_1_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_1)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_addr_gep_fu_219_p3 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
    buf_V_2_address0 <= conv_i99_i_reg_652(10 - 1 downto 0);

    buf_V_2_address1_assign_proc : process(cmp_i_i142_i_read_reg_619, cmp_i_i142_i, conv_i99_i_fu_372_p1, buf_V_2_addr_gep_fu_219_p3, ap_condition_587)
    begin
        if ((ap_const_boolean_1 = ap_condition_587)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_2_address1 <= buf_V_2_addr_gep_fu_219_p3;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_2_address1 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
            else 
                buf_V_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if (((not((p_cast_read_reg_623 = ap_const_lv2_0)) and not((p_cast_read_reg_623 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((p_cast_read_reg_623 = ap_const_lv2_0)) and not((p_cast_read_reg_623 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(img_2_data165_dout, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_condition_587)
    begin
        if ((ap_const_boolean_1 = ap_condition_587)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_2_d1 <= img_2_data165_dout;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_2_d1 <= ap_const_lv8_FF;
            else 
                buf_V_2_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if (((not((p_cast_read_reg_623 = ap_const_lv2_0)) and not((p_cast_read_reg_623 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((p_cast_read_reg_623 = ap_const_lv2_0)) and not((p_cast_read_reg_623 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_addr_gep_fu_205_p3 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
    buf_V_address0 <= conv_i99_i_reg_652(10 - 1 downto 0);

    buf_V_address1_assign_proc : process(cmp_i_i142_i_read_reg_619, cmp_i_i142_i, conv_i99_i_fu_372_p1, buf_V_addr_gep_fu_205_p3, ap_condition_590)
    begin
        if ((ap_const_boolean_1 = ap_condition_590)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_address1 <= buf_V_addr_gep_fu_205_p3;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_address1 <= conv_i99_i_fu_372_p1(10 - 1 downto 0);
            else 
                buf_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_0)))) then 
            buf_V_ce1 <= ap_const_logic_1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(img_2_data165_dout, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_condition_590)
    begin
        if ((ap_const_boolean_1 = ap_condition_590)) then
            if ((cmp_i_i142_i = ap_const_lv1_1)) then 
                buf_V_d1 <= img_2_data165_dout;
            elsif ((cmp_i_i142_i_read_reg_619 = ap_const_lv1_0)) then 
                buf_V_d1 <= ap_const_lv8_FF;
            else 
                buf_V_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_644, icmp_ln1027_1_reg_648, cmp_i_i142_i_read_reg_619, cmp_i_i142_i, ap_block_pp0_stage0_11001, p_cast_read_reg_623)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i = ap_const_lv1_1) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i142_i_read_reg_619 = ap_const_lv1_0) and (icmp_ln1027_1_reg_648 = ap_const_lv1_1) and (icmp_ln1027_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_cast_read_reg_623 = ap_const_lv2_0)))) then 
            buf_V_we1 <= ap_const_logic_1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i142_i_read_reg_619 <= cmp_i_i142_i;
    col_V_2_fu_355_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_1) + unsigned(ap_const_lv13_1));
    conv_i99_i_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_638),64));
    icmp_ln1027_1_fu_361_p2 <= "1" when (unsigned(zext_ln1027_fu_345_p1) < unsigned(img_width)) else "0";
    icmp_ln1027_2_fu_425_p2 <= "1" when (unsigned(max_V_fu_84) > unsigned(max_V_2_fu_96)) else "0";
    icmp_ln1027_3_fu_439_p2 <= "1" when (unsigned(max_V_11_fu_431_p3) > unsigned(src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_return)) else "0";
    icmp_ln1027_4_fu_469_p2 <= "1" when (unsigned(max_V_13_reg_700) > unsigned(max_V_1_fu_88)) else "0";
    icmp_ln1027_5_fu_481_p2 <= "1" when (unsigned(max_V_14_fu_474_p3) > unsigned(ret_1_fu_100)) else "0";
    icmp_ln1027_6_fu_495_p2 <= "1" when (unsigned(max_V_15_fu_487_p3) > unsigned(src_buf_temp_copy_extract_V_0_3_xfExtractPixels_1_1_0_s_fu_301_ap_return)) else "0";
    icmp_ln1027_7_fu_522_p2 <= "1" when (unsigned(max_V_17_fu_517_p3) > unsigned(ret_fu_92)) else "0";
    icmp_ln1027_8_fu_536_p2 <= "1" when (unsigned(max_V_18_fu_528_p3) > unsigned(max_V_5_fu_104)) else "0";
    icmp_ln1027_9_fu_559_p2 <= "1" when (unsigned(max_V_20_reg_721) > unsigned(src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter6_reg)) else "0";
    icmp_ln1027_fu_349_p2 <= "1" when (unsigned(zext_ln1027_fu_345_p1) > unsigned(img_width)) else "0";
    icmp_ln1031_fu_381_p2 <= "1" when (col_V_1_reg_638 = ap_const_lv13_0) else "0";

    img_2_data165_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, img_2_data165_empty_n, ap_predicate_op61_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op61_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_2_data165_blk_n <= img_2_data165_empty_n;
        else 
            img_2_data165_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_2_data165_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op61_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op61_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_2_data165_read <= ap_const_logic_1;
        else 
            img_2_data165_read <= ap_const_logic_0;
        end if; 
    end process;


    img_3_data166_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, img_3_data166_full_n, icmp_ln1031_reg_659_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            img_3_data166_blk_n <= img_3_data166_full_n;
        else 
            img_3_data166_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_3_data166_din <= 
        src_buf_temp_copy_extract_V_0_4_reg_693_pp0_iter6_reg when (icmp_ln1027_9_fu_559_p2(0) = '1') else 
        max_V_20_reg_721;

    img_3_data166_write_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln1031_reg_659_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1031_reg_659_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            img_3_data166_write <= ap_const_logic_1;
        else 
            img_3_data166_write <= ap_const_logic_0;
        end if; 
    end process;

    max_V_11_fu_431_p3 <= 
        max_V_2_fu_96 when (icmp_ln1027_2_fu_425_p2(0) = '1') else 
        max_V_fu_84;
    max_V_13_fu_445_p3 <= 
        src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_289_ap_return when (icmp_ln1027_3_fu_439_p2(0) = '1') else 
        max_V_11_fu_431_p3;
    max_V_14_fu_474_p3 <= 
        max_V_1_fu_88 when (icmp_ln1027_4_fu_469_p2(0) = '1') else 
        max_V_13_reg_700;
    max_V_15_fu_487_p3 <= 
        ret_1_fu_100 when (icmp_ln1027_5_fu_481_p2(0) = '1') else 
        max_V_14_fu_474_p3;
    max_V_17_fu_517_p3 <= 
        src_buf_temp_copy_extract_V_0_3_reg_706 when (icmp_ln1027_6_reg_716(0) = '1') else 
        max_V_15_reg_711;
    max_V_18_fu_528_p3 <= 
        ret_fu_92 when (icmp_ln1027_7_fu_522_p2(0) = '1') else 
        max_V_17_fu_517_p3;
    max_V_20_fu_542_p3 <= 
        max_V_5_fu_104 when (icmp_ln1027_8_fu_536_p2(0) = '1') else 
        max_V_18_fu_528_p3;
    p_cast_read_reg_623 <= p_cast;
    zext_ln1027_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),16));
end behav;
