Classic Timing Analyzer report for Test1
Sun Nov 16 21:09:51 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_48MHZ'
  6. Clock Setup: 'DDS_OUT'
  7. Clock Setup: 'CBCLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.266 ns                                       ; CLRCLK      ; bits[4]     ; --         ; CBCLK     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.063 ns                                      ; DLD~reg0    ; DLD         ; CBCLK      ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.703 ns                                       ; PTT         ; RXOE1       ; --         ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.898 ns                                       ; CLRCLK      ; CC_state.01 ; --         ; CBCLK     ; 0            ;
; Clock Setup: 'CBCLK'         ; N/A   ; None          ; 151.49 MHz ( period = 6.601 ns )               ; CC_state.10 ; CCdata[58]  ; CBCLK      ; CBCLK     ; 0            ;
; Clock Setup: 'DDS_OUT'       ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11    ; state.00    ; DDS_OUT    ; DDS_OUT   ; 0            ;
; Clock Setup: 'CLK_48MHZ'     ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CLK_25MHZ   ; CLK_25MHZ   ; CLK_48MHZ  ; CLK_48MHZ ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_48MHZ       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; DDS_OUT         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLRCLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_48MHZ'                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CLK_25MHZ ; CLK_25MHZ ; CLK_48MHZ  ; CLK_48MHZ ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DDS_OUT'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; state.00     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; I_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; Q_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; state.01     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; Q_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; I_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; state.10     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.10 ; state.11     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.262 ns                ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CBCLK'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 151.49 MHz ( period = 6.601 ns )               ; CC_state.10          ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.892 ns                ;
; N/A   ; 168.83 MHz ( period = 5.923 ns )               ; bits[2]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.214 ns                ;
; N/A   ; 172.89 MHz ( period = 5.784 ns )               ; bits[0]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.075 ns                ;
; N/A   ; 183.12 MHz ( period = 5.461 ns )               ; data_count[2]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.752 ns                ;
; N/A   ; 183.15 MHz ( period = 5.460 ns )               ; data_count[2]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.751 ns                ;
; N/A   ; 183.25 MHz ( period = 5.457 ns )               ; data_count[2]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.748 ns                ;
; N/A   ; 183.55 MHz ( period = 5.448 ns )               ; data_count[2]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.739 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; CC_state.01          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 185.53 MHz ( period = 5.390 ns )               ; bits[0]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 187.41 MHz ( period = 5.336 ns )               ; data_count[1]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.627 ns                ;
; N/A   ; 187.44 MHz ( period = 5.335 ns )               ; data_count[1]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.626 ns                ;
; N/A   ; 187.55 MHz ( period = 5.332 ns )               ; data_count[1]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.623 ns                ;
; N/A   ; 187.86 MHz ( period = 5.323 ns )               ; data_count[1]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.614 ns                ;
; N/A   ; 190.55 MHz ( period = 5.248 ns )               ; bits[1]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.539 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; bits[4]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.479 ns                ;
; N/A   ; 195.39 MHz ( period = 5.118 ns )               ; data_count[3]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.409 ns                ;
; N/A   ; 195.43 MHz ( period = 5.117 ns )               ; data_count[3]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.408 ns                ;
; N/A   ; 195.54 MHz ( period = 5.114 ns )               ; data_count[3]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.405 ns                ;
; N/A   ; 195.89 MHz ( period = 5.105 ns )               ; data_count[3]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.396 ns                ;
; N/A   ; 198.29 MHz ( period = 5.043 ns )               ; bits[5]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.334 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; bits[5]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.317 ns                ;
; N/A   ; 202.35 MHz ( period = 4.942 ns )               ; bits[4]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.233 ns                ;
; N/A   ; 202.47 MHz ( period = 4.939 ns )               ; data_count[1]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.230 ns                ;
; N/A   ; 202.55 MHz ( period = 4.937 ns )               ; data_count[2]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.228 ns                ;
; N/A   ; 202.80 MHz ( period = 4.931 ns )               ; data_count[2]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.222 ns                ;
; N/A   ; 202.84 MHz ( period = 4.930 ns )               ; data_count[2]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.221 ns                ;
; N/A   ; 203.00 MHz ( period = 4.926 ns )               ; previous_DAC_data[0] ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.217 ns                ;
; N/A   ; 203.05 MHz ( period = 4.925 ns )               ; previous_DAC_data[0] ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.216 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; previous_DAC_data[0] ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.213 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns )               ; previous_DAC_data[0] ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.204 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 204.75 MHz ( period = 4.884 ns )               ; bits[1]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; bits[2]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.118 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; data_count[1]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.103 ns                ;
; N/A   ; 208.07 MHz ( period = 4.806 ns )               ; data_count[1]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.097 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns )               ; data_count[1]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.096 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns )               ; data_count[0]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.059 ns                ;
; N/A   ; 209.78 MHz ( period = 4.767 ns )               ; data_count[0]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.058 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; data_count[0]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.055 ns                ;
; N/A   ; 210.30 MHz ( period = 4.755 ns )               ; data_count[0]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns )               ; bits[3]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 211.64 MHz ( period = 4.725 ns )               ; data_count[3]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns )               ; bits[3]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns )               ; data_count[3]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.885 ns                ;
; N/A   ; 217.96 MHz ( period = 4.588 ns )               ; data_count[3]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.879 ns                ;
; N/A   ; 218.01 MHz ( period = 4.587 ns )               ; data_count[3]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.878 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 220.85 MHz ( period = 4.528 ns )               ; CC_state.10          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.819 ns                ;
; N/A   ; 226.81 MHz ( period = 4.409 ns )               ; CC_state.10          ; CC_state.01          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.700 ns                ;
; N/A   ; 227.17 MHz ( period = 4.402 ns )               ; previous_DAC_data[0] ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.693 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns )               ; spi_state.001        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.670 ns                ;
; N/A   ; 231.59 MHz ( period = 4.318 ns )               ; spi_state.000        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.609 ns                ;
; N/A   ; 231.64 MHz ( period = 4.317 ns )               ; spi_state.000        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.608 ns                ;
; N/A   ; 231.80 MHz ( period = 4.314 ns )               ; spi_state.000        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.605 ns                ;
; N/A   ; 232.29 MHz ( period = 4.305 ns )               ; spi_state.000        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.596 ns                ;
; N/A   ; 235.63 MHz ( period = 4.244 ns )               ; data_count[0]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.535 ns                ;
; N/A   ; 235.96 MHz ( period = 4.238 ns )               ; data_count[0]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 236.02 MHz ( period = 4.237 ns )               ; data_count[0]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.528 ns                ;
; N/A   ; 261.71 MHz ( period = 3.821 ns )               ; bits[0]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 262.40 MHz ( period = 3.811 ns )               ; spi_state.100        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; spi_state.000        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 264.76 MHz ( period = 3.777 ns )               ; CC_state.01          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; spi_state.100        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; spi_state.100        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 266.10 MHz ( period = 3.758 ns )               ; spi_state.100        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; data_count[0]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 276.32 MHz ( period = 3.619 ns )               ; bits[4]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; spi_state.100        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.791 ns                ;
; N/A   ; 285.88 MHz ( period = 3.498 ns )               ; DLD~reg0             ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.789 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns )               ; bits[5]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.748 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns )               ; bits[1]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.606 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; bits[2]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.549 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.001        ; spi_state.010        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; bits[3]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; spi_state.100        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CCdata[58]           ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DCLK~reg0            ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DIN~reg0             ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.000        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; spi_state.011        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.664 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CC_state.10          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[1]     ; CBCLK    ;
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[0]     ; CBCLK    ;
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[5]     ; CBCLK    ;
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[3]     ; CBCLK    ;
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[2]     ; CBCLK    ;
; N/A   ; None         ; 0.266 ns   ; CLRCLK ; bits[4]     ; CBCLK    ;
; N/A   ; None         ; 0.249 ns   ; CC     ; CCdata[58]  ; CBCLK    ;
; N/A   ; None         ; -1.425 ns  ; CLRCLK ; CC_state.10 ; CBCLK    ;
; N/A   ; None         ; -2.344 ns  ; CLRCLK ; CC_state.01 ; CBCLK    ;
+-------+--------------+------------+--------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 10.063 ns  ; DLD~reg0     ; DLD     ; CBCLK      ;
; N/A   ; None         ; 10.059 ns  ; DCLK~reg0    ; DCLK    ; CBCLK      ;
; N/A   ; None         ; 10.059 ns  ; DIN~reg0     ; DIN     ; CBCLK      ;
; N/A   ; None         ; 9.956 ns   ; I_CLKRX~reg0 ; I_CLKRX ; DDS_OUT    ;
; N/A   ; None         ; 9.875 ns   ; I_CLKRX~reg0 ; I_CLKTX ; DDS_OUT    ;
; N/A   ; None         ; 9.808 ns   ; Q_CLKRX~reg0 ; Q_CLKTX ; DDS_OUT    ;
; N/A   ; None         ; 9.704 ns   ; PTT_out      ; RXOE2   ; CLRCLK     ;
; N/A   ; None         ; 9.704 ns   ; PTT_out      ; RXOE1   ; CLRCLK     ;
; N/A   ; None         ; 9.679 ns   ; PTT_out      ; TXOE2   ; CLRCLK     ;
; N/A   ; None         ; 9.679 ns   ; PTT_out      ; TXOE1   ; CLRCLK     ;
; N/A   ; None         ; 9.293 ns   ; Q_CLKRX~reg0 ; Q_CLKRX ; DDS_OUT    ;
; N/A   ; None         ; 8.672 ns   ; PTT_out      ; LED2    ; CLRCLK     ;
; N/A   ; None         ; 8.208 ns   ; CLK_25MHZ    ; DDS_CLK ; CLK_48MHZ  ;
+-------+--------------+------------+--------------+---------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 8.703 ns        ; PTT  ; RXOE2 ;
; N/A   ; None              ; 8.703 ns        ; PTT  ; RXOE1 ;
; N/A   ; None              ; 8.678 ns        ; PTT  ; TXOE2 ;
; N/A   ; None              ; 8.678 ns        ; PTT  ; TXOE1 ;
+-------+-------------------+-----------------+------+-------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; 2.898 ns  ; CLRCLK ; CC_state.01 ; CBCLK    ;
; N/A           ; None        ; 1.979 ns  ; CLRCLK ; CC_state.10 ; CBCLK    ;
; N/A           ; None        ; 0.305 ns  ; CC     ; CCdata[58]  ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[1]     ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[0]     ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[5]     ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[3]     ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[2]     ; CBCLK    ;
; N/A           ; None        ; 0.288 ns  ; CLRCLK ; bits[4]     ; CBCLK    ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Sun Nov 16 21:09:50 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Phoenix -c Test1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_48MHZ" is an undefined clock
    Info: Assuming node "DDS_OUT" is an undefined clock
    Info: Assuming node "CLRCLK" is an undefined clock
    Info: Assuming node "CBCLK" is an undefined clock
Info: Clock "CLK_48MHZ" Internal fmax is restricted to 304.04 MHz between source register "CLK_25MHZ" and destination register "CLK_25MHZ"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N9; Fanout = 2; REG Node = 'CLK_25MHZ'
            Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X2_Y2_N9; Fanout = 2; REG Node = 'CLK_25MHZ'
            Info: Total cell delay = 0.591 ns ( 39.80 % )
            Info: Total interconnect delay = 0.894 ns ( 60.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK_48MHZ" to destination register is 4.702 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'CLK_48MHZ'
                Info: 2: + IC(2.652 ns) + CELL(0.918 ns) = 4.702 ns; Loc. = LC_X2_Y2_N9; Fanout = 2; REG Node = 'CLK_25MHZ'
                Info: Total cell delay = 2.050 ns ( 43.60 % )
                Info: Total interconnect delay = 2.652 ns ( 56.40 % )
            Info: - Longest clock path from clock "CLK_48MHZ" to source register is 4.702 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'CLK_48MHZ'
                Info: 2: + IC(2.652 ns) + CELL(0.918 ns) = 4.702 ns; Loc. = LC_X2_Y2_N9; Fanout = 2; REG Node = 'CLK_25MHZ'
                Info: Total cell delay = 2.050 ns ( 43.60 % )
                Info: Total interconnect delay = 2.652 ns ( 56.40 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "DDS_OUT" Internal fmax is restricted to 304.04 MHz between source register "state.11" and destination register "state.00"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; REG Node = 'state.11'
            Info: 2: + IC(0.994 ns) + CELL(0.804 ns) = 1.798 ns; Loc. = LC_X3_Y4_N2; Fanout = 3; REG Node = 'state.00'
            Info: Total cell delay = 0.804 ns ( 44.72 % )
            Info: Total interconnect delay = 0.994 ns ( 55.28 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "DDS_OUT" to destination register is 4.728 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'DDS_OUT'
                Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X3_Y4_N2; Fanout = 3; REG Node = 'state.00'
                Info: Total cell delay = 2.050 ns ( 43.36 % )
                Info: Total interconnect delay = 2.678 ns ( 56.64 % )
            Info: - Longest clock path from clock "DDS_OUT" to source register is 4.728 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'DDS_OUT'
                Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; REG Node = 'state.11'
                Info: Total cell delay = 2.050 ns ( 43.36 % )
                Info: Total interconnect delay = 2.678 ns ( 56.64 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Clock "CBCLK" has Internal fmax of 151.49 MHz between source register "CC_state.10" and destination register "CCdata[58]" (period= 6.601 ns)
    Info: + Longest register to register delay is 5.892 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N9; Fanout = 10; REG Node = 'CC_state.10'
        Info: 2: + IC(2.007 ns) + CELL(0.511 ns) = 2.518 ns; Loc. = LC_X6_Y2_N0; Fanout = 1; COMB Node = 'CCdata[58]~123'
        Info: 3: + IC(2.783 ns) + CELL(0.591 ns) = 5.892 ns; Loc. = LC_X5_Y3_N8; Fanout = 2; REG Node = 'CCdata[58]'
        Info: Total cell delay = 1.102 ns ( 18.70 % )
        Info: Total interconnect delay = 4.790 ns ( 81.30 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CBCLK" to destination register is 6.553 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.503 ns) + CELL(0.918 ns) = 6.553 ns; Loc. = LC_X5_Y3_N8; Fanout = 2; REG Node = 'CCdata[58]'
            Info: Total cell delay = 2.050 ns ( 31.28 % )
            Info: Total interconnect delay = 4.503 ns ( 68.72 % )
        Info: - Longest clock path from clock "CBCLK" to source register is 6.553 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.503 ns) + CELL(0.918 ns) = 6.553 ns; Loc. = LC_X6_Y2_N9; Fanout = 10; REG Node = 'CC_state.10'
            Info: Total cell delay = 2.050 ns ( 31.28 % )
            Info: Total interconnect delay = 4.503 ns ( 68.72 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "bits[1]" (data pin = "CLRCLK", clock pin = "CBCLK") is 0.266 ns
    Info: + Longest pin to register delay is 6.486 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_68; Fanout = 4; CLK Node = 'CLRCLK'
        Info: 2: + IC(2.480 ns) + CELL(0.914 ns) = 4.526 ns; Loc. = LC_X6_Y2_N9; Fanout = 6; COMB Node = 'Selector10~58'
        Info: 3: + IC(0.717 ns) + CELL(1.243 ns) = 6.486 ns; Loc. = LC_X6_Y2_N2; Fanout = 5; REG Node = 'bits[1]'
        Info: Total cell delay = 3.289 ns ( 50.71 % )
        Info: Total interconnect delay = 3.197 ns ( 49.29 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CBCLK" to destination register is 6.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.503 ns) + CELL(0.918 ns) = 6.553 ns; Loc. = LC_X6_Y2_N2; Fanout = 5; REG Node = 'bits[1]'
        Info: Total cell delay = 2.050 ns ( 31.28 % )
        Info: Total interconnect delay = 4.503 ns ( 68.72 % )
Info: tco from clock "CBCLK" to destination pin "DLD" through register "DLD~reg0" is 10.063 ns
    Info: + Longest clock path from clock "CBCLK" to source register is 6.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.503 ns) + CELL(0.918 ns) = 6.553 ns; Loc. = LC_X2_Y1_N3; Fanout = 2; REG Node = 'DLD~reg0'
        Info: Total cell delay = 2.050 ns ( 31.28 % )
        Info: Total interconnect delay = 4.503 ns ( 68.72 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 3.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N3; Fanout = 2; REG Node = 'DLD~reg0'
        Info: 2: + IC(0.812 ns) + CELL(2.322 ns) = 3.134 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'DLD'
        Info: Total cell delay = 2.322 ns ( 74.09 % )
        Info: Total interconnect delay = 0.812 ns ( 25.91 % )
Info: Longest tpd from source pin "PTT" to destination pin "RXOE2" is 8.703 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'PTT'
    Info: 2: + IC(2.536 ns) + CELL(0.200 ns) = 3.868 ns; Loc. = LC_X5_Y3_N6; Fanout = 4; COMB Node = 'RXOE1~0'
    Info: 3: + IC(2.513 ns) + CELL(2.322 ns) = 8.703 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'RXOE2'
    Info: Total cell delay = 3.654 ns ( 41.99 % )
    Info: Total interconnect delay = 5.049 ns ( 58.01 % )
Info: th for register "CC_state.01" (data pin = "CLRCLK", clock pin = "CBCLK") is 2.898 ns
    Info: + Longest clock path from clock "CBCLK" to destination register is 6.553 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.503 ns) + CELL(0.918 ns) = 6.553 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; REG Node = 'CC_state.01'
        Info: Total cell delay = 2.050 ns ( 31.28 % )
        Info: Total interconnect delay = 4.503 ns ( 68.72 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 3.876 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_68; Fanout = 4; CLK Node = 'CLRCLK'
        Info: 2: + IC(1.940 ns) + CELL(0.804 ns) = 3.876 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; REG Node = 'CC_state.01'
        Info: Total cell delay = 1.936 ns ( 49.95 % )
        Info: Total interconnect delay = 1.940 ns ( 50.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 119 megabytes
    Info: Processing ended: Sun Nov 16 21:09:51 2008
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


