<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: sycl::_V1::ext::intel::experimental Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sycl::_V1::ext::intel::experimental Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1detail.html">detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1esimd.html">esimd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1matrix.html">matrix</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1property"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1property.html">property</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__control.html">cache_control</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__hint__key.html">read_hint_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__assertion__key.html">read_assertion_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1write__hint__key.html">write_hint_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1kernel__attribute.html">kernel_attribute</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fp__control__key.html">fp_control_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key.html">register_map_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key.html">conduit_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key.html">stable_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key.html">buffer_location_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key.html">awidth_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key.html">dwidth_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key.html">latency_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html">read_write_mode_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key.html">maxburst_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html">wait_request_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__kernel__attribute.html">fpga_kernel_attribute</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence.html">task_sequence</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html">streaming_interface_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html">register_map_interface_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key.html">pipelined_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html">fpga_cluster_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1burst__coalesce__impl.html">burst_coalesce_impl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache.html">cache</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1prefetch__impl.html">prefetch_impl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1statically__coalesce__impl.html">statically_coalesce_impl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1lsu.html">lsu</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__datapath.html">fpga_datapath</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__mem.html">fpga_mem</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__mem_3_01T_00_01ext_1_1oneapi_1_1exper4de2a0e9a69d04995936c26498deae1b.html">fpga_mem&lt; T, ext::oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html">resource_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__banks__key.html">num_banks_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stride__size__key.html">stride_size_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1word__size__key.html">word_size_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html">bi_directional_ports_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html">clock_2x_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html">ram_stitching_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1max__private__copies__key.html">max_private_copies_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__replicates__key.html">num_replicates_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__key.html">grf_size_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__automatic__key.html">grf_size_automatic_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1gpu__kernel__attribute.html">gpu_kernel_attribute</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1device__arch.html">device_arch</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error.html">online_compile_error</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an error happend during online compilation.  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ready__latency__key.html">ready_latency_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bits__per__symbol__key.html">bits_per_symbol_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html">uses_valid_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html">first_symbol_in_high_order_bits_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html">protocol_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe__base.html">pipe_base</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipe.html">pipe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence__checker.html">task_sequence_checker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence__checker_3_01f_01_4.html">task_sequence_checker&lt; f &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1task__sequence_3_01f_00_01oneapi_1_1experim07f8245856eb540c5ac091a41e425509.html">task_sequence&lt; f, oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1balanced__key.html">balanced_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1invocation__capacity__key.html">invocation_capacity_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1response__capacity__key.html">response_capacity_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__anchor__id__key.html">latency_anchor_id_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__constraint__key.html">latency_constraint_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a12bb52355e9e50b2bfc53aba260ffb73"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a12bb52355e9e50b2bfc53aba260ffb73">cache_level</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a6a93c13bf790cde7755706705b0db404">sycl::ext::oneapi::experimental::cache_level</a></td></tr>
<tr class="separator:a12bb52355e9e50b2bfc53aba260ffb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a9dc833f9b86359ab31dc14623194a"><td class="memTemplParams" colspan="2">template&lt;typename PropertyT , typename... Ts&gt; </td></tr>
<tr class="memitem:a95a9dc833f9b86359ab31dc14623194a"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a95a9dc833f9b86359ab31dc14623194a">property_value</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1property__value.html">sycl::ext::oneapi::experimental::property_value</a>&lt; PropertyT, Ts... &gt;</td></tr>
<tr class="separator:a95a9dc833f9b86359ab31dc14623194a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ee407b3f0e1132e7aa5d78ddf7f29a"><td class="memTemplParams" colspan="2">template&lt;bool _B&gt; </td></tr>
<tr class="memitem:a39ee407b3f0e1132e7aa5d78ddf7f29a"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a39ee407b3f0e1132e7aa5d78ddf7f29a">burst_coalesce</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1burst__coalesce__impl.html">burst_coalesce_impl</a>&lt; _B &gt;</td></tr>
<tr class="separator:a39ee407b3f0e1132e7aa5d78ddf7f29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c15fd5eeb0d0a5c7ca9dd68c6936b12"><td class="memTemplParams" colspan="2">template&lt;bool _B&gt; </td></tr>
<tr class="memitem:a4c15fd5eeb0d0a5c7ca9dd68c6936b12"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4c15fd5eeb0d0a5c7ca9dd68c6936b12">prefetch</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1prefetch__impl.html">prefetch_impl</a>&lt; _B &gt;</td></tr>
<tr class="separator:a4c15fd5eeb0d0a5c7ca9dd68c6936b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ba4ee3a4cb7e609b2ce0b240e26f2"><td class="memTemplParams" colspan="2">template&lt;bool _B&gt; </td></tr>
<tr class="memitem:a909ba4ee3a4cb7e609b2ce0b240e26f2"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a909ba4ee3a4cb7e609b2ce0b240e26f2">statically_coalesce</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1statically__coalesce__impl.html">statically_coalesce_impl</a>&lt; _B &gt;</td></tr>
<tr class="separator:a909ba4ee3a4cb7e609b2ce0b240e26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e7f0faf05368885ec1cf9dc5bebe44"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a79e7f0faf05368885ec1cf9dc5bebe44">cache_config_key</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a></td></tr>
<tr class="separator:a79e7f0faf05368885ec1cf9dc5bebe44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf58f7386ca04b5092242a081611072"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abcf58f7386ca04b5092242a081611072">byte</a> = unsigned char</td></tr>
<tr class="separator:abcf58f7386ca04b5092242a081611072"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a194bf01acd06b0487dacf17c536bd09e"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09e">cache_mode</a> { <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaaf9f686f9eb416162d298446a94cfafb">uncached</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea1fb1a060534164a18a99494122825190">cached</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaabb0256a318439745ab0b343d64b9ba0">streaming</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eac9ef7a446d9608ed2229ef347d13af7e">invalidate</a>
, <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea617ac08757d38a5a7ed91c224f0e90a0">constant</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09ea99f2e1bde3d240b180ae0b0b9ccfc135">write_through</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09eaa9c64c25d98516dabbeaa44fa4b798fe">write_back</a>
<br />
 }</td></tr>
<tr class="separator:a194bf01acd06b0487dacf17c536bd09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f264e7a0903d9badc0049b9f29ebc0"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> : std::uint32_t { <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a280b2492e1afdb76d63ad6a4cd4f38d7">round_to_nearest</a> = 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a79dcfa0e805fe3950be0c307f5258f1c">round_upward</a> = 1 &lt;&lt; 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a1c66959c47ad6ee4f8eb5e7c0f3c5592">round_downward</a> = 1 &lt;&lt; 2
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a85e71d1c7477469da0e44a8cf7a644fa">round_toward_zero</a> = 1 &lt;&lt; 3
, <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a44982b658c41f3ab88e2fe91c0cd6639">denorm_ftz</a> = 1 &lt;&lt; 4
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a2af0fe66f35eb54093e28bc78e83f9e2">denorm_d_allow</a> = 1 &lt;&lt; 5
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0af9c76d522985c635c65d8d36ccf619a2">denorm_f_allow</a> = 1 &lt;&lt; 6
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a524dae6baae363e8ab780ac6abea6ccb">denorm_hf_allow</a> = 1 &lt;&lt; 7
, <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0a43e60a57822d64cf21a29810e4f68e6d">denorm_allow</a>
<br />
 }</td></tr>
<tr class="separator:ad6f264e7a0903d9badc0049b9f29ebc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d441e5a91f43d4d2760826bf130527b"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527b">read_write_mode_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e">read</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee">write</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f">read_write</a>
 }</td></tr>
<tr class="separator:a7d441e5a91f43d4d2760826bf130527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010d4c7f3aabb6876a371a34ed1767c7"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7">streaming_interface_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc">accept_downstream_stall</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4">remove_downstream_stall</a>
 }</td></tr>
<tr class="separator:a010d4c7f3aabb6876a371a34ed1767c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a91b9acd873a9fdbac90ec4eedf81a"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81a">register_map_interface_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad">do_not_wait_for_done_write</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11">wait_for_done_write</a>
 }</td></tr>
<tr class="separator:ab9a91b9acd873a9fdbac90ec4eedf81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b8c8837047e749f4ded62ca27b4cb0"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0">fpga_cluster_options_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688">stall_free</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe">stall_enable</a>
 }</td></tr>
<tr class="separator:a94b8c8837047e749f4ded62ca27b4cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677a218132ea9eab8d3de3838874fad5"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5">resource_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5aa20c858794705e52a3d2033da9240dd6">mlab</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5acaf2dea31bf1171346db45a9aa93547e">block_ram</a>
 }</td></tr>
<tr class="separator:a677a218132ea9eab8d3de3838874fad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2d4da2674dbb3230013da4d3f899f3"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3">ram_stitching_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3ae2f531ada69fed8b4e76e156203ec195">min_ram</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3a869c247e700f0b47edd8b1ef0fe1a781">max_fmax</a>
 }</td></tr>
<tr class="separator:aef2d4da2674dbb3230013da4d3f899f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a1f5a644112531aa00563871fe7db4"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">cache_config_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4a732445a85c87f7dbe6d377862773eaea">large_slm</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4af46a1708ac57ef6adff2c28181ffce7b">large_data</a>
 }</td></tr>
<tr class="separator:aa1a1f5a644112531aa00563871fe7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4d6fa2f68c739e80a16d4fca9b8d8c"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aee4d6fa2f68c739e80a16d4fca9b8d8c">compiled_code_format</a> { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aee4d6fa2f68c739e80a16d4fca9b8d8ca4e01b95158a0dd8ab3941df67f4c6774">spir_v</a> = 0
 }</td></tr>
<tr class="separator:aee4d6fa2f68c739e80a16d4fca9b8d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f8bef448e330cef6863a36b9619c2c"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2c">source_language</a> { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2ca4a196ed426a0217f8a9ab38abe926150">opencl_c</a> = 0
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2ca820eb5b696ea2a657c0db1e258dc7d81">cm</a> = 1
 }</td></tr>
<tr class="memdesc:af9f8bef448e330cef6863a36b9619c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Designates a source language for the online compiler.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2c">More...</a><br /></td></tr>
<tr class="separator:af9f8bef448e330cef6863a36b9619c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee0351addd2a879332617a18576f687"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687">protocol_name</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a63f5a6b00a8bcbcb22f37b5dd9dacbaa">avalon_streaming</a> = 0
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a2a8eaf346afa10870eae28b135c0e563">avalon_streaming_uses_ready</a> = 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687af85e7b2179d5e083693b858e724c5b04">avalon_mm</a> = 2
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687ae7eface2002ce431c08e8d2c17a475f7">avalon_mm_uses_ready</a> = 3
 }</td></tr>
<tr class="separator:a2ee0351addd2a879332617a18576f687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552f717b13814f03eaa4c49eb12e21e9"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9">latency_control_type</a> { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a334c4a4c42fdb79d7ebc3e73b517e6f8">none</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a3b7efa09444a31c5d58596e5bbf87d47">exact</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9a2ffe4e77325d9a7152f7086ea7aa5114">max</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9ad8bd79cc131920d5de426f914d17405a">min</a>
 }</td></tr>
<tr class="separator:a552f717b13814f03eaa4c49eb12e21e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4e692f5e844036ece63f02b0c1275589"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4e692f5e844036ece63f02b0c1275589">operator|</a> (const <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> &amp;a, const <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> &amp;b)</td></tr>
<tr class="separator:a4e692f5e844036ece63f02b0c1275589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8024bde3e84f251b7bf76318809f4c12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8024bde3e84f251b7bf76318809f4c12">operator==</a> (const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;lhs, const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;rhs)</td></tr>
<tr class="separator:a8024bde3e84f251b7bf76318809f4c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd0e4e10787c4c23d959f2b6eb76bb6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9fd0e4e10787c4c23d959f2b6eb76bb6">operator!=</a> (const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;lhs, const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;rhs)</td></tr>
<tr class="separator:a9fd0e4e10787c4c23d959f2b6eb76bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c37d32bec5da6776020f0428d48f0a"><td class="memTemplParams" colspan="2">template&lt;source_language Lang&gt; </td></tr>
<tr class="memitem:a24c37d32bec5da6776020f0428d48f0a"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a24c37d32bec5da6776020f0428d48f0a">__SYCL2020_DEPRECATED</a> (&quot;experimental online_compiler is being deprecated. See &quot; &quot;'sycl_ext_oneapi_kernel_compiler.asciidoc' <a class="el" href="namespacesycl_1_1__V1.html#aaf1580332e68d92e7af60eab8d90da70">instead</a> for new <a class="el" href="classsycl_1_1__V1_1_1kernel.html">kernel</a> &quot; &quot;compiler extension to <a class="el" href="classsycl_1_1__V1_1_1kernel__bundle.html">kernel_bundle</a> implementation.&quot;) online_compiler</td></tr>
<tr class="memdesc:a24c37d32bec5da6776020f0428d48f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an online compiler for the language given as template parameter.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a24c37d32bec5da6776020f0428d48f0a">More...</a><br /></td></tr>
<tr class="separator:a24c37d32bec5da6776020f0428d48f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6c2cc16abd3f9896b543b01ee4d6e6ab"><td class="memTemplParams" colspan="2">template&lt;typename... Cs&gt; </td></tr>
<tr class="memitem:a6c2cc16abd3f9896b543b01ee4d6e6ab"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__hint__key.html#a669ada1a22b8ba3a2ae77e1f65833f17">read_hint_key::value_t</a>&lt; Cs... &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a6c2cc16abd3f9896b543b01ee4d6e6ab">read_hint</a></td></tr>
<tr class="separator:a6c2cc16abd3f9896b543b01ee4d6e6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad306726fa51d5d8b7fc60745993f9aaa"><td class="memTemplParams" colspan="2">template&lt;typename... Cs&gt; </td></tr>
<tr class="memitem:ad306726fa51d5d8b7fc60745993f9aaa"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__assertion__key.html#a4057a5c9536fe904cc07611d859e91f2">read_assertion_key::value_t</a>&lt; Cs... &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad306726fa51d5d8b7fc60745993f9aaa">read_assertion</a></td></tr>
<tr class="separator:ad306726fa51d5d8b7fc60745993f9aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef38859c87049544b2e38ec026b4bc8"><td class="memTemplParams" colspan="2">template&lt;typename... Cs&gt; </td></tr>
<tr class="memitem:aaef38859c87049544b2e38ec026b4bc8"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1write__hint__key.html#a15002e52725fa90f6f39c89292c4a7e2">write_hint_key::value_t</a>&lt; Cs... &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aaef38859c87049544b2e38ec026b4bc8">write_hint</a></td></tr>
<tr class="separator:aaef38859c87049544b2e38ec026b4bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352adf26075ccac148ba96cf41822164"><td class="memTemplParams" colspan="2">template&lt;fp_mode option&gt; </td></tr>
<tr class="memitem:a352adf26075ccac148ba96cf41822164"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fp__control__key.html#a216d1c859f2a4d9520d0ca8608164078">fp_control_key::value_t</a>&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a352adf26075ccac148ba96cf41822164">fp_control</a></td></tr>
<tr class="separator:a352adf26075ccac148ba96cf41822164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde76398c7080e35f3c82a322cb5fa61"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key.html#acae8c31fa72bee6ccb22b08c7a586238">register_map_key::value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afde76398c7080e35f3c82a322cb5fa61">register_map</a></td></tr>
<tr class="separator:afde76398c7080e35f3c82a322cb5fa61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9698dc6f32574efc3d9507ccfefe8c1d"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key.html#a6ec3e48e2b97c6a64dacb54525807536">conduit_key::value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9698dc6f32574efc3d9507ccfefe8c1d">conduit</a></td></tr>
<tr class="separator:a9698dc6f32574efc3d9507ccfefe8c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f78aaca885f6860b52e2d49b4b91a2"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key.html#a86c32ba3d93d3354149cbef141f11a2e">stable_key::value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a81f78aaca885f6860b52e2d49b4b91a2">stable</a></td></tr>
<tr class="separator:a81f78aaca885f6860b52e2d49b4b91a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key.html#a15a2467a04f3f96a4d82ed69aa9ce05b">buffer_location_key::value_t</a>&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a15296d377cc2fdaa33ebe66fcc9889aa">buffer_location</a></td></tr>
<tr class="separator:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memTemplParams" colspan="2">template&lt;int W&gt; </td></tr>
<tr class="memitem:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key.html#a05e18a96a0ed7e06f2ba438a7d4432e0">awidth_key::value_t</a>&lt; W &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0f45a64d50c66652ab3c156ef5da2eed">awidth</a></td></tr>
<tr class="separator:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memTemplParams" colspan="2">template&lt;int W&gt; </td></tr>
<tr class="memitem:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key.html#a3c5981e6571b6d4254597c04ac62ea28">dwidth_key::value_t</a>&lt; W &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af41cf144e8a6fd5d44528b3fdfbed692">dwidth</a></td></tr>
<tr class="separator:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830080dd1084e1f31cf9aff06bb027b5"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:a830080dd1084e1f31cf9aff06bb027b5"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key.html#ac871faf927b042a99c4349261dc3e313">latency_key::value_t</a>&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a830080dd1084e1f31cf9aff06bb027b5">latency</a></td></tr>
<tr class="separator:a830080dd1084e1f31cf9aff06bb027b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfac7703317bbe684f3ce8b561e1665"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:adcfac7703317bbe684f3ce8b561e1665"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key.html#adba8de24a23db68db313eea4f745e870">maxburst_key::value_t</a>&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adcfac7703317bbe684f3ce8b561e1665">maxburst</a></td></tr>
<tr class="separator:adcfac7703317bbe684f3ce8b561e1665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2254cba68df69d046af48a83a4a77f5"><td class="memTemplParams" colspan="2">template&lt;int Enable&gt; </td></tr>
<tr class="memitem:ac2254cba68df69d046af48a83a4a77f5"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt; Enable &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ac2254cba68df69d046af48a83a4a77f5">wait_request</a></td></tr>
<tr class="separator:ac2254cba68df69d046af48a83a4a77f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad154e2f3e51c7b3608db6f6e36024b3d"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad154e2f3e51c7b3608db6f6e36024b3d">wait_request_requested</a></td></tr>
<tr class="separator:ad154e2f3e51c7b3608db6f6e36024b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0608b3eeaef8dd416a7a15a8a85330e"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad0608b3eeaef8dd416a7a15a8a85330e">wait_request_not_requested</a></td></tr>
<tr class="separator:ad0608b3eeaef8dd416a7a15a8a85330e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memTemplParams" colspan="2">template&lt;read_write_mode_enum Mode&gt; </td></tr>
<tr class="memitem:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1.html#a4cf7da32ec662adec405ef862ce9d8d5">Mode</a> &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af15c490bbeeaf34c62d2ae2a7f2857af">read_write_mode</a></td></tr>
<tr class="separator:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0a1f4ab7ee2b14a3831a6505d567d3"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e">read_write_mode_enum::read</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9a0a1f4ab7ee2b14a3831a6505d567d3">read_write_mode_read</a></td></tr>
<tr class="separator:a9a0a1f4ab7ee2b14a3831a6505d567d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd182c032a8d9e88c409c400006352"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee">read_write_mode_enum::write</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4ccd182c032a8d9e88c409c400006352">read_write_mode_write</a></td></tr>
<tr class="separator:a4ccd182c032a8d9e88c409c400006352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89ab33d5adf0cdca519c7716fb4ccdf"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f">read_write_mode_enum::read_write</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad89ab33d5adf0cdca519c7716fb4ccdf">read_write_mode_readwrite</a></td></tr>
<tr class="separator:ad89ab33d5adf0cdca519c7716fb4ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550b73df1b67da35f30343656025230b"><td class="memTemplParams" colspan="2">template&lt;streaming_interface_options_enum option = streaming_interface_options_enum::accept_downstream_stall&gt; </td></tr>
<tr class="memitem:a550b73df1b67da35f30343656025230b"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a550b73df1b67da35f30343656025230b">streaming_interface</a></td></tr>
<tr class="separator:a550b73df1b67da35f30343656025230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0b5a7fef1edad2b3834f13df08e68e"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc">streaming_interface_options_enum::accept_downstream_stall</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a5e0b5a7fef1edad2b3834f13df08e68e">streaming_interface_accept_downstream_stall</a></td></tr>
<tr class="separator:a5e0b5a7fef1edad2b3834f13df08e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad212127c7823de21d976d11ea6cc662b"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4">streaming_interface_options_enum::remove_downstream_stall</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad212127c7823de21d976d11ea6cc662b">streaming_interface_remove_downstream_stall</a></td></tr>
<tr class="separator:ad212127c7823de21d976d11ea6cc662b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e7185204bee0ddfb454aecc7e21284"><td class="memTemplParams" colspan="2">template&lt;register_map_interface_options_enum option = register_map_interface_options_enum::do_not_wait_for_done_write&gt; </td></tr>
<tr class="memitem:ad7e7185204bee0ddfb454aecc7e21284"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad7e7185204bee0ddfb454aecc7e21284">register_map_interface</a></td></tr>
<tr class="separator:ad7e7185204bee0ddfb454aecc7e21284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29329bff0319986e287f754ad262acec"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11">register_map_interface_options_enum::wait_for_done_write</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a29329bff0319986e287f754ad262acec">register_map_interface_wait_for_done_write</a></td></tr>
<tr class="separator:a29329bff0319986e287f754ad262acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e830765c006c429818b856650df7769"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad">register_map_interface_options_enum::do_not_wait_for_done_write</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2e830765c006c429818b856650df7769">register_map_interface_do_not_wait_for_done_write</a></td></tr>
<tr class="separator:a2e830765c006c429818b856650df7769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memTemplParams" colspan="2">template&lt;int pipeline_directive_or_initiation_interval = -1&gt; </td></tr>
<tr class="memitem:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key.html#a103f12ed2cd444056b3f65eae9c1bf4a">pipelined_key::value_t</a>&lt; pipeline_directive_or_initiation_interval &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab08b548be7dfcec0745e3e13bc9ed26f">pipelined</a></td></tr>
<tr class="separator:ab08b548be7dfcec0745e3e13bc9ed26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad39c99e31474504ef1d93535b0c1f66"><td class="memTemplParams" colspan="2">template&lt;fpga_cluster_options_enum option = fpga_cluster_options_enum::stall_free&gt; </td></tr>
<tr class="memitem:aad39c99e31474504ef1d93535b0c1f66"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt; option &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aad39c99e31474504ef1d93535b0c1f66">fpga_cluster</a></td></tr>
<tr class="separator:aad39c99e31474504ef1d93535b0c1f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3666b2643cd9754b3e8fb928aa9dd074"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688">fpga_cluster_options_enum::stall_free</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3666b2643cd9754b3e8fb928aa9dd074">stall_free_clusters</a></td></tr>
<tr class="separator:a3666b2643cd9754b3e8fb928aa9dd074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6754a3b6c04c2ea57e9bdb3ad284549f"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe">fpga_cluster_options_enum::stall_enable</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a6754a3b6c04c2ea57e9bdb3ad284549f">stall_enable_clusters</a></td></tr>
<tr class="separator:a6754a3b6c04c2ea57e9bdb3ad284549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b528fbd300272e9e39dbeb654dfbda"><td class="memItemLeft" align="right" valign="top">constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a56b528fbd300272e9e39dbeb654dfbda">BURST_COALESCE</a> = 0x1</td></tr>
<tr class="separator:a56b528fbd300272e9e39dbeb654dfbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226dc6756422689dd771ebe97a4912f4"><td class="memItemLeft" align="right" valign="top">constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a226dc6756422689dd771ebe97a4912f4">CACHE</a> = 0x2</td></tr>
<tr class="separator:a226dc6756422689dd771ebe97a4912f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14378004bb8911f8f10110b96023bcad"><td class="memItemLeft" align="right" valign="top">constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a14378004bb8911f8f10110b96023bcad">STATICALLY_COALESCE</a> = 0x4</td></tr>
<tr class="separator:a14378004bb8911f8f10110b96023bcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67285998cd9e475b9c6050babb2e96fa"><td class="memItemLeft" align="right" valign="top">constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a67285998cd9e475b9c6050babb2e96fa">PREFETCH</a> = 0x8</td></tr>
<tr class="separator:a67285998cd9e475b9c6050babb2e96fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ec9d7a1f9637a10fc0fe41a28fa27a"><td class="memTemplParams" colspan="2">template&lt;resource_enum R&gt; </td></tr>
<tr class="memitem:a72ec9d7a1f9637a10fc0fe41a28fa27a"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt; R &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a72ec9d7a1f9637a10fc0fe41a28fa27a">resource</a></td></tr>
<tr class="separator:a72ec9d7a1f9637a10fc0fe41a28fa27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fbc2c64e207bb53c1ec3a65c2a897"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5aa20c858794705e52a3d2033da9240dd6">resource_enum::mlab</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adb0fbc2c64e207bb53c1ec3a65c2a897">resource_mlab</a></td></tr>
<tr class="separator:adb0fbc2c64e207bb53c1ec3a65c2a897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e7f02937fca74be6f34f27ff7827d6"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5acaf2dea31bf1171346db45a9aa93547e">resource_enum::block_ram</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa3e7f02937fca74be6f34f27ff7827d6">resource_block_ram</a></td></tr>
<tr class="separator:aa3e7f02937fca74be6f34f27ff7827d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738a0c7751ac9fc23ad6fd05abe4625b"><td class="memTemplParams" colspan="2">template&lt;size_t E&gt; </td></tr>
<tr class="memitem:a738a0c7751ac9fc23ad6fd05abe4625b"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__banks__key.html#afde91b105edbcc2d6cc7f3d8c1e13938">num_banks_key::value_t</a>&lt; E &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a738a0c7751ac9fc23ad6fd05abe4625b">num_banks</a></td></tr>
<tr class="separator:a738a0c7751ac9fc23ad6fd05abe4625b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2bf8414285564e2d2fda76e9db7126"><td class="memTemplParams" colspan="2">template&lt;size_t E&gt; </td></tr>
<tr class="memitem:afe2bf8414285564e2d2fda76e9db7126"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stride__size__key.html#ab171f0552542d4488101395ee7de68eb">stride_size_key::value_t</a>&lt; E &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afe2bf8414285564e2d2fda76e9db7126">stride_size</a></td></tr>
<tr class="separator:afe2bf8414285564e2d2fda76e9db7126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae34b3986f24b555b9e268a0f0d22449"><td class="memTemplParams" colspan="2">template&lt;size_t E&gt; </td></tr>
<tr class="memitem:aae34b3986f24b555b9e268a0f0d22449"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1word__size__key.html#afd49d2b3e420c5691b8c493167e9c164">word_size_key::value_t</a>&lt; E &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae34b3986f24b555b9e268a0f0d22449">word_size</a></td></tr>
<tr class="separator:aae34b3986f24b555b9e268a0f0d22449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa700d2587b6773fd57cd900a6d3c83d"><td class="memTemplParams" colspan="2">template&lt;bool B&gt; </td></tr>
<tr class="memitem:aaa700d2587b6773fd57cd900a6d3c83d"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt; B &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aaa700d2587b6773fd57cd900a6d3c83d">bi_directional_ports</a></td></tr>
<tr class="separator:aaa700d2587b6773fd57cd900a6d3c83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda029bd9bc5969bddd7b676481f073d"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt; false &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afda029bd9bc5969bddd7b676481f073d">bi_directional_ports_false</a></td></tr>
<tr class="separator:afda029bd9bc5969bddd7b676481f073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230bee0e083af7f8ee0b7d05b537bfee"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt; true &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a230bee0e083af7f8ee0b7d05b537bfee">bi_directional_ports_true</a></td></tr>
<tr class="separator:a230bee0e083af7f8ee0b7d05b537bfee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709740cae7cd9b824a80475d581133f1"><td class="memTemplParams" colspan="2">template&lt;bool B&gt; </td></tr>
<tr class="memitem:a709740cae7cd9b824a80475d581133f1"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt; B &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a709740cae7cd9b824a80475d581133f1">clock_2x</a></td></tr>
<tr class="separator:a709740cae7cd9b824a80475d581133f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b083cf13db9e12ba3565c8032134033"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt; true &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3b083cf13db9e12ba3565c8032134033">clock_2x_true</a></td></tr>
<tr class="separator:a3b083cf13db9e12ba3565c8032134033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1bd4830f0942c4ef973cae90b8620b"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt; false &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abf1bd4830f0942c4ef973cae90b8620b">clock_2x_false</a></td></tr>
<tr class="separator:abf1bd4830f0942c4ef973cae90b8620b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e1a732d58df6bcdac5709fbabc3f18"><td class="memTemplParams" colspan="2">template&lt;ram_stitching_enum D&gt; </td></tr>
<tr class="memitem:a91e1a732d58df6bcdac5709fbabc3f18"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt; D &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a91e1a732d58df6bcdac5709fbabc3f18">ram_stitching</a></td></tr>
<tr class="separator:a91e1a732d58df6bcdac5709fbabc3f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65e20b36c81da8a9d81f61dcf043efe"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3ae2f531ada69fed8b4e76e156203ec195">ram_stitching_enum::min_ram</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ae65e20b36c81da8a9d81f61dcf043efe">ram_stitching_min_ram</a></td></tr>
<tr class="separator:ae65e20b36c81da8a9d81f61dcf043efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d3a73703e9902dc4ae2266f52435a3"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3a869c247e700f0b47edd8b1ef0fe1a781">ram_stitching_enum::max_fmax</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa4d3a73703e9902dc4ae2266f52435a3">ram_stitching_max_fmax</a></td></tr>
<tr class="separator:aa4d3a73703e9902dc4ae2266f52435a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbfd868a0b1a25de5edb02e78dc6ad3"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:a3dbfd868a0b1a25de5edb02e78dc6ad3"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1max__private__copies__key.html#a851150f5d783611a1beb60c98195ae96">max_private_copies_key::value_t</a>&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a3dbfd868a0b1a25de5edb02e78dc6ad3">max_private_copies</a></td></tr>
<tr class="separator:a3dbfd868a0b1a25de5edb02e78dc6ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda972ebcadf5fbea5946e6666e8ab52"><td class="memTemplParams" colspan="2">template&lt;size_t N&gt; </td></tr>
<tr class="memitem:afda972ebcadf5fbea5946e6666e8ab52"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__replicates__key.html#a23876442fbb740fa68957e6aa2b6f1d6">num_replicates_key::value_t</a>&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afda972ebcadf5fbea5946e6666e8ab52">num_replicates</a></td></tr>
<tr class="separator:afda972ebcadf5fbea5946e6666e8ab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1363a55be94348a2c116a360717bd597"><td class="memTemplParams" colspan="2">template&lt;unsigned int Size&gt; </td></tr>
<tr class="memitem:a1363a55be94348a2c116a360717bd597"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__key.html#a47c5df1ce485466ef0bb0eaf6724cfc0">grf_size_key::value_t</a>&lt; Size &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a1363a55be94348a2c116a360717bd597">grf_size</a></td></tr>
<tr class="separator:a1363a55be94348a2c116a360717bd597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae302edfd1c88d0e2ed290d534ab9cd1"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__automatic__key.html#ad5b537413e4f996cc30202a8c3a9afbe">grf_size_automatic_key::value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae302edfd1c88d0e2ed290d534ab9cd1">grf_size_automatic</a></td></tr>
<tr class="separator:aae302edfd1c88d0e2ed290d534ab9cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7161333f19faf2a4b0fe060fe3bab3"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">cache_config_enum</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0c7161333f19faf2a4b0fe060fe3bab3">large_slm</a></td></tr>
<tr class="separator:a0c7161333f19faf2a4b0fe060fe3bab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970adfb82684ca23d0fe9174855e1b09"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">cache_config_enum</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a970adfb82684ca23d0fe9174855e1b09">large_data</a></td></tr>
<tr class="separator:a970adfb82684ca23d0fe9174855e1b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc168976b0e3a076e774a514324d0a0"><td class="memTemplParams" colspan="2">template&lt;int Latency&gt; </td></tr>
<tr class="memitem:a9dc168976b0e3a076e774a514324d0a0"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ready__latency__key.html#a1ba7e81e0b48d8ca14af2fdf8f4bed1f">ready_latency_key::value_t</a>&lt; Latency &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9dc168976b0e3a076e774a514324d0a0">ready_latency</a></td></tr>
<tr class="separator:a9dc168976b0e3a076e774a514324d0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39db729acdf5ebd0b43d1b33fd4f9b24"><td class="memTemplParams" colspan="2">template&lt;int Bits&gt; </td></tr>
<tr class="memitem:a39db729acdf5ebd0b43d1b33fd4f9b24"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bits__per__symbol__key.html#a6caa647c7bcbc5752ace675ebdb98210">bits_per_symbol_key::value_t</a>&lt; Bits &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a39db729acdf5ebd0b43d1b33fd4f9b24">bits_per_symbol</a></td></tr>
<tr class="separator:a39db729acdf5ebd0b43d1b33fd4f9b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b22e81c9b4df67ed9547f37078398d"><td class="memTemplParams" colspan="2">template&lt;bool Valid&gt; </td></tr>
<tr class="memitem:a61b22e81c9b4df67ed9547f37078398d"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt; Valid &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a61b22e81c9b4df67ed9547f37078398d">uses_valid</a></td></tr>
<tr class="separator:a61b22e81c9b4df67ed9547f37078398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae07b827c7bc50a89b544e05e2b3a40b"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt; true &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae07b827c7bc50a89b544e05e2b3a40b">uses_valid_on</a></td></tr>
<tr class="separator:aae07b827c7bc50a89b544e05e2b3a40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eecc4fa40595e04e8550fdd4ef1b332"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt; false &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a1eecc4fa40595e04e8550fdd4ef1b332">uses_valid_off</a></td></tr>
<tr class="separator:a1eecc4fa40595e04e8550fdd4ef1b332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3fc447437a8d31ba31d68a07c15e2f"><td class="memTemplParams" colspan="2">template&lt;bool HighOrder&gt; </td></tr>
<tr class="memitem:a8e3fc447437a8d31ba31d68a07c15e2f"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt; HighOrder &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8e3fc447437a8d31ba31d68a07c15e2f">first_symbol_in_high_order_bits</a></td></tr>
<tr class="separator:a8e3fc447437a8d31ba31d68a07c15e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123cd31e3632e63dfbc2d99f536fc761"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt; true &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a123cd31e3632e63dfbc2d99f536fc761">first_symbol_in_high_order_bits_on</a></td></tr>
<tr class="separator:a123cd31e3632e63dfbc2d99f536fc761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a3ec381d3dbba94d8fc178d160bff6"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt; false &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa0a3ec381d3dbba94d8fc178d160bff6">first_symbol_in_high_order_bits_off</a></td></tr>
<tr class="separator:aa0a3ec381d3dbba94d8fc178d160bff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e406c0a43dfe679c45b5d9130bf72"><td class="memTemplParams" colspan="2">template&lt;protocol_name Protocol&gt; </td></tr>
<tr class="memitem:aed6e406c0a43dfe679c45b5d9130bf72"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; Protocol &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aed6e406c0a43dfe679c45b5d9130bf72">protocol</a></td></tr>
<tr class="separator:aed6e406c0a43dfe679c45b5d9130bf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016252984ec1f530c062df1b5f293f93"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a63f5a6b00a8bcbcb22f37b5dd9dacbaa">protocol_name::avalon_streaming</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a016252984ec1f530c062df1b5f293f93">protocol_avalon_streaming</a></td></tr>
<tr class="separator:a016252984ec1f530c062df1b5f293f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8fdff606817b8ba0ebf4e1ce6c042e"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a2a8eaf346afa10870eae28b135c0e563">protocol_name::avalon_streaming_uses_ready</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a8f8fdff606817b8ba0ebf4e1ce6c042e">protocol_avalon_streaming_uses_ready</a></td></tr>
<tr class="separator:a8f8fdff606817b8ba0ebf4e1ce6c042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01729e5a4e0120113af4f85577b48d15"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687af85e7b2179d5e083693b858e724c5b04">protocol_name::avalon_mm</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a01729e5a4e0120113af4f85577b48d15">protocol_avalon_mm</a></td></tr>
<tr class="separator:a01729e5a4e0120113af4f85577b48d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb38f0adf56acb3bd8c8485c2ae791c5"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687ae7eface2002ce431c08e8d2c17a475f7">protocol_name::avalon_mm_uses_ready</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abb38f0adf56acb3bd8c8485c2ae791c5">protocol_avalon_mm_uses_ready</a></td></tr>
<tr class="separator:abb38f0adf56acb3bd8c8485c2ae791c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae38654a6c45ed2f4857172d8aa3bbb4"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1balanced__key.html#a3eeab6d623c774821744ba60cbf99d6c">balanced_key::value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aae38654a6c45ed2f4857172d8aa3bbb4">balanced</a></td></tr>
<tr class="separator:aae38654a6c45ed2f4857172d8aa3bbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2489b80b473cf9c38095c642334c20e8"><td class="memTemplParams" colspan="2">template&lt;unsigned int Size&gt; </td></tr>
<tr class="memitem:a2489b80b473cf9c38095c642334c20e8"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1invocation__capacity__key.html#a7a7c423315ca72825e6ed4d6abb764ac">invocation_capacity_key::value_t</a>&lt; Size &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2489b80b473cf9c38095c642334c20e8">invocation_capacity</a></td></tr>
<tr class="separator:a2489b80b473cf9c38095c642334c20e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc12b2fd6d6c96b2e933dc92ca8d375c"><td class="memTemplParams" colspan="2">template&lt;unsigned int Size&gt; </td></tr>
<tr class="memitem:adc12b2fd6d6c96b2e933dc92ca8d375c"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1response__capacity__key.html#a0ff9b2ee4e52fd9e14ff5dc97647f2e6">response_capacity_key::value_t</a>&lt; Size &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adc12b2fd6d6c96b2e933dc92ca8d375c">response_capacity</a></td></tr>
<tr class="separator:adc12b2fd6d6c96b2e933dc92ca8d375c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d4fed47448eabf76a968f6423a64e2"><td class="memTemplParams" colspan="2">template&lt;int Anchor&gt; </td></tr>
<tr class="memitem:a96d4fed47448eabf76a968f6423a64e2"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__anchor__id__key.html#a47c7de5eddd0c1d565e9cdc1c93dc9d3">latency_anchor_id_key::value_t</a>&lt; Anchor &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a96d4fed47448eabf76a968f6423a64e2">latency_anchor_id</a></td></tr>
<tr class="separator:a96d4fed47448eabf76a968f6423a64e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddeb9e3441b92f3789e41b2b9418a46"><td class="memTemplParams" colspan="2">template&lt;int Target, latency_control_type Type, int Cycle&gt; </td></tr>
<tr class="memitem:acddeb9e3441b92f3789e41b2b9418a46"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__constraint__key.html#ae0ffbd8440f7dc2c70d1313fe0a51801">latency_constraint_key::value_t</a>&lt; Target, Type, Cycle &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#acddeb9e3441b92f3789e41b2b9418a46">latency_constraint</a></td></tr>
<tr class="separator:acddeb9e3441b92f3789e41b2b9418a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a39ee407b3f0e1132e7aa5d78ddf7f29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ee407b3f0e1132e7aa5d78ddf7f29a">&#9670;&nbsp;</a></span>burst_coalesce</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool _B&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a39ee407b3f0e1132e7aa5d78ddf7f29a">sycl::_V1::ext::intel::experimental::burst_coalesce</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1burst__coalesce__impl.html">burst_coalesce_impl</a>&lt;_B&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00044">44</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="abcf58f7386ca04b5092242a081611072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf58f7386ca04b5092242a081611072">&#9670;&nbsp;</a></span>byte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#abcf58f7386ca04b5092242a081611072">sycl::_V1::ext::intel::experimental::byte</a> = typedef unsigned char</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2online__compiler_8hpp_source.html#l00022">22</a> of file <a class="el" href="experimental_2online__compiler_8hpp_source.html">online_compiler.hpp</a>.</p>

</div>
</div>
<a id="a79e7f0faf05368885ec1cf9dc5bebe44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e7f0faf05368885ec1cf9dc5bebe44">&#9670;&nbsp;</a></span>cache_config_key</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a79e7f0faf05368885ec1cf9dc5bebe44">sycl::_V1::ext::intel::experimental::cache_config_key</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00035">35</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

</div>
</div>
<a id="a12bb52355e9e50b2bfc53aba260ffb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bb52355e9e50b2bfc53aba260ffb73">&#9670;&nbsp;</a></span>cache_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a6a93c13bf790cde7755706705b0db404">sycl::_V1::ext::intel::experimental::cache_level</a> = typedef <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a6a93c13bf790cde7755706705b0db404">sycl::ext::oneapi::experimental::cache_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00036">36</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
<a id="a4c15fd5eeb0d0a5c7ca9dd68c6936b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c15fd5eeb0d0a5c7ca9dd68c6936b12">&#9670;&nbsp;</a></span>prefetch</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool _B&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4c15fd5eeb0d0a5c7ca9dd68c6936b12">sycl::_V1::ext::intel::experimental::prefetch</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1prefetch__impl.html">prefetch_impl</a>&lt;_B&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00045">45</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="a95a9dc833f9b86359ab31dc14623194a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a9dc833f9b86359ab31dc14623194a">&#9670;&nbsp;</a></span>property_value</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyT , typename... Ts&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a95a9dc833f9b86359ab31dc14623194a">sycl::_V1::ext::intel::experimental::property_value</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1property__value.html">sycl::ext::oneapi::experimental::property_value</a>&lt;PropertyT, Ts...&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00072">72</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
<a id="a909ba4ee3a4cb7e609b2ce0b240e26f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ba4ee3a4cb7e609b2ce0b240e26f2">&#9670;&nbsp;</a></span>statically_coalesce</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool _B&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a909ba4ee3a4cb7e609b2ce0b240e26f2">sycl::_V1::ext::intel::experimental::statically_coalesce</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1statically__coalesce__impl.html">statically_coalesce_impl</a>&lt;_B&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00046">46</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aa1a1f5a644112531aa00563871fe7db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a1f5a644112531aa00563871fe7db4">&#9670;&nbsp;</a></span>cache_config_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">sycl::_V1::ext::intel::experimental::cache_config_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa1a1f5a644112531aa00563871fe7db4a732445a85c87f7dbe6d377862773eaea"></a>large_slm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1a1f5a644112531aa00563871fe7db4af46a1708ac57ef6adff2c28181ffce7b"></a>large_data&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00022">22</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

</div>
</div>
<a id="a194bf01acd06b0487dacf17c536bd09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a194bf01acd06b0487dacf17c536bd09e">&#9670;&nbsp;</a></span>cache_mode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a194bf01acd06b0487dacf17c536bd09e">sycl::_V1::ext::intel::experimental::cache_mode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09eaaf9f686f9eb416162d298446a94cfafb"></a>uncached&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09ea1fb1a060534164a18a99494122825190"></a>cached&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09eaabb0256a318439745ab0b343d64b9ba0"></a>streaming&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09eac9ef7a446d9608ed2229ef347d13af7e"></a>invalidate&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09ea617ac08757d38a5a7ed91c224f0e90a0"></a>constant&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09ea99f2e1bde3d240b180ae0b0b9ccfc135"></a>write_through&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a194bf01acd06b0487dacf17c536bd09eaa9c64c25d98516dabbeaa44fa4b798fe"></a>write_back&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00027">27</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
<a id="aee4d6fa2f68c739e80a16d4fca9b8d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4d6fa2f68c739e80a16d4fca9b8d8c">&#9670;&nbsp;</a></span>compiled_code_format</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aee4d6fa2f68c739e80a16d4fca9b8d8c">sycl::_V1::ext::intel::experimental::compiled_code_format</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aee4d6fa2f68c739e80a16d4fca9b8d8ca4e01b95158a0dd8ab3941df67f4c6774"></a>spir_v&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="experimental_2online__compiler_8hpp_source.html#l00024">24</a> of file <a class="el" href="experimental_2online__compiler_8hpp_source.html">online_compiler.hpp</a>.</p>

</div>
</div>
<a id="ad6f264e7a0903d9badc0049b9f29ebc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f264e7a0903d9badc0049b9f29ebc0">&#9670;&nbsp;</a></span>fp_mode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">sycl::_V1::ext::intel::experimental::fp_mode</a> : std::uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a280b2492e1afdb76d63ad6a4cd4f38d7"></a>round_to_nearest&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a79dcfa0e805fe3950be0c307f5258f1c"></a>round_upward&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a1c66959c47ad6ee4f8eb5e7c0f3c5592"></a>round_downward&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a85e71d1c7477469da0e44a8cf7a644fa"></a>round_toward_zero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a44982b658c41f3ab88e2fe91c0cd6639"></a>denorm_ftz&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a2af0fe66f35eb54093e28bc78e83f9e2"></a>denorm_d_allow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0af9c76d522985c635c65d8d36ccf619a2"></a>denorm_f_allow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a524dae6baae363e8ab780ac6abea6ccb"></a>denorm_hf_allow&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad6f264e7a0903d9badc0049b9f29ebc0a43e60a57822d64cf21a29810e4f68e6d"></a>denorm_allow&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fp__control__kernel__properties_8hpp_source.html#l00025">25</a> of file <a class="el" href="fp__control__kernel__properties_8hpp_source.html">fp_control_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a94b8c8837047e749f4ded62ca27b4cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b8c8837047e749f4ded62ca27b4cb0">&#9670;&nbsp;</a></span>fpga_cluster_options_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0">sycl::_V1::ext::intel::experimental::fpga_cluster_options_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688"></a>stall_free&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe"></a>stall_enable&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00035">35</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a552f717b13814f03eaa4c49eb12e21e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552f717b13814f03eaa4c49eb12e21e9">&#9670;&nbsp;</a></span>latency_control_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a552f717b13814f03eaa4c49eb12e21e9">sycl::_V1::ext::intel::experimental::latency_control_type</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a552f717b13814f03eaa4c49eb12e21e9a334c4a4c42fdb79d7ebc3e73b517e6f8"></a>none&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a552f717b13814f03eaa4c49eb12e21e9a3b7efa09444a31c5d58596e5bbf87d47"></a>exact&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a552f717b13814f03eaa4c49eb12e21e9a2ffe4e77325d9a7152f7086ea7aa5114"></a>max&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a552f717b13814f03eaa4c49eb12e21e9ad8bd79cc131920d5de426f914d17405a"></a>min&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html#l00020">20</a> of file <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a2ee0351addd2a879332617a18576f687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee0351addd2a879332617a18576f687">&#9670;&nbsp;</a></span>protocol_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687">sycl::_V1::ext::intel::experimental::protocol_name</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2ee0351addd2a879332617a18576f687a63f5a6b00a8bcbcb22f37b5dd9dacbaa"></a>avalon_streaming&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2ee0351addd2a879332617a18576f687a2a8eaf346afa10870eae28b135c0e563"></a>avalon_streaming_uses_ready&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2ee0351addd2a879332617a18576f687af85e7b2179d5e083693b858e724c5b04"></a>avalon_mm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2ee0351addd2a879332617a18576f687ae7eface2002ce431c08e8d2c17a475f7"></a>avalon_mm_uses_ready&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00056">56</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="aef2d4da2674dbb3230013da4d3f899f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef2d4da2674dbb3230013da4d3f899f3">&#9670;&nbsp;</a></span>ram_stitching_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3">sycl::_V1::ext::intel::experimental::ram_stitching_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aef2d4da2674dbb3230013da4d3f899f3ae2f531ada69fed8b4e76e156203ec195"></a>min_ram&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aef2d4da2674dbb3230013da4d3f899f3a869c247e700f0b47edd8b1ef0fe1a781"></a>max_fmax&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00079">79</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a7d441e5a91f43d4d2760826bf130527b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d441e5a91f43d4d2760826bf130527b">&#9670;&nbsp;</a></span>read_write_mode_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527b">sycl::_V1::ext::intel::experimental::read_write_mode_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e"></a>read&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee"></a>write&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f"></a>read_write&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00076">76</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="ab9a91b9acd873a9fdbac90ec4eedf81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a91b9acd873a9fdbac90ec4eedf81a">&#9670;&nbsp;</a></span>register_map_interface_options_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81a">sycl::_V1::ext::intel::experimental::register_map_interface_options_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad"></a>do_not_wait_for_done_write&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11"></a>wait_for_done_write&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00030">30</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a677a218132ea9eab8d3de3838874fad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677a218132ea9eab8d3de3838874fad5">&#9670;&nbsp;</a></span>resource_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5">sycl::_V1::ext::intel::experimental::resource_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a677a218132ea9eab8d3de3838874fad5aa20c858794705e52a3d2033da9240dd6"></a>mlab&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a677a218132ea9eab8d3de3838874fad5acaf2dea31bf1171346db45a9aa93547e"></a>block_ram&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00033">33</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="af9f8bef448e330cef6863a36b9619c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f8bef448e330cef6863a36b9619c2c">&#9670;&nbsp;</a></span>source_language</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af9f8bef448e330cef6863a36b9619c2c">sycl::_V1::ext::intel::experimental::source_language</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Designates a source language for the online compiler. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af9f8bef448e330cef6863a36b9619c2ca4a196ed426a0217f8a9ab38abe926150"></a>opencl_c&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9f8bef448e330cef6863a36b9619c2ca820eb5b696ea2a657c0db1e258dc7d81"></a>cm&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="experimental_2online__compiler_8hpp_source.html#l00074">74</a> of file <a class="el" href="experimental_2online__compiler_8hpp_source.html">online_compiler.hpp</a>.</p>

</div>
</div>
<a id="a010d4c7f3aabb6876a371a34ed1767c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010d4c7f3aabb6876a371a34ed1767c7">&#9670;&nbsp;</a></span>streaming_interface_options_enum</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7">sycl::_V1::ext::intel::experimental::streaming_interface_options_enum</a> : std::uint16_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc"></a>accept_downstream_stall&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4"></a>remove_downstream_stall&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00025">25</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a24c37d32bec5da6776020f0428d48f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c37d32bec5da6776020f0428d48f0a">&#9670;&nbsp;</a></span>__SYCL2020_DEPRECATED()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;source_language Lang&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">class sycl::_V1::ext::intel::experimental::__SYCL2020_DEPRECATED </td>
          <td>(</td>
          <td class="paramtype">&quot;experimental online_compiler is being deprecated. See &quot; &quot;'sycl_ext_oneapi_kernel_compiler.asciidoc' <a class="el" href="namespacesycl_1_1__V1.html#aaf1580332e68d92e7af60eab8d90da70">instead</a> for new <a class="el" href="classsycl_1_1__V1_1_1kernel.html">kernel</a> &quot; &quot;compiler extension to <a class="el" href="classsycl_1_1__V1_1_1kernel__bundle.html">kernel_bundle</a> implementation.&quot;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Represents an online compiler for the language given as template parameter. </p>
<p>Constructs online compiler which can target any device and produces given compiled code format. Produces 64-bit device code. The created compiler is "optimistic" - it assumes all applicable SYCL device capabilities are supported by the target device(s).</p>
<p>Constructs online compiler which targets given architecture and produces given compiled code format. Produces 64-bit device code. Throws <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error.html" title="Represents an error happend during online compilation.">online_compile_error</a> if values of constructor arguments are contradictory or not supported - e.g. if the source language is not supported for given device type.</p>
<p>Constructs online compiler for the target specified by given SYCL device.</p>
<p>Compiles given in-memory <code>Lang</code> source to a binary blob. Blob format, other parameters are set in the constructor by the compilation target specification parameters. Specialization for each language will provide exact signatures, which can be different for different languages. Throws <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1online__compile__error.html" title="Represents an error happend during online compilation.">online_compile_error</a> if compilation is not successful.</p>
<p>Sets the compiled code format of the compilation target and returns *this.</p>
<p>Sets the compiled code format version of the compilation target and returns *this.</p>
<p>Sets the device type of the compilation target and returns *this.</p>
<p>Sets the device architecture of the compilation target and returns *this.</p>
<p>Makes the compilation target 32-bit and returns *this.</p>
<p>Makes the compilation target 64-bit and returns *this.</p>
<p>Sets implementation-defined target device stepping of the compilation target and returns *this.</p>
<p>Compiled code format.</p>
<p>Compiled code format version - a pair of "major" and "minor" components</p>
<p>Target device type</p>
<p>Target device architecture</p>
<p>Whether the target device architecture is 64-bit</p>
<p>Target device stepping (implementation defined)</p>
<p>Handles to helper functions used by the implementation.</p>

<p class="definition">Definition at line <a class="el" href="experimental_2online__compiler_8hpp_source.html#l00001">1</a> of file <a class="el" href="experimental_2online__compiler_8hpp_source.html">online_compiler.hpp</a>.</p>

</div>
</div>
<a id="a9fd0e4e10787c4c23d959f2b6eb76bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd0e4e10787c4c23d959f2b6eb76bb6">&#9670;&nbsp;</a></span>operator!=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool sycl::_V1::ext::intel::experimental::operator!= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00041">41</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

</div>
</div>
<a id="a8024bde3e84f251b7bf76318809f4c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8024bde3e84f251b7bf76318809f4c12">&#9670;&nbsp;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool sycl::_V1::ext::intel::experimental::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1cache__config.html">cache_config</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00037">37</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

<p class="reference">References <a class="el" href="kernel__execution__properties_8hpp_source.html#l00032">sycl::_V1::ext::intel::experimental::cache_config::value</a>.</p>

</div>
</div>
<a id="a4e692f5e844036ece63f02b0c1275589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e692f5e844036ece63f02b0c1275589">&#9670;&nbsp;</a></span>operator|()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> sycl::_V1::ext::intel::experimental::operator| </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> &amp;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad6f264e7a0903d9badc0049b9f29ebc0">fp_mode</a> &amp;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fp__control__kernel__properties_8hpp_source.html#l00039">39</a> of file <a class="el" href="fp__control__kernel__properties_8hpp_source.html">fp_control_kernel_properties.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a0f45a64d50c66652ab3c156ef5da2eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f45a64d50c66652ab3c156ef5da2eed">&#9670;&nbsp;</a></span>awidth</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int W&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key.html#a05e18a96a0ed7e06f2ba438a7d4432e0">awidth_key::value_t</a>&lt;W&gt; sycl::_V1::ext::intel::experimental::awidth</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00109">109</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="aae38654a6c45ed2f4857172d8aa3bbb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae38654a6c45ed2f4857172d8aa3bbb4">&#9670;&nbsp;</a></span>balanced</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1balanced__key.html#a3eeab6d623c774821744ba60cbf99d6c">balanced_key::value_t</a> sycl::_V1::ext::intel::experimental::balanced</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="task__sequence__properties_8hpp_source.html#l00048">48</a> of file <a class="el" href="task__sequence__properties_8hpp_source.html">task_sequence_properties.hpp</a>.</p>

</div>
</div>
<a id="aaa700d2587b6773fd57cd900a6d3c83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa700d2587b6773fd57cd900a6d3c83d">&#9670;&nbsp;</a></span>bi_directional_ports</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool B&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt;B&gt; sycl::_V1::ext::intel::experimental::bi_directional_ports</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00119">119</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="afda029bd9bc5969bddd7b676481f073d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda029bd9bc5969bddd7b676481f073d">&#9670;&nbsp;</a></span>bi_directional_ports_false</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt;false&gt; sycl::_V1::ext::intel::experimental::bi_directional_ports_false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00121">121</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a230bee0e083af7f8ee0b7d05b537bfee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230bee0e083af7f8ee0b7d05b537bfee">&#9670;&nbsp;</a></span>bi_directional_ports_true</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bi__directional__ports__key.html#a6e154587b25a5a565694b09f31bf4823">bi_directional_ports_key::value_t</a>&lt;true&gt; sycl::_V1::ext::intel::experimental::bi_directional_ports_true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00123">123</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a39db729acdf5ebd0b43d1b33fd4f9b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39db729acdf5ebd0b43d1b33fd4f9b24">&#9670;&nbsp;</a></span>bits_per_symbol</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int Bits&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1bits__per__symbol__key.html#a6caa647c7bcbc5752ace675ebdb98210">bits_per_symbol_key::value_t</a>&lt;Bits&gt; sycl::_V1::ext::intel::experimental::bits_per_symbol</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00075">75</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a15296d377cc2fdaa33ebe66fcc9889aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15296d377cc2fdaa33ebe66fcc9889aa">&#9670;&nbsp;</a></span>buffer_location</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key.html#a15a2467a04f3f96a4d82ed69aa9ce05b">buffer_location_key::value_t</a>&lt;N&gt; sycl::_V1::ext::intel::experimental::buffer_location</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00108">108</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="usm__impl_8cpp_source.html#l00043">sycl::_V1::detail::usm::alignedAllocHost()</a>, <a class="el" href="usm__impl_8cpp_source.html#l00139">sycl::_V1::detail::usm::alignedAllocInternal()</a>, and <a class="el" href="alloc__util_8hpp_source.html#l00229">sycl::_V1::ext::oneapi::experimental::get_usm_property_list()</a>.</p>

</div>
</div>
<a id="a56b528fbd300272e9e39dbeb654dfbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b528fbd300272e9e39dbeb654dfbda">&#9670;&nbsp;</a></span>BURST_COALESCE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::experimental::BURST_COALESCE = 0x1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00019">19</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="a226dc6756422689dd771ebe97a4912f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226dc6756422689dd771ebe97a4912f4">&#9670;&nbsp;</a></span>CACHE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::experimental::CACHE = 0x2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00020">20</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="a709740cae7cd9b824a80475d581133f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709740cae7cd9b824a80475d581133f1">&#9670;&nbsp;</a></span>clock_2x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool B&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt;B&gt; sycl::_V1::ext::intel::experimental::clock_2x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00125">125</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="abf1bd4830f0942c4ef973cae90b8620b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1bd4830f0942c4ef973cae90b8620b">&#9670;&nbsp;</a></span>clock_2x_false</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt;false&gt; sycl::_V1::ext::intel::experimental::clock_2x_false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00127">127</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a3b083cf13db9e12ba3565c8032134033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b083cf13db9e12ba3565c8032134033">&#9670;&nbsp;</a></span>clock_2x_true</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1clock__2x__key.html#a09cee3c3565e6988e9f023bd45b5952c">clock_2x_key::value_t</a>&lt;true&gt; sycl::_V1::ext::intel::experimental::clock_2x_true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00126">126</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a9698dc6f32574efc3d9507ccfefe8c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9698dc6f32574efc3d9507ccfefe8c1d">&#9670;&nbsp;</a></span>conduit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key.html#a6ec3e48e2b97c6a64dacb54525807536">conduit_key::value_t</a> sycl::_V1::ext::intel::experimental::conduit</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00103">103</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="af41cf144e8a6fd5d44528b3fdfbed692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41cf144e8a6fd5d44528b3fdfbed692">&#9670;&nbsp;</a></span>dwidth</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int W&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key.html#a3c5981e6571b6d4254597c04ac62ea28">dwidth_key::value_t</a>&lt;W&gt; sycl::_V1::ext::intel::experimental::dwidth</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00110">110</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a8e3fc447437a8d31ba31d68a07c15e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e3fc447437a8d31ba31d68a07c15e2f">&#9670;&nbsp;</a></span>first_symbol_in_high_order_bits</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool HighOrder&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt;HighOrder&gt; sycl::_V1::ext::intel::experimental::first_symbol_in_high_order_bits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00084">84</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="aa0a3ec381d3dbba94d8fc178d160bff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a3ec381d3dbba94d8fc178d160bff6">&#9670;&nbsp;</a></span>first_symbol_in_high_order_bits_off</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt;false&gt; sycl::_V1::ext::intel::experimental::first_symbol_in_high_order_bits_off</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00088">88</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a123cd31e3632e63dfbc2d99f536fc761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123cd31e3632e63dfbc2d99f536fc761">&#9670;&nbsp;</a></span>first_symbol_in_high_order_bits_on</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1first__symbol__in__high__order__bits__key.html#a2dc1ce3b598ce746d27867246796e73d">first_symbol_in_high_order_bits_key::value_t</a>&lt;true&gt; sycl::_V1::ext::intel::experimental::first_symbol_in_high_order_bits_on</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00086">86</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a352adf26075ccac148ba96cf41822164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352adf26075ccac148ba96cf41822164">&#9670;&nbsp;</a></span>fp_control</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;fp_mode option&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fp__control__key.html#a216d1c859f2a4d9520d0ca8608164078">fp_control_key::value_t</a>&lt;option&gt; sycl::_V1::ext::intel::experimental::fp_control</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fp__control__kernel__properties_8hpp_source.html#l00097">97</a> of file <a class="el" href="fp__control__kernel__properties_8hpp_source.html">fp_control_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="aad39c99e31474504ef1d93535b0c1f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad39c99e31474504ef1d93535b0c1f66">&#9670;&nbsp;</a></span>fpga_cluster</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;fpga_cluster_options_enum option = fpga_cluster_options_enum::stall_free&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt;option&gt; sycl::_V1::ext::intel::experimental::fpga_cluster</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00107">107</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="task__sequence_8hpp_source.html#l00056">sycl::_V1::ext::intel::experimental::task_sequence&lt; f, oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;::task_sequence()</a>.</p>

</div>
</div>
<a id="a1363a55be94348a2c116a360717bd597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1363a55be94348a2c116a360717bd597">&#9670;&nbsp;</a></span>grf_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int Size&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__key.html#a47c5df1ce485466ef0bb0eaf6724cfc0">grf_size_key::value_t</a>&lt;Size&gt; sycl::_V1::ext::intel::experimental::grf_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="grf__size__properties_8hpp_source.html#l00035">35</a> of file <a class="el" href="grf__size__properties_8hpp_source.html">grf_size_properties.hpp</a>.</p>

</div>
</div>
<a id="aae302edfd1c88d0e2ed290d534ab9cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae302edfd1c88d0e2ed290d534ab9cd1">&#9670;&nbsp;</a></span>grf_size_automatic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1grf__size__automatic__key.html#ad5b537413e4f996cc30202a8c3a9afbe">grf_size_automatic_key::value_t</a> sycl::_V1::ext::intel::experimental::grf_size_automatic</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="grf__size__properties_8hpp_source.html#l00037">37</a> of file <a class="el" href="grf__size__properties_8hpp_source.html">grf_size_properties.hpp</a>.</p>

</div>
</div>
<a id="a2489b80b473cf9c38095c642334c20e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2489b80b473cf9c38095c642334c20e8">&#9670;&nbsp;</a></span>invocation_capacity</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int Size&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1invocation__capacity__key.html#a7a7c423315ca72825e6ed4d6abb764ac">invocation_capacity_key::value_t</a>&lt;Size&gt; sycl::_V1::ext::intel::experimental::invocation_capacity</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="task__sequence__properties_8hpp_source.html#l00050">50</a> of file <a class="el" href="task__sequence__properties_8hpp_source.html">task_sequence_properties.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="task__sequence_8hpp_source.html#l00056">sycl::_V1::ext::intel::experimental::task_sequence&lt; f, oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;::task_sequence()</a>.</p>

</div>
</div>
<a id="a970adfb82684ca23d0fe9174855e1b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970adfb82684ca23d0fe9174855e1b09">&#9670;&nbsp;</a></span>large_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">cache_config_enum</a> sycl::_V1::ext::intel::experimental::large_data</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <a class="code" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a970adfb82684ca23d0fe9174855e1b09">cache_config_enum::large_data</a></div>
<div class="ttc" id="anamespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_html_a970adfb82684ca23d0fe9174855e1b09"><div class="ttname"><a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a970adfb82684ca23d0fe9174855e1b09">sycl::_V1::ext::intel::experimental::large_data</a></div><div class="ttdeci">constexpr cache_config_enum large_data</div><div class="ttdef"><b>Definition:</b> <a href="kernel__execution__properties_8hpp_source.html#l00026">kernel_execution_properties.hpp:26</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00026">26</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

</div>
</div>
<a id="a0c7161333f19faf2a4b0fe060fe3bab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7161333f19faf2a4b0fe060fe3bab3">&#9670;&nbsp;</a></span>large_slm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aa1a1f5a644112531aa00563871fe7db4">cache_config_enum</a> sycl::_V1::ext::intel::experimental::large_slm</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <a class="code" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0c7161333f19faf2a4b0fe060fe3bab3">cache_config_enum::large_slm</a></div>
<div class="ttc" id="anamespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental_html_a0c7161333f19faf2a4b0fe060fe3bab3"><div class="ttname"><a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0c7161333f19faf2a4b0fe060fe3bab3">sycl::_V1::ext::intel::experimental::large_slm</a></div><div class="ttdeci">constexpr cache_config_enum large_slm</div><div class="ttdef"><b>Definition:</b> <a href="kernel__execution__properties_8hpp_source.html#l00024">kernel_execution_properties.hpp:24</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="kernel__execution__properties_8hpp_source.html#l00024">24</a> of file <a class="el" href="kernel__execution__properties_8hpp_source.html">kernel_execution_properties.hpp</a>.</p>

</div>
</div>
<a id="a830080dd1084e1f31cf9aff06bb027b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830080dd1084e1f31cf9aff06bb027b5">&#9670;&nbsp;</a></span>latency</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key.html#ac871faf927b042a99c4349261dc3e313">latency_key::value_t</a>&lt;N&gt; sycl::_V1::ext::intel::experimental::latency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00111">111</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a96d4fed47448eabf76a968f6423a64e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d4fed47448eabf76a968f6423a64e2">&#9670;&nbsp;</a></span>latency_anchor_id</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int Anchor&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__anchor__id__key.html#a47c7de5eddd0c1d565e9cdc1c93dc9d3">latency_anchor_id_key::value_t</a>&lt;Anchor&gt; sycl::_V1::ext::intel::experimental::latency_anchor_id</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html#l00047">47</a> of file <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="acddeb9e3441b92f3789e41b2b9418a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddeb9e3441b92f3789e41b2b9418a46">&#9670;&nbsp;</a></span>latency_constraint</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int Target, latency_control_type Type, int Cycle&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__constraint__key.html#ae0ffbd8440f7dc2c70d1313fe0a51801">latency_constraint_key::value_t</a>&lt;Target, Type, Cycle&gt; sycl::_V1::ext::intel::experimental::latency_constraint</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html#l00050">50</a> of file <a class="el" href="oneapi_2latency__control_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a3dbfd868a0b1a25de5edb02e78dc6ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbfd868a0b1a25de5edb02e78dc6ad3">&#9670;&nbsp;</a></span>max_private_copies</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1max__private__copies__key.html#a851150f5d783611a1beb60c98195ae96">max_private_copies_key::value_t</a>&lt;N&gt; sycl::_V1::ext::intel::experimental::max_private_copies</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00137">137</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="adcfac7703317bbe684f3ce8b561e1665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfac7703317bbe684f3ce8b561e1665">&#9670;&nbsp;</a></span>maxburst</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key.html#adba8de24a23db68db313eea4f745e870">maxburst_key::value_t</a>&lt;N&gt; sycl::_V1::ext::intel::experimental::maxburst</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00112">112</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a738a0c7751ac9fc23ad6fd05abe4625b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738a0c7751ac9fc23ad6fd05abe4625b">&#9670;&nbsp;</a></span>num_banks</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t E&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__banks__key.html#afde91b105edbcc2d6cc7f3d8c1e13938">num_banks_key::value_t</a>&lt;E&gt; sycl::_V1::ext::intel::experimental::num_banks</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00112">112</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="afda972ebcadf5fbea5946e6666e8ab52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda972ebcadf5fbea5946e6666e8ab52">&#9670;&nbsp;</a></span>num_replicates</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t N&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1num__replicates__key.html#a23876442fbb740fa68957e6aa2b6f1d6">num_replicates_key::value_t</a>&lt;N&gt; sycl::_V1::ext::intel::experimental::num_replicates</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00140">140</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="ab08b548be7dfcec0745e3e13bc9ed26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08b548be7dfcec0745e3e13bc9ed26f">&#9670;&nbsp;</a></span>pipelined</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int pipeline_directive_or_initiation_interval = -1&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1pipelined__key.html#a103f12ed2cd444056b3f65eae9c1bf4a">pipelined_key::value_t</a>&lt; pipeline_directive_or_initiation_interval&gt; sycl::_V1::ext::intel::experimental::pipelined</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00103">103</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="task__sequence_8hpp_source.html#l00056">sycl::_V1::ext::intel::experimental::task_sequence&lt; f, oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;::task_sequence()</a>.</p>

</div>
</div>
<a id="a67285998cd9e475b9c6050babb2e96fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67285998cd9e475b9c6050babb2e96fa">&#9670;&nbsp;</a></span>PREFETCH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::experimental::PREFETCH = 0x8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00022">22</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="aed6e406c0a43dfe679c45b5d9130bf72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6e406c0a43dfe679c45b5d9130bf72">&#9670;&nbsp;</a></span>protocol</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;protocol_name Protocol&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt;Protocol&gt; sycl::_V1::ext::intel::experimental::protocol</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00091">91</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a01729e5a4e0120113af4f85577b48d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01729e5a4e0120113af4f85577b48d15">&#9670;&nbsp;</a></span>protocol_avalon_mm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687af85e7b2179d5e083693b858e724c5b04">protocol_name::avalon_mm</a>&gt; sycl::_V1::ext::intel::experimental::protocol_avalon_mm</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00098">98</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="abb38f0adf56acb3bd8c8485c2ae791c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb38f0adf56acb3bd8c8485c2ae791c5">&#9670;&nbsp;</a></span>protocol_avalon_mm_uses_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687ae7eface2002ce431c08e8d2c17a475f7">protocol_name::avalon_mm_uses_ready</a>&gt; sycl::_V1::ext::intel::experimental::protocol_avalon_mm_uses_ready</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00100">100</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a016252984ec1f530c062df1b5f293f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016252984ec1f530c062df1b5f293f93">&#9670;&nbsp;</a></span>protocol_avalon_streaming</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a63f5a6b00a8bcbcb22f37b5dd9dacbaa">protocol_name::avalon_streaming</a>&gt; sycl::_V1::ext::intel::experimental::protocol_avalon_streaming</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00093">93</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a8f8fdff606817b8ba0ebf4e1ce6c042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8fdff606817b8ba0ebf4e1ce6c042e">&#9670;&nbsp;</a></span>protocol_avalon_streaming_uses_ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1protocol__key.html#aafa20e522e74a852c2623acf96335bf6">protocol_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a2ee0351addd2a879332617a18576f687a2a8eaf346afa10870eae28b135c0e563">protocol_name::avalon_streaming_uses_ready</a>&gt; sycl::_V1::ext::intel::experimental::protocol_avalon_streaming_uses_ready</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00096">96</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a91e1a732d58df6bcdac5709fbabc3f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e1a732d58df6bcdac5709fbabc3f18">&#9670;&nbsp;</a></span>ram_stitching</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;ram_stitching_enum D&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt;D&gt; sycl::_V1::ext::intel::experimental::ram_stitching</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00130">130</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="aa4d3a73703e9902dc4ae2266f52435a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d3a73703e9902dc4ae2266f52435a3">&#9670;&nbsp;</a></span>ram_stitching_max_fmax</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3a869c247e700f0b47edd8b1ef0fe1a781">ram_stitching_enum::max_fmax</a>&gt; sycl::_V1::ext::intel::experimental::ram_stitching_max_fmax</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00134">134</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="ae65e20b36c81da8a9d81f61dcf043efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65e20b36c81da8a9d81f61dcf043efe">&#9670;&nbsp;</a></span>ram_stitching_min_ram</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ram__stitching__key.html#a81db705e7ee91ed106c2da6b4d1ddc7c">ram_stitching_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#aef2d4da2674dbb3230013da4d3f899f3ae2f531ada69fed8b4e76e156203ec195">ram_stitching_enum::min_ram</a>&gt; sycl::_V1::ext::intel::experimental::ram_stitching_min_ram</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00132">132</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="ad306726fa51d5d8b7fc60745993f9aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad306726fa51d5d8b7fc60745993f9aaa">&#9670;&nbsp;</a></span>read_assertion</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename... Cs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__assertion__key.html#a4057a5c9536fe904cc07611d859e91f2">read_assertion_key::value_t</a>&lt;Cs...&gt; sycl::_V1::ext::intel::experimental::read_assertion</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00100">100</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
<a id="a6c2cc16abd3f9896b543b01ee4d6e6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2cc16abd3f9896b543b01ee4d6e6ab">&#9670;&nbsp;</a></span>read_hint</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename... Cs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__hint__key.html#a669ada1a22b8ba3a2ae77e1f65833f17">read_hint_key::value_t</a>&lt;Cs...&gt; sycl::_V1::ext::intel::experimental::read_hint</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00097">97</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
<a id="af15c490bbeeaf34c62d2ae2a7f2857af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15c490bbeeaf34c62d2ae2a7f2857af">&#9670;&nbsp;</a></span>read_write_mode</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;read_write_mode_enum Mode&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1.html#a4cf7da32ec662adec405ef862ce9d8d5">Mode</a>&gt; sycl::_V1::ext::intel::experimental::read_write_mode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00119">119</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a9a0a1f4ab7ee2b14a3831a6505d567d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0a1f4ab7ee2b14a3831a6505d567d3">&#9670;&nbsp;</a></span>read_write_mode_read</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e">read_write_mode_enum::read</a>&gt; sycl::_V1::ext::intel::experimental::read_write_mode_read</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00121">121</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="ad89ab33d5adf0cdca519c7716fb4ccdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89ab33d5adf0cdca519c7716fb4ccdf">&#9670;&nbsp;</a></span>read_write_mode_readwrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f">read_write_mode_enum::read_write</a>&gt; sycl::_V1::ext::intel::experimental::read_write_mode_readwrite</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00125">125</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a4ccd182c032a8d9e88c409c400006352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccd182c032a8d9e88c409c400006352">&#9670;&nbsp;</a></span>read_write_mode_write</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html#a2c530901cc4d416d0d69139d88dc1ad7">read_write_mode_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee">read_write_mode_enum::write</a>&gt; sycl::_V1::ext::intel::experimental::read_write_mode_write</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00123">123</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a9dc168976b0e3a076e774a514324d0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc168976b0e3a076e774a514324d0a0">&#9670;&nbsp;</a></span>ready_latency</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int Latency&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1ready__latency__key.html#a1ba7e81e0b48d8ca14af2fdf8f4bed1f">ready_latency_key::value_t</a>&lt;Latency&gt; sycl::_V1::ext::intel::experimental::ready_latency</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00072">72</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="afde76398c7080e35f3c82a322cb5fa61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde76398c7080e35f3c82a322cb5fa61">&#9670;&nbsp;</a></span>register_map</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key.html#acae8c31fa72bee6ccb22b08c7a586238">register_map_key::value_t</a> sycl::_V1::ext::intel::experimental::register_map</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00102">102</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="ad7e7185204bee0ddfb454aecc7e21284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e7185204bee0ddfb454aecc7e21284">&#9670;&nbsp;</a></span>register_map_interface</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;register_map_interface_options_enum option = register_map_interface_options_enum::do_not_wait_for_done_write&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt;option&gt; sycl::_V1::ext::intel::experimental::register_map_interface</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00090">90</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a2e830765c006c429818b856650df7769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e830765c006c429818b856650df7769">&#9670;&nbsp;</a></span>register_map_interface_do_not_wait_for_done_write</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa874bbf6cfdfd9d3469c3f1a2e572fcad">register_map_interface_options_enum::do_not_wait_for_done_write</a>&gt; sycl::_V1::ext::intel::experimental::register_map_interface_do_not_wait_for_done_write</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00098">98</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a29329bff0319986e287f754ad262acec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29329bff0319986e287f754ad262acec">&#9670;&nbsp;</a></span>register_map_interface_wait_for_done_write</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__interface__key.html#a810831b31565ec9ebab1f2ba21a2b332">register_map_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ab9a91b9acd873a9fdbac90ec4eedf81aa4053b965512c61339350cf0252d74d11">register_map_interface_options_enum::wait_for_done_write</a>&gt; sycl::_V1::ext::intel::experimental::register_map_interface_wait_for_done_write</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00094">94</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a72ec9d7a1f9637a10fc0fe41a28fa27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ec9d7a1f9637a10fc0fe41a28fa27a">&#9670;&nbsp;</a></span>resource</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;resource_enum R&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt;R&gt; sycl::_V1::ext::intel::experimental::resource</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00107">107</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="aa3e7f02937fca74be6f34f27ff7827d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e7f02937fca74be6f34f27ff7827d6">&#9670;&nbsp;</a></span>resource_block_ram</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5acaf2dea31bf1171346db45a9aa93547e">resource_enum::block_ram</a>&gt; sycl::_V1::ext::intel::experimental::resource_block_ram</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00110">110</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="adb0fbc2c64e207bb53c1ec3a65c2a897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0fbc2c64e207bb53c1ec3a65c2a897">&#9670;&nbsp;</a></span>resource_mlab</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1resource__key.html#ab79d0eb733a013fec9b230cb21306aa7">resource_key::value_t</a>&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a677a218132ea9eab8d3de3838874fad5aa20c858794705e52a3d2033da9240dd6">resource_enum::mlab</a>&gt; sycl::_V1::ext::intel::experimental::resource_mlab</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00108">108</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="adc12b2fd6d6c96b2e933dc92ca8d375c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc12b2fd6d6c96b2e933dc92ca8d375c">&#9670;&nbsp;</a></span>response_capacity</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int Size&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1response__capacity__key.html#a0ff9b2ee4e52fd9e14ff5dc97647f2e6">response_capacity_key::value_t</a>&lt;Size&gt; sycl::_V1::ext::intel::experimental::response_capacity</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="task__sequence__properties_8hpp_source.html#l00052">52</a> of file <a class="el" href="task__sequence__properties_8hpp_source.html">task_sequence_properties.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="task__sequence_8hpp_source.html#l00056">sycl::_V1::ext::intel::experimental::task_sequence&lt; f, oneapi::experimental::detail::properties_t&lt; Props... &gt; &gt;::task_sequence()</a>.</p>

</div>
</div>
<a id="a81f78aaca885f6860b52e2d49b4b91a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f78aaca885f6860b52e2d49b4b91a2">&#9670;&nbsp;</a></span>stable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key.html#a86c32ba3d93d3354149cbef141f11a2e">stable_key::value_t</a> sycl::_V1::ext::intel::experimental::stable</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00104">104</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="a6754a3b6c04c2ea57e9bdb3ad284549f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6754a3b6c04c2ea57e9bdb3ad284549f">&#9670;&nbsp;</a></span>stall_enable_clusters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0af6ed9a2ceda86233fc405f9ba33433fe">fpga_cluster_options_enum::stall_enable</a>&gt; sycl::_V1::ext::intel::experimental::stall_enable_clusters</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00115">115</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a3666b2643cd9754b3e8fb928aa9dd074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3666b2643cd9754b3e8fb928aa9dd074">&#9670;&nbsp;</a></span>stall_free_clusters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1fpga__cluster__key.html#a621dd14799e058984698defdacb38b1c">fpga_cluster_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a94b8c8837047e749f4ded62ca27b4cb0a5f9d64f2c7eff6d927b8474233315688">fpga_cluster_options_enum::stall_free</a>&gt; sycl::_V1::ext::intel::experimental::stall_free_clusters</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00111">111</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a14378004bb8911f8f10110b96023bcad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14378004bb8911f8f10110b96023bcad">&#9670;&nbsp;</a></span>STATICALLY_COALESCE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::experimental::STATICALLY_COALESCE = 0x4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="experimental_2fpga__lsu_8hpp_source.html#l00021">21</a> of file <a class="el" href="experimental_2fpga__lsu_8hpp_source.html">fpga_lsu.hpp</a>.</p>

</div>
</div>
<a id="a550b73df1b67da35f30343656025230b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a550b73df1b67da35f30343656025230b">&#9670;&nbsp;</a></span>streaming_interface</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;streaming_interface_options_enum option = streaming_interface_options_enum::accept_downstream_stall&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt;option&gt; sycl::_V1::ext::intel::experimental::streaming_interface</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00077">77</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="a5e0b5a7fef1edad2b3834f13df08e68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0b5a7fef1edad2b3834f13df08e68e">&#9670;&nbsp;</a></span>streaming_interface_accept_downstream_stall</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7ac7013c12b1deeb30e975ddb38d824ddc">streaming_interface_options_enum::accept_downstream_stall</a>&gt; sycl::_V1::ext::intel::experimental::streaming_interface_accept_downstream_stall</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00081">81</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="ad212127c7823de21d976d11ea6cc662b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad212127c7823de21d976d11ea6cc662b">&#9670;&nbsp;</a></span>streaming_interface_remove_downstream_stall</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1streaming__interface__key.html#a27de8d31b90b370fa4b2357b026bd615">streaming_interface_key::value_t</a>&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a010d4c7f3aabb6876a371a34ed1767c7a5dc74dafd034f66ff3cbb39bc2e458e4">streaming_interface_options_enum::remove_downstream_stall</a>&gt; sycl::_V1::ext::intel::experimental::streaming_interface_remove_downstream_stall</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__kernel__properties_8hpp_source.html#l00085">85</a> of file <a class="el" href="fpga__kernel__properties_8hpp_source.html">fpga_kernel_properties.hpp</a>.</p>

</div>
</div>
<a id="afe2bf8414285564e2d2fda76e9db7126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2bf8414285564e2d2fda76e9db7126">&#9670;&nbsp;</a></span>stride_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t E&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stride__size__key.html#ab171f0552542d4488101395ee7de68eb">stride_size_key::value_t</a>&lt;E&gt; sycl::_V1::ext::intel::experimental::stride_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00114">114</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="a61b22e81c9b4df67ed9547f37078398d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b22e81c9b4df67ed9547f37078398d">&#9670;&nbsp;</a></span>uses_valid</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool Valid&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt;Valid&gt; sycl::_V1::ext::intel::experimental::uses_valid</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00078">78</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="a1eecc4fa40595e04e8550fdd4ef1b332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eecc4fa40595e04e8550fdd4ef1b332">&#9670;&nbsp;</a></span>uses_valid_off</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt;false&gt; sycl::_V1::ext::intel::experimental::uses_valid_off</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00080">80</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="aae07b827c7bc50a89b544e05e2b3a40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae07b827c7bc50a89b544e05e2b3a40b">&#9670;&nbsp;</a></span>uses_valid_on</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1uses__valid__key.html#aea92359c792601165de1fc4cac0a0409">uses_valid_key::value_t</a>&lt;true&gt; sycl::_V1::ext::intel::experimental::uses_valid_on</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pipe__properties_8hpp_source.html#l00079">79</a> of file <a class="el" href="pipe__properties_8hpp_source.html">pipe_properties.hpp</a>.</p>

</div>
</div>
<a id="ac2254cba68df69d046af48a83a4a77f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2254cba68df69d046af48a83a4a77f5">&#9670;&nbsp;</a></span>wait_request</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int Enable&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt;Enable&gt; sycl::_V1::ext::intel::experimental::wait_request</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00114">114</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="ad0608b3eeaef8dd416a7a15a8a85330e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0608b3eeaef8dd416a7a15a8a85330e">&#9670;&nbsp;</a></span>wait_request_not_requested</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt;0&gt; sycl::_V1::ext::intel::experimental::wait_request_not_requested</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00116">116</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="ad154e2f3e51c7b3608db6f6e36024b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad154e2f3e51c7b3608db6f6e36024b3d">&#9670;&nbsp;</a></span>wait_request_requested</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html#a5bf83a8e32e32e11ae867f47f73540ab">wait_request_key::value_t</a>&lt;1&gt; sycl::_V1::ext::intel::experimental::wait_request_requested</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="fpga__annotated__properties_8hpp_source.html#l00115">115</a> of file <a class="el" href="fpga__annotated__properties_8hpp_source.html">fpga_annotated_properties.hpp</a>.</p>

</div>
</div>
<a id="aae34b3986f24b555b9e268a0f0d22449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae34b3986f24b555b9e268a0f0d22449">&#9670;&nbsp;</a></span>word_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;size_t E&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1word__size__key.html#afd49d2b3e420c5691b8c493167e9c164">word_size_key::value_t</a>&lt;E&gt; sycl::_V1::ext::intel::experimental::word_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html#l00116">116</a> of file <a class="el" href="intel_2experimental_2fpga__mem_2properties_8hpp_source.html">properties.hpp</a>.</p>

</div>
</div>
<a id="aaef38859c87049544b2e38ec026b4bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef38859c87049544b2e38ec026b4bc8">&#9670;&nbsp;</a></span>write_hint</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename... Cs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1write__hint__key.html#a15002e52725fa90f6f39c89292c4a7e2">write_hint_key::value_t</a>&lt;Cs...&gt; sycl::_V1::ext::intel::experimental::write_hint</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cache__control__properties_8hpp_source.html#l00103">103</a> of file <a class="el" href="cache__control__properties_8hpp_source.html">cache_control_properties.hpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacesycl.html">sycl</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1.html">_V1</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">ext</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">intel</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html">experimental</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
