
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006044                       # Number of seconds simulated
sim_ticks                                  6043653000                       # Number of ticks simulated
final_tick                                 6043653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106414                       # Simulator instruction rate (inst/s)
host_op_rate                                   173541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              214877471                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670892                       # Number of bytes of host memory used
host_seconds                                    28.13                       # Real time elapsed on the host
sim_insts                                     2992997                       # Number of instructions simulated
sim_ops                                       4881026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3331                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9340046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25933984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35274030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9340046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9340046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9340046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25933984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35274030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7463                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3331                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3331                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6043539000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3331                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.355621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.049697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.801639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          868     63.78%     63.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295     21.68%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           64      4.70%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      2.79%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.25%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      1.18%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.37%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.59%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           50      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1361                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        56448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 9340046.491749277338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25933983.966319706291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27355500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    133757000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31015.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54616.99                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     98656250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161112500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16655000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29617.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48367.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        35.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1814331.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6525960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3468630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13751640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             91594440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1145372250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       629708640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        431842500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2683660110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            444.046028                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5801302250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     26705000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     146012000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1649668750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1639863500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      69633750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2511770000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3213000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1696365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10031700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         150586800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46553610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5812320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       416691090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       340306560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1004697840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1979589285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            327.548469                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5926400000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8556000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      63700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4126416750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    886205000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      44931750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    913843500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      68                       # Number of BP lookups
system.cpu.branchPred.condPredicted                68                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   35                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              35                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      457772                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      365202                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           155                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      763346                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            69                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6043653                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2992997                       # Number of instructions committed
system.cpu.committedOps                       4881026                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        905150                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.019265                       # CPI: cycles per instruction
system.cpu.ipc                               0.495230                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass               16513      0.34%      0.34% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4133243     84.68%     85.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     85.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.02%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    18      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.01%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.01%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     85.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.01%     85.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.01%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                 377856      7.74%     92.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                267443      5.48%     98.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             41622      0.85%     99.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            41296      0.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4881026                       # Class of committed instruction
system.cpu.tickCycles                         5698961                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          344692                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 72                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           972.594911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              765166                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.052156                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            226000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   972.594911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          860                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1534938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1534938                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       455472                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          455472                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       306818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         306818                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       762290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762290                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762290                       # number of overall hits
system.cpu.dcache.overall_hits::total          762290                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1820                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1921                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3741                       # number of overall misses
system.cpu.dcache.overall_misses::total          3741                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    190128000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    190128000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    229832000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    229832000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    419960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    419960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    419960000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    419960000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       457292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       457292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       766031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       766031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       766031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       766031                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003980                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006222                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004884                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 104465.934066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 104465.934066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 119641.853201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 119641.853201                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 112258.754344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112258.754344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 112258.754344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112258.754344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          865                       # number of writebacks
system.cpu.dcache.writebacks::total               865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          845                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          865                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          865                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1800                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2876                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    185080000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    185080000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    141086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    141086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    326166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    326166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    326166000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    326166000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102822.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102822.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 131120.817844                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 131120.817844                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 113409.596662                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 113409.596662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 113409.596662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 113409.596662                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1852                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           711.561321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              763345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               892                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            855.767937                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   711.561321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          753                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.735352                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1527584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1527584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       762453                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          762453                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       762453                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           762453                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       762453                       # number of overall hits
system.cpu.icache.overall_hits::total          762453                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          893                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           893                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          893                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          893                       # number of overall misses
system.cpu.icache.overall_misses::total           893                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94912000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94912000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94912000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94912000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94912000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94912000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       763346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       763346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       763346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       763346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       763346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       763346                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001170                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001170                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001170                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106284.434490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106284.434490                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106284.434490                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106284.434490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106284.434490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106284.434490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.icache.writebacks::total               139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          893                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          893                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          893                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          893                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          893                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93128000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93128000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001170                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104286.674132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104286.674132                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104286.674132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104286.674132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104286.674132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104286.674132                       # average overall mshr miss latency
system.cpu.icache.replacements                    139                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2720.691190                       # Cycle average of tags in use
system.l2.tags.total_refs                        5756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.728010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       813.396124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1907.295067                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.024823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.058206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083029                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101654                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     49387                       # Number of tag accesses
system.l2.tags.data_accesses                    49387                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              865                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   128                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               299                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  427                       # number of demand (read+write) hits
system.l2.demand_hits::total                      437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                 427                       # number of overall hits
system.l2.overall_hits::total                     437                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 948                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              883                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1501                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2449                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               883                       # number of overall misses
system.l2.overall_misses::.cpu.data              2449                       # number of overall misses
system.l2.overall_misses::total                  3332                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    135153000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     135153000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90237000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90237000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    173393000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    173393000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     90237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    308546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        398783000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90237000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    308546000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       398783000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3769                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3769                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.881041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.881041                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988802                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833889                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.988802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.851530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.851530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884054                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 142566.455696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142566.455696                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102193.657984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102193.657984                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115518.321119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115518.321119                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 102193.657984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125988.566762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119682.773109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102193.657984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125988.566762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119682.773109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            948                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          883                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1501                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3332                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    116193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    116193000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    143373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    143373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     72597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    259566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    332163000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    259566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    332163000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.881041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.881041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.833889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833889                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.851530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.884054                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.851530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.884054                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 122566.455696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122566.455696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82216.308041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82216.308041                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95518.321119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95518.321119                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82216.308041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105988.566762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99688.775510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82216.308041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105988.566762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99688.775510                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2383                       # Transaction distribution
system.membus.trans_dist::ReadExReq               948                       # Transaction distribution
system.membus.trans_dist::ReadExResp              948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2383                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3331                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3331                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3331000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17807750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6043653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           893                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1800                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 305408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3765     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7768000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2676000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8628000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
