// Seed: 3137066665
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_5 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    input tri id_5,
    input wire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11
);
  assign id_8 = {id_1{id_1}};
  parameter id_13 = -1;
  logic id_14;
  logic id_15;
  ;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15
  );
endmodule
