#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 28 17:07:04 2020
# Process ID: 2412
# Current directory: C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.runs/synth_1
# Command line: vivado.exe -log Red_CA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Red_CA.tcl
# Log file: C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.runs/synth_1/Red_CA.vds
# Journal file: C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Red_CA.tcl -notrace
Command: synth_design -top Red_CA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 701.355 ; gain = 238.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Red_CA' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/Red_CA.vhd:29]
	Parameter Ncel bound to: 5 - type: integer 
	Parameter Nin bound to: 5 - type: integer 
	Parameter Nin bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'celula' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:8' bound to instance 'celula0' of component 'celula' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/Red_CA.vhd:61]
INFO: [Synth 8-638] synthesizing module 'celula' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:27]
	Parameter Nin bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:35]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n1a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:20]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:21]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-113] binding component instance 'LUT1_inst' to cell 'LUT1' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ngate' (1#1) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:20]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n1b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:78]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n2a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:81]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n2b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:82]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n3a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:85]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n3b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:86]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n4a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:89]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n4b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:90]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD0' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FF_D' (2#1) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:31]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD1' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:95]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD2' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:96]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD3' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:97]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD4' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'celula' (3#1) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:27]
INFO: [Synth 8-638] synthesizing module 'celula__parameterized0' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:27]
	Parameter Nin bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n1a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:77]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n1b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:78]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n2a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:81]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n2b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:82]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n3a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:85]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n3b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:86]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n4a' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:89]
INFO: [Synth 8-3491] module 'ngate' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/new/ngate.vhd:13' bound to instance 'n4b' of component 'ngate' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:90]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD0' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:93]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD1' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:95]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD2' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:96]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD3' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:97]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/FF_D.vhd:26' bound to instance 'FFD4' of component 'FF_D' [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'celula__parameterized0' (3#1) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/celula.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Red_CA' (4#1) [C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.srcs/sources_1/imports/GENERICO_simula_red_alta_c_testbemch_verilog/Red_CA.vhd:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 773.953 ; gain = 310.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 773.953 ; gain = 310.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 773.953 ; gain = 310.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 773.953 ; gain = 310.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FF_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module celula 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module celula__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 950.980 ; gain = 487.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 958.078 ; gain = 494.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 958.078 ; gain = 494.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    50|
|2     |LUT2  |     2|
|3     |LUT3  |    10|
|4     |LUT6  |    45|
|5     |MUXF7 |    20|
|6     |FDRE  |    10|
|7     |IBUF  |    63|
|8     |OBUF  |     5|
+------+------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |   205|
|2     |  celula0          |celula                   |    29|
|3     |    n1a            |ngate__4                 |     1|
|4     |    n1b            |ngate__5                 |     1|
|5     |    n2a            |ngate__6                 |     1|
|6     |    n2b            |ngate__7                 |     1|
|7     |    n3a            |ngate__8                 |     1|
|8     |    n3b            |ngate__9                 |     1|
|9     |    n4a            |ngate__10                |     1|
|10    |    n4b            |ngate__11                |     1|
|11    |    FFD0           |FF_D_10                  |     3|
|12    |    FFD4           |FF_D_11                  |     3|
|13    |  \red[1].puertas  |celula__parameterized0   |    27|
|14    |    n1a            |ngate__33                |     1|
|15    |    n1b            |ngate__34                |     1|
|16    |    n2a            |ngate__35                |     1|
|17    |    n2b            |ngate__36                |     1|
|18    |    n3a            |ngate__37                |     1|
|19    |    n3b            |ngate__38                |     1|
|20    |    n4a            |ngate__39                |     1|
|21    |    n4b            |ngate__1                 |     1|
|22    |    FFD0           |FF_D_8                   |     2|
|23    |    FFD4           |FF_D_9                   |     2|
|24    |  \red[2].puertas  |celula__parameterized0_0 |    27|
|25    |    n1a            |ngate__26                |     1|
|26    |    n1b            |ngate__27                |     1|
|27    |    n2a            |ngate__28                |     1|
|28    |    n2b            |ngate__29                |     1|
|29    |    n3a            |ngate__30                |     1|
|30    |    n3b            |ngate__31                |     1|
|31    |    n4a            |ngate__32                |     1|
|32    |    n4b            |ngate__2                 |     1|
|33    |    FFD0           |FF_D_6                   |     2|
|34    |    FFD4           |FF_D_7                   |     2|
|35    |  \red[3].puertas  |celula__parameterized0_1 |    27|
|36    |    n1a            |ngate__19                |     1|
|37    |    n1b            |ngate__20                |     1|
|38    |    n2a            |ngate__21                |     1|
|39    |    n2b            |ngate__22                |     1|
|40    |    n3a            |ngate__23                |     1|
|41    |    n3b            |ngate__24                |     1|
|42    |    n4a            |ngate__25                |     1|
|43    |    n4b            |ngate__3                 |     1|
|44    |    FFD0           |FF_D_4                   |     2|
|45    |    FFD4           |FF_D_5                   |     2|
|46    |  \red[4].puertas  |celula__parameterized0_2 |    27|
|47    |    n1a            |ngate__12                |     1|
|48    |    n1b            |ngate__13                |     1|
|49    |    n2a            |ngate__14                |     1|
|50    |    n2b            |ngate__15                |     1|
|51    |    n3a            |ngate__16                |     1|
|52    |    n3b            |ngate__17                |     1|
|53    |    n4a            |ngate__18                |     1|
|54    |    n4b            |ngate                    |     1|
|55    |    FFD0           |FF_D                     |     2|
|56    |    FFD4           |FF_D_3                   |     2|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 958.180 ; gain = 494.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 970.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1071.434 ; gain = 633.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1071.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/luciana/Documents/ICTP/GENERICO_simula_red_alta_c_testbemch_verilog/Simul_Red_CA/Simul_Red_CA.runs/synth_1/Red_CA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Red_CA_utilization_synth.rpt -pb Red_CA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 17:07:59 2020...
