

================================================================
== Vivado HLS Report for 'poly_Sq_frombytes'
================================================================
* Date:           Sun Aug 23 21:46:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  701|  701|  701|  701|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  696|  696|         8|          -|          -|    87|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	10  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "br label %1" [packq.c:56]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_s, %2 ]" [packq.c:56]   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 16 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i7 %i, -41" [packq.c:56]   --->   Operation 17 'icmp' 'exitcond' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.66ns)   --->   "%tmp_s = add i7 %i, 1" [packq.c:56]   --->   Operation 19 'add' 'tmp_s' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [packq.c:56]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_132 = zext i11 %phi_mul to i64" [packq.c:58]   --->   Operation 21 'zext' 'tmp_132' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_132" [packq.c:58]   --->   Operation 22 'getelementptr' 'a_addr_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:58]   --->   Operation 23 'load' 'a_load_7' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "%tmp_133 = add i11 1, %phi_mul" [packq.c:58]   --->   Operation 24 'add' 'tmp_133' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_134 = zext i11 %tmp_133 to i64" [packq.c:58]   --->   Operation 25 'zext' 'tmp_134' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_134" [packq.c:58]   --->   Operation 26 'getelementptr' 'a_addr_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:58]   --->   Operation 27 'load' 'a_load_8' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1138 x i8]* %a, i64 0, i64 1135" [packq.c:74]   --->   Operation 28 'getelementptr' 'a_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:74]   --->   Operation 29 'load' 'a_load' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1138 x i8]* %a, i64 0, i64 1136" [packq.c:74]   --->   Operation 30 'getelementptr' 'a_addr_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:74]   --->   Operation 31 'load' 'a_load_1' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%a_load_7 = load i8* %a_addr_7, align 1" [packq.c:58]   --->   Operation 32 'load' 'a_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_load_8 = load i8* %a_addr_8, align 1" [packq.c:58]   --->   Operation 33 'load' 'a_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i8 %a_load_8 to i5" [packq.c:58]   --->   Operation 34 'trunc' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_35 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_197, i8 %a_load_7)" [packq.c:58]   --->   Operation 35 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_135 = zext i13 %tmp_35 to i16" [packq.c:58]   --->   Operation 36 'zext' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_136 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:58]   --->   Operation 37 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_137 = zext i10 %tmp_136 to i64" [packq.c:58]   --->   Operation 38 'zext' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_137" [packq.c:58]   --->   Operation 39 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.77ns)   --->   "store i16 %tmp_135, i16* %r_coeffs_addr_5, align 2" [packq.c:58]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_138 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_8, i32 5, i32 7)" [packq.c:59]   --->   Operation 41 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "%tmp_139 = add i11 2, %phi_mul" [packq.c:59]   --->   Operation 42 'add' 'tmp_139' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_140 = zext i11 %tmp_139 to i64" [packq.c:59]   --->   Operation 43 'zext' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_140" [packq.c:59]   --->   Operation 44 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:59]   --->   Operation 45 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "%tmp_142 = add i11 3, %phi_mul" [packq.c:59]   --->   Operation 46 'add' 'tmp_142' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_143 = zext i11 %tmp_142 to i64" [packq.c:59]   --->   Operation 47 'zext' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_143" [packq.c:59]   --->   Operation 48 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:59]   --->   Operation 49 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_198 = zext i3 %tmp_138 to i8" [packq.c:59]   --->   Operation 50 'zext' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%a_load_9 = load i8* %a_addr_9, align 1" [packq.c:59]   --->   Operation 51 'load' 'a_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_141 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_9, i3 0)" [packq.c:59]   --->   Operation 52 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (2.77ns)   --->   "%a_load_10 = load i8* %a_addr_10, align 1" [packq.c:59]   --->   Operation 53 'load' 'a_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_199 = trunc i8 %a_load_10 to i2" [packq.c:59]   --->   Operation 54 'trunc' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_68 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %tmp_198)" [packq.c:59]   --->   Operation 55 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.83ns)   --->   "%tmp_69 = or i11 %tmp_68, %tmp_141" [packq.c:59]   --->   Operation 56 'or' 'tmp_69' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_144 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_199, i11 %tmp_69)" [packq.c:59]   --->   Operation 57 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i13 %tmp_144 to i16" [packq.c:59]   --->   Operation 58 'zext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_145 = or i10 %tmp_136, 1" [packq.c:59]   --->   Operation 59 'or' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_146 = zext i10 %tmp_145 to i64" [packq.c:59]   --->   Operation 60 'zext' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_146" [packq.c:59]   --->   Operation 61 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.77ns)   --->   "store i16 %tmp_170_cast, i16* %r_coeffs_addr_6, align 2" [packq.c:59]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_147 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_10, i32 2, i32 7)" [packq.c:60]   --->   Operation 63 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "%tmp_148 = add i11 4, %phi_mul" [packq.c:60]   --->   Operation 64 'add' 'tmp_148' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_149 = zext i11 %tmp_148 to i64" [packq.c:60]   --->   Operation 65 'zext' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_149" [packq.c:60]   --->   Operation 66 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:60]   --->   Operation 67 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 68 [1/2] (2.77ns)   --->   "%a_load_11 = load i8* %a_addr_11, align 1" [packq.c:60]   --->   Operation 68 'load' 'a_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_200 = trunc i8 %a_load_11 to i7" [packq.c:60]   --->   Operation 69 'trunc' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_150 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_200, i6 %tmp_147)" [packq.c:60]   --->   Operation 70 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_179_cast = zext i13 %tmp_150 to i16" [packq.c:60]   --->   Operation 71 'zext' 'tmp_179_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_151 = or i10 %tmp_136, 2" [packq.c:60]   --->   Operation 72 'or' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_152 = zext i10 %tmp_151 to i64" [packq.c:60]   --->   Operation 73 'zext' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_152" [packq.c:60]   --->   Operation 74 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.77ns)   --->   "store i16 %tmp_179_cast, i16* %r_coeffs_addr_7, align 2" [packq.c:60]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_11, i32 7)" [packq.c:61]   --->   Operation 76 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.76ns)   --->   "%tmp_155 = add i11 5, %phi_mul" [packq.c:61]   --->   Operation 77 'add' 'tmp_155' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_156 = zext i11 %tmp_155 to i64" [packq.c:61]   --->   Operation 78 'zext' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_156" [packq.c:61]   --->   Operation 79 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:61]   --->   Operation 80 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 81 [1/1] (1.76ns)   --->   "%tmp_158 = add i11 6, %phi_mul" [packq.c:61]   --->   Operation 81 'add' 'tmp_158' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_159 = zext i11 %tmp_158 to i64" [packq.c:61]   --->   Operation 82 'zext' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_159" [packq.c:61]   --->   Operation 83 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:61]   --->   Operation 84 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_202 = zext i1 %tmp_201 to i8" [packq.c:61]   --->   Operation 85 'zext' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (2.77ns)   --->   "%a_load_12 = load i8* %a_addr_12, align 1" [packq.c:61]   --->   Operation 86 'load' 'a_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_157 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_12, i1 false)" [packq.c:61]   --->   Operation 87 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (2.77ns)   --->   "%a_load_13 = load i8* %a_addr_13, align 1" [packq.c:61]   --->   Operation 88 'load' 'a_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i8 %a_load_13 to i4" [packq.c:61]   --->   Operation 89 'trunc' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_73 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_202)" [packq.c:61]   --->   Operation 90 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.83ns)   --->   "%tmp_74 = or i9 %tmp_73, %tmp_157" [packq.c:61]   --->   Operation 91 'or' 'tmp_74' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_160 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %tmp_204, i9 %tmp_74)" [packq.c:61]   --->   Operation 92 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_193_cast = zext i13 %tmp_160 to i16" [packq.c:61]   --->   Operation 93 'zext' 'tmp_193_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_161 = or i10 %tmp_136, 3" [packq.c:61]   --->   Operation 94 'or' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_162 = zext i10 %tmp_161 to i64" [packq.c:61]   --->   Operation 95 'zext' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_162" [packq.c:61]   --->   Operation 96 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store i16 %tmp_193_cast, i16* %r_coeffs_addr_8, align 2" [packq.c:61]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_163 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_13, i32 4, i32 7)" [packq.c:62]   --->   Operation 98 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.76ns)   --->   "%tmp_164 = add i11 7, %phi_mul" [packq.c:62]   --->   Operation 99 'add' 'tmp_164' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_165 = zext i11 %tmp_164 to i64" [packq.c:62]   --->   Operation 100 'zext' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_165" [packq.c:62]   --->   Operation 101 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:62]   --->   Operation 102 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 103 [1/1] (1.76ns)   --->   "%tmp_167 = add i11 8, %phi_mul" [packq.c:62]   --->   Operation 103 'add' 'tmp_167' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_168 = zext i11 %tmp_167 to i64" [packq.c:62]   --->   Operation 104 'zext' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_168" [packq.c:62]   --->   Operation 105 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:62]   --->   Operation 106 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 7 <SV = 6> <Delay = 6.34>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_203 = zext i4 %tmp_163 to i8" [packq.c:62]   --->   Operation 107 'zext' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/2] (2.77ns)   --->   "%a_load_14 = load i8* %a_addr_14, align 1" [packq.c:62]   --->   Operation 108 'load' 'a_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_166 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_14, i4 0)" [packq.c:62]   --->   Operation 109 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (2.77ns)   --->   "%a_load_15 = load i8* %a_addr_15, align 1" [packq.c:62]   --->   Operation 110 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_206 = trunc i8 %a_load_15 to i1" [packq.c:62]   --->   Operation 111 'trunc' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_76 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %tmp_203)" [packq.c:62]   --->   Operation 112 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.80ns)   --->   "%tmp_77 = or i12 %tmp_76, %tmp_166" [packq.c:62]   --->   Operation 113 'or' 'tmp_77' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_169 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %tmp_206, i12 %tmp_77)" [packq.c:62]   --->   Operation 114 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_207_cast = zext i13 %tmp_169 to i16" [packq.c:62]   --->   Operation 115 'zext' 'tmp_207_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_170 = or i10 %tmp_136, 4" [packq.c:62]   --->   Operation 116 'or' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_171 = zext i10 %tmp_170 to i64" [packq.c:62]   --->   Operation 117 'zext' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_171" [packq.c:62]   --->   Operation 118 'getelementptr' 'r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (2.77ns)   --->   "store i16 %tmp_207_cast, i16* %r_coeffs_addr_9, align 2" [packq.c:62]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_172 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %a_load_15, i32 1, i32 7)" [packq.c:63]   --->   Operation 120 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.76ns)   --->   "%tmp_173 = add i11 9, %phi_mul" [packq.c:63]   --->   Operation 121 'add' 'tmp_173' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_174 = zext i11 %tmp_173 to i64" [packq.c:63]   --->   Operation 122 'zext' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_174" [packq.c:63]   --->   Operation 123 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:63]   --->   Operation 124 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 125 [1/1] (1.76ns)   --->   "%tmp_180 = add i11 10, %phi_mul" [packq.c:64]   --->   Operation 125 'add' 'tmp_180' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_181 = zext i11 %tmp_180 to i64" [packq.c:64]   --->   Operation 126 'zext' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_181" [packq.c:64]   --->   Operation 127 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_17, align 1" [packq.c:64]   --->   Operation 128 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 129 [1/1] (1.76ns)   --->   "%next_mul = add i11 13, %phi_mul"   --->   Operation 129 'add' 'next_mul' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/2] (2.77ns)   --->   "%a_load_16 = load i8* %a_addr_16, align 1" [packq.c:63]   --->   Operation 130 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i8 %a_load_16 to i6" [packq.c:63]   --->   Operation 131 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_175 = call i13 @_ssdm_op_BitConcatenate.i13.i6.i7(i6 %tmp_207, i7 %tmp_172)" [packq.c:63]   --->   Operation 132 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_216_cast = zext i13 %tmp_175 to i16" [packq.c:63]   --->   Operation 133 'zext' 'tmp_216_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_176 = or i10 %tmp_136, 5" [packq.c:63]   --->   Operation 134 'or' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_177 = zext i10 %tmp_176 to i64" [packq.c:63]   --->   Operation 135 'zext' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_177" [packq.c:63]   --->   Operation 136 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.77ns)   --->   "store i16 %tmp_216_cast, i16* %r_coeffs_addr_10, align 2" [packq.c:63]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_178 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load_16, i32 6, i32 7)" [packq.c:64]   --->   Operation 138 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/2] (2.77ns)   --->   "%a_load_17 = load i8* %a_addr_17, align 1" [packq.c:64]   --->   Operation 139 'load' 'a_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "%tmp_183 = add i11 11, %phi_mul" [packq.c:64]   --->   Operation 140 'add' 'tmp_183' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_184 = zext i11 %tmp_183 to i64" [packq.c:64]   --->   Operation 141 'zext' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_184" [packq.c:64]   --->   Operation 142 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_18, align 1" [packq.c:64]   --->   Operation 143 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 144 [1/1] (1.76ns)   --->   "%tmp_189 = add i11 12, %phi_mul" [packq.c:65]   --->   Operation 144 'add' 'tmp_189' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_190 = zext i11 %tmp_189 to i64" [packq.c:65]   --->   Operation 145 'zext' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1138 x i8]* %a, i64 0, i64 %tmp_190" [packq.c:65]   --->   Operation 146 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [2/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_19, align 1" [packq.c:65]   --->   Operation 147 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_205 = zext i2 %tmp_178 to i8" [packq.c:64]   --->   Operation 148 'zext' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_182 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %a_load_17, i2 0)" [packq.c:64]   --->   Operation 149 'bitconcatenate' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/2] (2.77ns)   --->   "%a_load_18 = load i8* %a_addr_18, align 1" [packq.c:64]   --->   Operation 150 'load' 'a_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_208 = trunc i8 %a_load_18 to i3" [packq.c:64]   --->   Operation 151 'trunc' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_205)" [packq.c:64]   --->   Operation 152 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.87ns)   --->   "%tmp_82 = or i10 %tmp_81, %tmp_182" [packq.c:64]   --->   Operation 153 'or' 'tmp_82' <Predicate = true> <Delay = 0.87> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_185 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_208, i10 %tmp_82)" [packq.c:64]   --->   Operation 154 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_230_cast = zext i13 %tmp_185 to i16" [packq.c:64]   --->   Operation 155 'zext' 'tmp_230_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_186 = or i10 %tmp_136, 6" [packq.c:64]   --->   Operation 156 'or' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_187 = zext i10 %tmp_186 to i64" [packq.c:64]   --->   Operation 157 'zext' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_187" [packq.c:64]   --->   Operation 158 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (2.77ns)   --->   "store i16 %tmp_230_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:64]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_188 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %a_load_18, i32 3, i32 7)" [packq.c:65]   --->   Operation 160 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/2] (2.77ns)   --->   "%a_load_19 = load i8* %a_addr_19, align 1" [packq.c:65]   --->   Operation 161 'load' 'a_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_191 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %a_load_19, i5 %tmp_188)" [packq.c:65]   --->   Operation 162 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_238_cast = zext i13 %tmp_191 to i16" [packq.c:65]   --->   Operation 163 'zext' 'tmp_238_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_192 = or i10 %tmp_136, 7" [packq.c:65]   --->   Operation 164 'or' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_193 = zext i10 %tmp_192 to i64" [packq.c:65]   --->   Operation 165 'zext' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_193" [packq.c:65]   --->   Operation 166 'getelementptr' 'r_coeffs_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (2.77ns)   --->   "store i16 %tmp_238_cast, i16* %r_coeffs_addr_12, align 2" [packq.c:65]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [packq.c:56]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 169 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:74]   --->   Operation 169 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load, i32 7)" [packq.c:74]   --->   Operation 170 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:74]   --->   Operation 171 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1138 x i8]* %a, i64 0, i64 1137" [packq.c:74]   --->   Operation 172 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:74]   --->   Operation 173 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1138 x i8]* %a, i64 0, i64 1134" [packq.c:75]   --->   Operation 174 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [2/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:75]   --->   Operation 175 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i8 %a_load to i7" [packq.c:75]   --->   Operation 176 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 5.54>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_153 = zext i1 %tmp to i8" [packq.c:74]   --->   Operation 177 'zext' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_123 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %a_load_1, i1 false)" [packq.c:74]   --->   Operation 178 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:74]   --->   Operation 179 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i8 %a_load_2 to i4" [packq.c:74]   --->   Operation 180 'trunc' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_60 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_153)" [packq.c:74]   --->   Operation 181 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.83ns)   --->   "%tmp_61 = or i9 %tmp_60, %tmp_123" [packq.c:74]   --->   Operation 182 'or' 'tmp_61' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_124 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %tmp_154, i9 %tmp_61)" [packq.c:74]   --->   Operation 183 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i13 %tmp_124 to i16" [packq.c:74]   --->   Operation 184 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 699" [packq.c:74]   --->   Operation 185 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (2.77ns)   --->   "store i16 %tmp_136_cast, i16* %r_coeffs_addr, align 2" [packq.c:74]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 187 [1/2] (2.77ns)   --->   "%a_load_3 = load i8* %a_addr_3, align 1" [packq.c:75]   --->   Operation 187 'load' 'a_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_125 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %a_load_3, i32 2, i32 7)" [packq.c:75]   --->   Operation 188 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_126 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_179, i6 %tmp_125)" [packq.c:75]   --->   Operation 189 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i13 %tmp_126 to i16" [packq.c:75]   --->   Operation 190 'zext' 'tmp_141_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 698" [packq.c:75]   --->   Operation 191 'getelementptr' 'r_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (2.77ns)   --->   "store i16 %tmp_141_cast, i16* %r_coeffs_addr_2, align 2" [packq.c:75]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1138 x i8]* %a, i64 0, i64 1132" [packq.c:78]   --->   Operation 193 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [2/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:78]   --->   Operation 194 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1138 x i8]* %a, i64 0, i64 1133" [packq.c:78]   --->   Operation 195 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [2/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:78]   --->   Operation 196 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i8 %a_load_3 to i2" [packq.c:75]   --->   Operation 197 'trunc' 'tmp_195' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 6.38>
ST_12 : Operation 198 [1/2] (2.77ns)   --->   "%a_load_4 = load i8* %a_addr_4, align 1" [packq.c:78]   --->   Operation 198 'load' 'a_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_127 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_4, i32 5, i32 7)" [packq.c:78]   --->   Operation 199 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_194 = zext i3 %tmp_127 to i8" [packq.c:78]   --->   Operation 200 'zext' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/2] (2.77ns)   --->   "%a_load_5 = load i8* %a_addr_5, align 1" [packq.c:78]   --->   Operation 201 'load' 'a_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_128 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %a_load_5, i3 0)" [packq.c:78]   --->   Operation 202 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_65 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 0, i8 %tmp_194)" [packq.c:78]   --->   Operation 203 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.83ns)   --->   "%tmp_66 = or i11 %tmp_65, %tmp_128" [packq.c:78]   --->   Operation 204 'or' 'tmp_66' <Predicate = true> <Delay = 0.83> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_129 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_195, i11 %tmp_66)" [packq.c:78]   --->   Operation 205 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i13 %tmp_129 to i16" [packq.c:78]   --->   Operation 206 'zext' 'tmp_149_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 697" [packq.c:78]   --->   Operation 207 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (2.77ns)   --->   "store i16 %tmp_149_cast, i16* %r_coeffs_addr_3, align 2" [packq.c:78]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1138 x i8]* %a, i64 0, i64 1131" [packq.c:79]   --->   Operation 209 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [2/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:79]   --->   Operation 210 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i8 %a_load_4 to i5" [packq.c:78]   --->   Operation 211 'trunc' 'tmp_196' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.54>
ST_13 : Operation 212 [1/2] (2.77ns)   --->   "%a_load_6 = load i8* %a_addr_6, align 1" [packq.c:79]   --->   Operation 212 'load' 'a_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_33 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_196, i8 %a_load_6)" [packq.c:78]   --->   Operation 213 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_130 = zext i13 %tmp_33 to i16" [packq.c:79]   --->   Operation 214 'zext' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 696" [packq.c:79]   --->   Operation 215 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (2.77ns)   --->   "store i16 %tmp_130, i16* %r_coeffs_addr_4, align 2" [packq.c:79]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "ret void" [packq.c:81]   --->   Operation 217 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:56) with incoming values : ('tmp_s', packq.c:56) [5]  (1.35 ns)

 <State 2>: 4.54ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [6]  (0 ns)
	'add' operation ('tmp_133', packq.c:58) [16]  (1.76 ns)
	'getelementptr' operation ('a_addr_8', packq.c:58) [18]  (0 ns)
	'load' operation ('a_load_8', packq.c:58) on array 'a' [19]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_7', packq.c:58) on array 'a' [15]  (2.77 ns)
	'store' operation (packq.c:58) of variable 'tmp_135', packq.c:58 on array 'r_coeffs' [26]  (2.77 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_9', packq.c:59) on array 'a' [32]  (2.77 ns)
	'or' operation ('tmp_69', packq.c:59) [40]  (0.837 ns)
	'store' operation (packq.c:59) of variable 'tmp_170_cast', packq.c:59 on array 'r_coeffs' [46]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_11', packq.c:60) on array 'a' [51]  (2.77 ns)
	'store' operation (packq.c:60) of variable 'tmp_179_cast', packq.c:60 on array 'r_coeffs' [58]  (2.77 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_12', packq.c:61) on array 'a' [64]  (2.77 ns)
	'or' operation ('tmp_74', packq.c:61) [72]  (0.837 ns)
	'store' operation (packq.c:61) of variable 'tmp_193_cast', packq.c:61 on array 'r_coeffs' [78]  (2.77 ns)

 <State 7>: 6.34ns
The critical path consists of the following:
	'load' operation ('a_load_14', packq.c:62) on array 'a' [84]  (2.77 ns)
	'or' operation ('tmp_77', packq.c:62) [92]  (0.8 ns)
	'store' operation (packq.c:62) of variable 'tmp_207_cast', packq.c:62 on array 'r_coeffs' [98]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_16', packq.c:63) on array 'a' [103]  (2.77 ns)
	'store' operation (packq.c:63) of variable 'tmp_216_cast', packq.c:63 on array 'r_coeffs' [110]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_18', packq.c:64) on array 'a' [121]  (2.77 ns)
	'store' operation (packq.c:64) of variable 'tmp_230_cast', packq.c:64 on array 'r_coeffs' [130]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_load', packq.c:74) on array 'a' [145]  (2.77 ns)

 <State 11>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_2', packq.c:74) on array 'a' [152]  (2.77 ns)
	'store' operation (packq.c:74) of variable 'tmp_136_cast', packq.c:74 on array 'r_coeffs' [159]  (2.77 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'load' operation ('a_load_4', packq.c:78) on array 'a' [169]  (2.77 ns)
	'or' operation ('tmp_66', packq.c:78) [177]  (0.837 ns)
	'store' operation (packq.c:78) of variable 'tmp_149_cast', packq.c:78 on array 'r_coeffs' [181]  (2.77 ns)

 <State 13>: 5.54ns
The critical path consists of the following:
	'load' operation ('a_load_6', packq.c:79) on array 'a' [183]  (2.77 ns)
	'store' operation (packq.c:79) of variable 'tmp_130', packq.c:79 on array 'r_coeffs' [188]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
