
Ping_Test_h7_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019590  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  08019830  08019830  0001a830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019cb4  08019cb4  0001b0ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019cb4  08019cb4  0001acb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019cbc  08019cbc  0001b0ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019cbc  08019cbc  0001acbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019cc0  08019cc0  0001acc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ec  24000000  08019cc4  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000200c  240000ec  08019db0  0001b0ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240020f8  08019db0  0001b0f8  2**0
                  ALLOC
 11 .tcp_sec      00007900  30000000  08019db0  0001c000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0001b0ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0015f929  00000000  00000000  0001b11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00016724  00000000  00000000  0017aa43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002d80  00000000  00000000  00191168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001f7d  00000000  00000000  00193ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00055d6a  00000000  00000000  00195e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00077447  00000000  00000000  001ebbcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001a9760  00000000  00000000  00263016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0040c776  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008d5c  00000000  00000000  0040c7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000013f  00000000  00000000  00415518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000ec 	.word	0x240000ec
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08019818 	.word	0x08019818

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000f0 	.word	0x240000f0
 80002dc:	08019818 	.word	0x08019818

080002e0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80002e0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002e2:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002e6:	4919      	ldr	r1, [pc, #100]	@ (800034c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80002e8:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80002ec:	4818      	ldr	r0, [pc, #96]	@ (8000350 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002ee:	4917      	ldr	r1, [pc, #92]	@ (800034c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 80002f0:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 80002f2:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80002f4:	4817      	ldr	r0, [pc, #92]	@ (8000354 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 80002f6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 80002f8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 80002fc:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002fe:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000302:	4915      	ldr	r1, [pc, #84]	@ (8000358 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000304:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000306:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800030a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800030c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000310:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000314:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000318:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800031c:	490f      	ldr	r1, [pc, #60]	@ (800035c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800031e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000322:	4770      	bx	lr

08000324 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000324:	f7ff bffe 	b.w	8000324 <__tx_BadHandler>

08000328 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000328:	f7ff bffe 	b.w	8000328 <__tx_HardfaultHandler>

0800032c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800032c:	f7ff bffe 	b.w	800032c <__tx_SVCallHandler>

08000330 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000330:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000332:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000336:	4770      	bx	lr

08000338 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000338:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800033a:	f000 f891 	bl	8000460 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800033e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000342:	4770      	bx	lr

08000344 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000344:	f7ff bffe 	b.w	8000344 <__tx_NMIHandler>

08000348 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000348:	f7ff bffe 	b.w	8000348 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800034c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000350:	2400089c 	.word	0x2400089c
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000354:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000358:	003d08ff 	.word	0x003d08ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800035c:	40ff0000 	.word	0x40ff0000

08000360 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000360:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000364:	4a2a      	ldr	r2, [pc, #168]	@ (8000410 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000366:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000368:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800036c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000370:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000374:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000376:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800037a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800037e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000382:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000386:	f3bf 8f6f 	isb	sy

0800038a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800038a:	e7fe      	b.n	800038a <__tx_wait_here>

0800038c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800038c:	4821      	ldr	r0, [pc, #132]	@ (8000414 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800038e:	4a22      	ldr	r2, [pc, #136]	@ (8000418 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 8000390:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000394:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000396:	b191      	cbz	r1, 80003be <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000398:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800039a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800039e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003a2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80003a6:	d101      	bne.n	80003ac <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80003a8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080003ac <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ac:	4c1b      	ldr	r4, [pc, #108]	@ (800041c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80003ae:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80003b2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80003b4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80003b8:	b10d      	cbz	r5, 80003be <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80003ba:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80003bc:	6023      	str	r3, [r4, #0]

080003be <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003be:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80003c0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80003c2:	b1b1      	cbz	r1, 80003f2 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80003c4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003c6:	b662      	cpsie	i

080003c8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80003c8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ca:	4c14      	ldr	r4, [pc, #80]	@ (800041c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80003cc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80003ce:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80003d2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80003d4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80003d6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80003da:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003de:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80003e2:	d101      	bne.n	80003e8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80003e4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080003e8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80003e8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80003ec:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 80003f0:	4770      	bx	lr

080003f2 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003f2:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80003f4:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80003f6:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80003f8:	b909      	cbnz	r1, 80003fe <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003fa:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80003fc:	e7f9      	b.n	80003f2 <__tx_ts_wait>

080003fe <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80003fe:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000402:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000406:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800040a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800040c:	e7dc      	b.n	80003c8 <__tx_ts_restore>

0800040e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800040e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000410:	24000938 	.word	0x24000938
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000414:	240008a0 	.word	0x240008a0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000418:	240008a4 	.word	0x240008a4
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800041c:	24000ea4 	.word	0x24000ea4

08000420 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000420:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000422:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000426:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800042a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800042e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000430:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000434:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000436:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000438:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800043a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800043c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800043e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000440:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000442:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000444:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000446:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000448:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800044a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800044c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800044e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000452:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000454:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000456:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800045a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800045c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800045e:	4770      	bx	lr

08000460 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000460:	4922      	ldr	r1, [pc, #136]	@ (80004ec <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000462:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000464:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000468:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800046a:	4b21      	ldr	r3, [pc, #132]	@ (80004f0 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800046c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800046e:	b13a      	cbz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000470:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000474:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000476:	b91a      	cbnz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000478:	4b1e      	ldr	r3, [pc, #120]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800047a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800047e:	6018      	str	r0, [r3, #0]

08000480 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000480:	491d      	ldr	r1, [pc, #116]	@ (80004f8 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000482:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000484:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000486:	b122      	cbz	r2, 8000492 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000488:	4b1c      	ldr	r3, [pc, #112]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800048a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800048e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000490:	e008      	b.n	80004a4 <__tx_timer_done>

08000492 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000492:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000496:	4b1a      	ldr	r3, [pc, #104]	@ (8000500 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000498:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800049a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800049c:	d101      	bne.n	80004a2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800049e:	4b19      	ldr	r3, [pc, #100]	@ (8000504 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80004a0:	6818      	ldr	r0, [r3, #0]

080004a2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80004a2:	6008      	str	r0, [r1, #0]

080004a4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80004a4:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80004a6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80004a8:	b912      	cbnz	r2, 80004b0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80004aa:	4914      	ldr	r1, [pc, #80]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004ac:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80004ae:	b1d0      	cbz	r0, 80004e6 <__tx_timer_nothing_expired>

080004b0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80004b0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80004b4:	4911      	ldr	r1, [pc, #68]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004b6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80004b8:	b108      	cbz	r0, 80004be <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80004ba:	f017 fa9d 	bl	80179f8 <_tx_timer_expiration_process>

080004be <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80004be:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80004c0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80004c2:	b172      	cbz	r2, 80004e2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80004c4:	f017 f9a6 	bl	8017814 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004c8:	480f      	ldr	r0, [pc, #60]	@ (8000508 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80004ca:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80004cc:	b949      	cbnz	r1, 80004e2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004ce:	480f      	ldr	r0, [pc, #60]	@ (800050c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80004d0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000510 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80004d4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004d6:	480f      	ldr	r0, [pc, #60]	@ (8000514 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80004d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80004dc:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80004de:	d000      	beq.n	80004e2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80004e0:	6002      	str	r2, [r0, #0]

080004e2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80004e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080004e6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80004e6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80004ea:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80004ec:	24000944 	.word	0x24000944
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80004f0:	24000ea4 	.word	0x24000ea4
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004f4:	24000948 	.word	0x24000948
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004f8:	240009d4 	.word	0x240009d4
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004fc:	240009d8 	.word	0x240009d8
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000500:	240009d0 	.word	0x240009d0
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000504:	240009cc 	.word	0x240009cc
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000508:	24000938 	.word	0x24000938
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800050c:	240008a0 	.word	0x240008a0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000510:	240008a4 	.word	0x240008a4
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000514:	e000ed04 	.word	0xe000ed04
	...

08000520 <memchr>:
 8000520:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000524:	2a10      	cmp	r2, #16
 8000526:	db2b      	blt.n	8000580 <memchr+0x60>
 8000528:	f010 0f07 	tst.w	r0, #7
 800052c:	d008      	beq.n	8000540 <memchr+0x20>
 800052e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000532:	3a01      	subs	r2, #1
 8000534:	428b      	cmp	r3, r1
 8000536:	d02d      	beq.n	8000594 <memchr+0x74>
 8000538:	f010 0f07 	tst.w	r0, #7
 800053c:	b342      	cbz	r2, 8000590 <memchr+0x70>
 800053e:	d1f6      	bne.n	800052e <memchr+0xe>
 8000540:	b4f0      	push	{r4, r5, r6, r7}
 8000542:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000546:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800054a:	f022 0407 	bic.w	r4, r2, #7
 800054e:	f07f 0700 	mvns.w	r7, #0
 8000552:	2300      	movs	r3, #0
 8000554:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000558:	3c08      	subs	r4, #8
 800055a:	ea85 0501 	eor.w	r5, r5, r1
 800055e:	ea86 0601 	eor.w	r6, r6, r1
 8000562:	fa85 f547 	uadd8	r5, r5, r7
 8000566:	faa3 f587 	sel	r5, r3, r7
 800056a:	fa86 f647 	uadd8	r6, r6, r7
 800056e:	faa5 f687 	sel	r6, r5, r7
 8000572:	b98e      	cbnz	r6, 8000598 <memchr+0x78>
 8000574:	d1ee      	bne.n	8000554 <memchr+0x34>
 8000576:	bcf0      	pop	{r4, r5, r6, r7}
 8000578:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800057c:	f002 0207 	and.w	r2, r2, #7
 8000580:	b132      	cbz	r2, 8000590 <memchr+0x70>
 8000582:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000586:	3a01      	subs	r2, #1
 8000588:	ea83 0301 	eor.w	r3, r3, r1
 800058c:	b113      	cbz	r3, 8000594 <memchr+0x74>
 800058e:	d1f8      	bne.n	8000582 <memchr+0x62>
 8000590:	2000      	movs	r0, #0
 8000592:	4770      	bx	lr
 8000594:	3801      	subs	r0, #1
 8000596:	4770      	bx	lr
 8000598:	2d00      	cmp	r5, #0
 800059a:	bf06      	itte	eq
 800059c:	4635      	moveq	r5, r6
 800059e:	3803      	subeq	r0, #3
 80005a0:	3807      	subne	r0, #7
 80005a2:	f015 0f01 	tst.w	r5, #1
 80005a6:	d107      	bne.n	80005b8 <memchr+0x98>
 80005a8:	3001      	adds	r0, #1
 80005aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80005ae:	bf02      	ittt	eq
 80005b0:	3001      	addeq	r0, #1
 80005b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80005b6:	3001      	addeq	r0, #1
 80005b8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ba:	3801      	subs	r0, #1
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <__aeabi_uldivmod>:
 80005c0:	b953      	cbnz	r3, 80005d8 <__aeabi_uldivmod+0x18>
 80005c2:	b94a      	cbnz	r2, 80005d8 <__aeabi_uldivmod+0x18>
 80005c4:	2900      	cmp	r1, #0
 80005c6:	bf08      	it	eq
 80005c8:	2800      	cmpeq	r0, #0
 80005ca:	bf1c      	itt	ne
 80005cc:	f04f 31ff 	movne.w	r1, #4294967295
 80005d0:	f04f 30ff 	movne.w	r0, #4294967295
 80005d4:	f000 b988 	b.w	80008e8 <__aeabi_idiv0>
 80005d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005e0:	f000 f806 	bl	80005f0 <__udivmoddi4>
 80005e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005ec:	b004      	add	sp, #16
 80005ee:	4770      	bx	lr

080005f0 <__udivmoddi4>:
 80005f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005f4:	9d08      	ldr	r5, [sp, #32]
 80005f6:	468e      	mov	lr, r1
 80005f8:	4604      	mov	r4, r0
 80005fa:	4688      	mov	r8, r1
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d14a      	bne.n	8000696 <__udivmoddi4+0xa6>
 8000600:	428a      	cmp	r2, r1
 8000602:	4617      	mov	r7, r2
 8000604:	d962      	bls.n	80006cc <__udivmoddi4+0xdc>
 8000606:	fab2 f682 	clz	r6, r2
 800060a:	b14e      	cbz	r6, 8000620 <__udivmoddi4+0x30>
 800060c:	f1c6 0320 	rsb	r3, r6, #32
 8000610:	fa01 f806 	lsl.w	r8, r1, r6
 8000614:	fa20 f303 	lsr.w	r3, r0, r3
 8000618:	40b7      	lsls	r7, r6
 800061a:	ea43 0808 	orr.w	r8, r3, r8
 800061e:	40b4      	lsls	r4, r6
 8000620:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000624:	fa1f fc87 	uxth.w	ip, r7
 8000628:	fbb8 f1fe 	udiv	r1, r8, lr
 800062c:	0c23      	lsrs	r3, r4, #16
 800062e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000632:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000636:	fb01 f20c 	mul.w	r2, r1, ip
 800063a:	429a      	cmp	r2, r3
 800063c:	d909      	bls.n	8000652 <__udivmoddi4+0x62>
 800063e:	18fb      	adds	r3, r7, r3
 8000640:	f101 30ff 	add.w	r0, r1, #4294967295
 8000644:	f080 80ea 	bcs.w	800081c <__udivmoddi4+0x22c>
 8000648:	429a      	cmp	r2, r3
 800064a:	f240 80e7 	bls.w	800081c <__udivmoddi4+0x22c>
 800064e:	3902      	subs	r1, #2
 8000650:	443b      	add	r3, r7
 8000652:	1a9a      	subs	r2, r3, r2
 8000654:	b2a3      	uxth	r3, r4
 8000656:	fbb2 f0fe 	udiv	r0, r2, lr
 800065a:	fb0e 2210 	mls	r2, lr, r0, r2
 800065e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000662:	fb00 fc0c 	mul.w	ip, r0, ip
 8000666:	459c      	cmp	ip, r3
 8000668:	d909      	bls.n	800067e <__udivmoddi4+0x8e>
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000670:	f080 80d6 	bcs.w	8000820 <__udivmoddi4+0x230>
 8000674:	459c      	cmp	ip, r3
 8000676:	f240 80d3 	bls.w	8000820 <__udivmoddi4+0x230>
 800067a:	443b      	add	r3, r7
 800067c:	3802      	subs	r0, #2
 800067e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000682:	eba3 030c 	sub.w	r3, r3, ip
 8000686:	2100      	movs	r1, #0
 8000688:	b11d      	cbz	r5, 8000692 <__udivmoddi4+0xa2>
 800068a:	40f3      	lsrs	r3, r6
 800068c:	2200      	movs	r2, #0
 800068e:	e9c5 3200 	strd	r3, r2, [r5]
 8000692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000696:	428b      	cmp	r3, r1
 8000698:	d905      	bls.n	80006a6 <__udivmoddi4+0xb6>
 800069a:	b10d      	cbz	r5, 80006a0 <__udivmoddi4+0xb0>
 800069c:	e9c5 0100 	strd	r0, r1, [r5]
 80006a0:	2100      	movs	r1, #0
 80006a2:	4608      	mov	r0, r1
 80006a4:	e7f5      	b.n	8000692 <__udivmoddi4+0xa2>
 80006a6:	fab3 f183 	clz	r1, r3
 80006aa:	2900      	cmp	r1, #0
 80006ac:	d146      	bne.n	800073c <__udivmoddi4+0x14c>
 80006ae:	4573      	cmp	r3, lr
 80006b0:	d302      	bcc.n	80006b8 <__udivmoddi4+0xc8>
 80006b2:	4282      	cmp	r2, r0
 80006b4:	f200 8105 	bhi.w	80008c2 <__udivmoddi4+0x2d2>
 80006b8:	1a84      	subs	r4, r0, r2
 80006ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80006be:	2001      	movs	r0, #1
 80006c0:	4690      	mov	r8, r2
 80006c2:	2d00      	cmp	r5, #0
 80006c4:	d0e5      	beq.n	8000692 <__udivmoddi4+0xa2>
 80006c6:	e9c5 4800 	strd	r4, r8, [r5]
 80006ca:	e7e2      	b.n	8000692 <__udivmoddi4+0xa2>
 80006cc:	2a00      	cmp	r2, #0
 80006ce:	f000 8090 	beq.w	80007f2 <__udivmoddi4+0x202>
 80006d2:	fab2 f682 	clz	r6, r2
 80006d6:	2e00      	cmp	r6, #0
 80006d8:	f040 80a4 	bne.w	8000824 <__udivmoddi4+0x234>
 80006dc:	1a8a      	subs	r2, r1, r2
 80006de:	0c03      	lsrs	r3, r0, #16
 80006e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e4:	b280      	uxth	r0, r0
 80006e6:	b2bc      	uxth	r4, r7
 80006e8:	2101      	movs	r1, #1
 80006ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80006ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80006f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f6:	fb04 f20c 	mul.w	r2, r4, ip
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d907      	bls.n	800070e <__udivmoddi4+0x11e>
 80006fe:	18fb      	adds	r3, r7, r3
 8000700:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000704:	d202      	bcs.n	800070c <__udivmoddi4+0x11c>
 8000706:	429a      	cmp	r2, r3
 8000708:	f200 80e0 	bhi.w	80008cc <__udivmoddi4+0x2dc>
 800070c:	46c4      	mov	ip, r8
 800070e:	1a9b      	subs	r3, r3, r2
 8000710:	fbb3 f2fe 	udiv	r2, r3, lr
 8000714:	fb0e 3312 	mls	r3, lr, r2, r3
 8000718:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800071c:	fb02 f404 	mul.w	r4, r2, r4
 8000720:	429c      	cmp	r4, r3
 8000722:	d907      	bls.n	8000734 <__udivmoddi4+0x144>
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	f102 30ff 	add.w	r0, r2, #4294967295
 800072a:	d202      	bcs.n	8000732 <__udivmoddi4+0x142>
 800072c:	429c      	cmp	r4, r3
 800072e:	f200 80ca 	bhi.w	80008c6 <__udivmoddi4+0x2d6>
 8000732:	4602      	mov	r2, r0
 8000734:	1b1b      	subs	r3, r3, r4
 8000736:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800073a:	e7a5      	b.n	8000688 <__udivmoddi4+0x98>
 800073c:	f1c1 0620 	rsb	r6, r1, #32
 8000740:	408b      	lsls	r3, r1
 8000742:	fa22 f706 	lsr.w	r7, r2, r6
 8000746:	431f      	orrs	r7, r3
 8000748:	fa0e f401 	lsl.w	r4, lr, r1
 800074c:	fa20 f306 	lsr.w	r3, r0, r6
 8000750:	fa2e fe06 	lsr.w	lr, lr, r6
 8000754:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000758:	4323      	orrs	r3, r4
 800075a:	fa00 f801 	lsl.w	r8, r0, r1
 800075e:	fa1f fc87 	uxth.w	ip, r7
 8000762:	fbbe f0f9 	udiv	r0, lr, r9
 8000766:	0c1c      	lsrs	r4, r3, #16
 8000768:	fb09 ee10 	mls	lr, r9, r0, lr
 800076c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000770:	fb00 fe0c 	mul.w	lr, r0, ip
 8000774:	45a6      	cmp	lr, r4
 8000776:	fa02 f201 	lsl.w	r2, r2, r1
 800077a:	d909      	bls.n	8000790 <__udivmoddi4+0x1a0>
 800077c:	193c      	adds	r4, r7, r4
 800077e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000782:	f080 809c 	bcs.w	80008be <__udivmoddi4+0x2ce>
 8000786:	45a6      	cmp	lr, r4
 8000788:	f240 8099 	bls.w	80008be <__udivmoddi4+0x2ce>
 800078c:	3802      	subs	r0, #2
 800078e:	443c      	add	r4, r7
 8000790:	eba4 040e 	sub.w	r4, r4, lr
 8000794:	fa1f fe83 	uxth.w	lr, r3
 8000798:	fbb4 f3f9 	udiv	r3, r4, r9
 800079c:	fb09 4413 	mls	r4, r9, r3, r4
 80007a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007a8:	45a4      	cmp	ip, r4
 80007aa:	d908      	bls.n	80007be <__udivmoddi4+0x1ce>
 80007ac:	193c      	adds	r4, r7, r4
 80007ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80007b2:	f080 8082 	bcs.w	80008ba <__udivmoddi4+0x2ca>
 80007b6:	45a4      	cmp	ip, r4
 80007b8:	d97f      	bls.n	80008ba <__udivmoddi4+0x2ca>
 80007ba:	3b02      	subs	r3, #2
 80007bc:	443c      	add	r4, r7
 80007be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007c2:	eba4 040c 	sub.w	r4, r4, ip
 80007c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007ca:	4564      	cmp	r4, ip
 80007cc:	4673      	mov	r3, lr
 80007ce:	46e1      	mov	r9, ip
 80007d0:	d362      	bcc.n	8000898 <__udivmoddi4+0x2a8>
 80007d2:	d05f      	beq.n	8000894 <__udivmoddi4+0x2a4>
 80007d4:	b15d      	cbz	r5, 80007ee <__udivmoddi4+0x1fe>
 80007d6:	ebb8 0203 	subs.w	r2, r8, r3
 80007da:	eb64 0409 	sbc.w	r4, r4, r9
 80007de:	fa04 f606 	lsl.w	r6, r4, r6
 80007e2:	fa22 f301 	lsr.w	r3, r2, r1
 80007e6:	431e      	orrs	r6, r3
 80007e8:	40cc      	lsrs	r4, r1
 80007ea:	e9c5 6400 	strd	r6, r4, [r5]
 80007ee:	2100      	movs	r1, #0
 80007f0:	e74f      	b.n	8000692 <__udivmoddi4+0xa2>
 80007f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80007f6:	0c01      	lsrs	r1, r0, #16
 80007f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000802:	463b      	mov	r3, r7
 8000804:	4638      	mov	r0, r7
 8000806:	463c      	mov	r4, r7
 8000808:	46b8      	mov	r8, r7
 800080a:	46be      	mov	lr, r7
 800080c:	2620      	movs	r6, #32
 800080e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000812:	eba2 0208 	sub.w	r2, r2, r8
 8000816:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800081a:	e766      	b.n	80006ea <__udivmoddi4+0xfa>
 800081c:	4601      	mov	r1, r0
 800081e:	e718      	b.n	8000652 <__udivmoddi4+0x62>
 8000820:	4610      	mov	r0, r2
 8000822:	e72c      	b.n	800067e <__udivmoddi4+0x8e>
 8000824:	f1c6 0220 	rsb	r2, r6, #32
 8000828:	fa2e f302 	lsr.w	r3, lr, r2
 800082c:	40b7      	lsls	r7, r6
 800082e:	40b1      	lsls	r1, r6
 8000830:	fa20 f202 	lsr.w	r2, r0, r2
 8000834:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000838:	430a      	orrs	r2, r1
 800083a:	fbb3 f8fe 	udiv	r8, r3, lr
 800083e:	b2bc      	uxth	r4, r7
 8000840:	fb0e 3318 	mls	r3, lr, r8, r3
 8000844:	0c11      	lsrs	r1, r2, #16
 8000846:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800084a:	fb08 f904 	mul.w	r9, r8, r4
 800084e:	40b0      	lsls	r0, r6
 8000850:	4589      	cmp	r9, r1
 8000852:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000856:	b280      	uxth	r0, r0
 8000858:	d93e      	bls.n	80008d8 <__udivmoddi4+0x2e8>
 800085a:	1879      	adds	r1, r7, r1
 800085c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000860:	d201      	bcs.n	8000866 <__udivmoddi4+0x276>
 8000862:	4589      	cmp	r9, r1
 8000864:	d81f      	bhi.n	80008a6 <__udivmoddi4+0x2b6>
 8000866:	eba1 0109 	sub.w	r1, r1, r9
 800086a:	fbb1 f9fe 	udiv	r9, r1, lr
 800086e:	fb09 f804 	mul.w	r8, r9, r4
 8000872:	fb0e 1119 	mls	r1, lr, r9, r1
 8000876:	b292      	uxth	r2, r2
 8000878:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800087c:	4542      	cmp	r2, r8
 800087e:	d229      	bcs.n	80008d4 <__udivmoddi4+0x2e4>
 8000880:	18ba      	adds	r2, r7, r2
 8000882:	f109 31ff 	add.w	r1, r9, #4294967295
 8000886:	d2c4      	bcs.n	8000812 <__udivmoddi4+0x222>
 8000888:	4542      	cmp	r2, r8
 800088a:	d2c2      	bcs.n	8000812 <__udivmoddi4+0x222>
 800088c:	f1a9 0102 	sub.w	r1, r9, #2
 8000890:	443a      	add	r2, r7
 8000892:	e7be      	b.n	8000812 <__udivmoddi4+0x222>
 8000894:	45f0      	cmp	r8, lr
 8000896:	d29d      	bcs.n	80007d4 <__udivmoddi4+0x1e4>
 8000898:	ebbe 0302 	subs.w	r3, lr, r2
 800089c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008a0:	3801      	subs	r0, #1
 80008a2:	46e1      	mov	r9, ip
 80008a4:	e796      	b.n	80007d4 <__udivmoddi4+0x1e4>
 80008a6:	eba7 0909 	sub.w	r9, r7, r9
 80008aa:	4449      	add	r1, r9
 80008ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80008b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008b4:	fb09 f804 	mul.w	r8, r9, r4
 80008b8:	e7db      	b.n	8000872 <__udivmoddi4+0x282>
 80008ba:	4673      	mov	r3, lr
 80008bc:	e77f      	b.n	80007be <__udivmoddi4+0x1ce>
 80008be:	4650      	mov	r0, sl
 80008c0:	e766      	b.n	8000790 <__udivmoddi4+0x1a0>
 80008c2:	4608      	mov	r0, r1
 80008c4:	e6fd      	b.n	80006c2 <__udivmoddi4+0xd2>
 80008c6:	443b      	add	r3, r7
 80008c8:	3a02      	subs	r2, #2
 80008ca:	e733      	b.n	8000734 <__udivmoddi4+0x144>
 80008cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008d0:	443b      	add	r3, r7
 80008d2:	e71c      	b.n	800070e <__udivmoddi4+0x11e>
 80008d4:	4649      	mov	r1, r9
 80008d6:	e79c      	b.n	8000812 <__udivmoddi4+0x222>
 80008d8:	eba1 0109 	sub.w	r1, r1, r9
 80008dc:	46c4      	mov	ip, r8
 80008de:	fbb1 f9fe 	udiv	r9, r1, lr
 80008e2:	fb09 f804 	mul.w	r8, r9, r4
 80008e6:	e7c4      	b.n	8000872 <__udivmoddi4+0x282>

080008e8 <__aeabi_idiv0>:
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af02      	add	r7, sp, #8
 80008f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80008f8:	2334      	movs	r3, #52	@ 0x34
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	4a16      	ldr	r2, [pc, #88]	@ (800095c <tx_application_define+0x70>)
 8000902:	4917      	ldr	r1, [pc, #92]	@ (8000960 <tx_application_define+0x74>)
 8000904:	4817      	ldr	r0, [pc, #92]	@ (8000964 <tx_application_define+0x78>)
 8000906:	f017 fb21 	bl	8017f4c <_txe_byte_pool_create>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10a      	bne.n	8000926 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000910:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <tx_application_define+0x78>)
 8000912:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000914:	68b8      	ldr	r0, [r7, #8]
 8000916:	f000 f8f3 	bl	8000b00 <App_ThreadX_Init>
 800091a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000922:	bf00      	nop
 8000924:	e7fd      	b.n	8000922 <tx_application_define+0x36>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&nx_app_byte_pool, "Nx App memory pool", nx_byte_pool_buffer, NX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000926:	2334      	movs	r3, #52	@ 0x34
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800092e:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <tx_application_define+0x7c>)
 8000930:	490e      	ldr	r1, [pc, #56]	@ (800096c <tx_application_define+0x80>)
 8000932:	480f      	ldr	r0, [pc, #60]	@ (8000970 <tx_application_define+0x84>)
 8000934:	f017 fb0a 	bl	8017f4c <_txe_byte_pool_create>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d10a      	bne.n	8000954 <tx_application_define+0x68>
  {
    /* USER CODE BEGIN NX_Byte_Pool_Success */

    /* USER CODE END NX_Byte_Pool_Success */

    memory_ptr = (VOID *)&nx_app_byte_pool;
 800093e:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <tx_application_define+0x84>)
 8000940:	60bb      	str	r3, [r7, #8]
    status = MX_NetXDuo_Init(memory_ptr);
 8000942:	68b8      	ldr	r0, [r7, #8]
 8000944:	f017 fc94 	bl	8018270 <MX_NetXDuo_Init>
 8000948:	60f8      	str	r0, [r7, #12]
    if (status != NX_SUCCESS)
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <tx_application_define+0x68>
    {
      /* USER CODE BEGIN  MX_NetXDuo_Init_Error */
      while(1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <tx_application_define+0x64>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000954:	bf00      	nop
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	24000108 	.word	0x24000108
 8000960:	08019830 	.word	0x08019830
 8000964:	24000508 	.word	0x24000508
 8000968:	30000100 	.word	0x30000100
 800096c:	08019844 	.word	0x08019844
 8000970:	2400053c 	.word	0x2400053c

08000974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000978:	4b49      	ldr	r3, [pc, #292]	@ (8000aa0 <SystemInit+0x12c>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800097e:	4a48      	ldr	r2, [pc, #288]	@ (8000aa0 <SystemInit+0x12c>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000988:	4b45      	ldr	r3, [pc, #276]	@ (8000aa0 <SystemInit+0x12c>)
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	4a44      	ldr	r2, [pc, #272]	@ (8000aa0 <SystemInit+0x12c>)
 800098e:	f043 0310 	orr.w	r3, r3, #16
 8000992:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000994:	4b43      	ldr	r3, [pc, #268]	@ (8000aa4 <SystemInit+0x130>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f003 030f 	and.w	r3, r3, #15
 800099c:	2b06      	cmp	r3, #6
 800099e:	d807      	bhi.n	80009b0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009a0:	4b40      	ldr	r3, [pc, #256]	@ (8000aa4 <SystemInit+0x130>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f023 030f 	bic.w	r3, r3, #15
 80009a8:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa4 <SystemInit+0x130>)
 80009aa:	f043 0307 	orr.w	r3, r3, #7
 80009ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80009b0:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa8 <SystemInit+0x134>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a3c      	ldr	r2, [pc, #240]	@ (8000aa8 <SystemInit+0x134>)
 80009b6:	f043 0301 	orr.w	r3, r3, #1
 80009ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009bc:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa8 <SystemInit+0x134>)
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80009c2:	4b39      	ldr	r3, [pc, #228]	@ (8000aa8 <SystemInit+0x134>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	4938      	ldr	r1, [pc, #224]	@ (8000aa8 <SystemInit+0x134>)
 80009c8:	4b38      	ldr	r3, [pc, #224]	@ (8000aac <SystemInit+0x138>)
 80009ca:	4013      	ands	r3, r2
 80009cc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009ce:	4b35      	ldr	r3, [pc, #212]	@ (8000aa4 <SystemInit+0x130>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f003 0308 	and.w	r3, r3, #8
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d007      	beq.n	80009ea <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009da:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <SystemInit+0x130>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f023 030f 	bic.w	r3, r3, #15
 80009e2:	4a30      	ldr	r2, [pc, #192]	@ (8000aa4 <SystemInit+0x130>)
 80009e4:	f043 0307 	orr.w	r3, r3, #7
 80009e8:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80009ea:	4b2f      	ldr	r3, [pc, #188]	@ (8000aa8 <SystemInit+0x134>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80009f0:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa8 <SystemInit+0x134>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80009f6:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa8 <SystemInit+0x134>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80009fc:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa8 <SystemInit+0x134>)
 80009fe:	4a2c      	ldr	r2, [pc, #176]	@ (8000ab0 <SystemInit+0x13c>)
 8000a00:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a02:	4b29      	ldr	r3, [pc, #164]	@ (8000aa8 <SystemInit+0x134>)
 8000a04:	4a2b      	ldr	r2, [pc, #172]	@ (8000ab4 <SystemInit+0x140>)
 8000a06:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a08:	4b27      	ldr	r3, [pc, #156]	@ (8000aa8 <SystemInit+0x134>)
 8000a0a:	4a2b      	ldr	r2, [pc, #172]	@ (8000ab8 <SystemInit+0x144>)
 8000a0c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a0e:	4b26      	ldr	r3, [pc, #152]	@ (8000aa8 <SystemInit+0x134>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a14:	4b24      	ldr	r3, [pc, #144]	@ (8000aa8 <SystemInit+0x134>)
 8000a16:	4a28      	ldr	r2, [pc, #160]	@ (8000ab8 <SystemInit+0x144>)
 8000a18:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a1a:	4b23      	ldr	r3, [pc, #140]	@ (8000aa8 <SystemInit+0x134>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a20:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <SystemInit+0x134>)
 8000a22:	4a25      	ldr	r2, [pc, #148]	@ (8000ab8 <SystemInit+0x144>)
 8000a24:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a26:	4b20      	ldr	r3, [pc, #128]	@ (8000aa8 <SystemInit+0x134>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa8 <SystemInit+0x134>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a1d      	ldr	r2, [pc, #116]	@ (8000aa8 <SystemInit+0x134>)
 8000a32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a38:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <SystemInit+0x134>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000abc <SystemInit+0x148>)
 8000a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a42:	4a1e      	ldr	r2, [pc, #120]	@ (8000abc <SystemInit+0x148>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a48:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <SystemInit+0x14c>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac4 <SystemInit+0x150>)
 8000a50:	4013      	ands	r3, r2
 8000a52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a56:	d202      	bcs.n	8000a5e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <SystemInit+0x154>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a5e:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <SystemInit+0x134>)
 8000a60:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d113      	bne.n	8000a94 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <SystemInit+0x134>)
 8000a6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a72:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <SystemInit+0x134>)
 8000a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <SystemInit+0x158>)
 8000a7e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a82:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <SystemInit+0x134>)
 8000a86:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a8a:	4a07      	ldr	r2, [pc, #28]	@ (8000aa8 <SystemInit+0x134>)
 8000a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a90:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00
 8000aa4:	52002000 	.word	0x52002000
 8000aa8:	58024400 	.word	0x58024400
 8000aac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ab0:	02020200 	.word	0x02020200
 8000ab4:	01ff0000 	.word	0x01ff0000
 8000ab8:	01010280 	.word	0x01010280
 8000abc:	580000c0 	.word	0x580000c0
 8000ac0:	5c001000 	.word	0x5c001000
 8000ac4:	ffff0000 	.word	0xffff0000
 8000ac8:	51008108 	.word	0x51008108
 8000acc:	52004000 	.word	0x52004000

08000ad0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ada:	f023 0302 	bic.w	r3, r3, #2
 8000ade:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ae0:	bf00      	nop
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <ExitRun0Mode+0x2c>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0f9      	beq.n	8000ae2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	58024800 	.word	0x58024800

08000b00 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN App_ThreadX_Init */

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000b1e:	f015 fbb5 	bl	801628c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000b30:	1d39      	adds	r1, r7, #4
 8000b32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b36:	2201      	movs	r2, #1
 8000b38:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <__io_putchar+0x20>)
 8000b3a:	f006 faab 	bl	8007094 <HAL_UART_Transmit>

  return ch;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	24000658 	.word	0x24000658

08000b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b52:	f000 fa25 	bl	8000fa0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b56:	4b4d      	ldr	r3, [pc, #308]	@ (8000c8c <main+0x140>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d11b      	bne.n	8000b9a <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b62:	f3bf 8f4f 	dsb	sy
}
 8000b66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b68:	f3bf 8f6f 	isb	sy
}
 8000b6c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000b6e:	4b47      	ldr	r3, [pc, #284]	@ (8000c8c <main+0x140>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000b76:	f3bf 8f4f 	dsb	sy
}
 8000b7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b7c:	f3bf 8f6f 	isb	sy
}
 8000b80:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b82:	4b42      	ldr	r3, [pc, #264]	@ (8000c8c <main+0x140>)
 8000b84:	695b      	ldr	r3, [r3, #20]
 8000b86:	4a41      	ldr	r2, [pc, #260]	@ (8000c8c <main+0x140>)
 8000b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b8c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b8e:	f3bf 8f4f 	dsb	sy
}
 8000b92:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b94:	f3bf 8f6f 	isb	sy
}
 8000b98:	e000      	b.n	8000b9c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b9a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000b9c:	4b3b      	ldr	r3, [pc, #236]	@ (8000c8c <main+0x140>)
 8000b9e:	695b      	ldr	r3, [r3, #20]
 8000ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d138      	bne.n	8000c1a <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000ba8:	4b38      	ldr	r3, [pc, #224]	@ (8000c8c <main+0x140>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000bb0:	f3bf 8f4f 	dsb	sy
}
 8000bb4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000bb6:	4b35      	ldr	r3, [pc, #212]	@ (8000c8c <main+0x140>)
 8000bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000bbc:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	0b5b      	lsrs	r3, r3, #13
 8000bc2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000bc6:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bd0:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	015a      	lsls	r2, r3, #5
 8000bd6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000bda:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000bdc:	68ba      	ldr	r2, [r7, #8]
 8000bde:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000be0:	492a      	ldr	r1, [pc, #168]	@ (8000c8c <main+0x140>)
 8000be2:	4313      	orrs	r3, r2
 8000be4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	60ba      	str	r2, [r7, #8]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1ef      	bne.n	8000bd2 <main+0x86>
    } while(sets-- != 0U);
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	1e5a      	subs	r2, r3, #1
 8000bf6:	60fa      	str	r2, [r7, #12]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1e5      	bne.n	8000bc8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000bfc:	f3bf 8f4f 	dsb	sy
}
 8000c00:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000c02:	4b22      	ldr	r3, [pc, #136]	@ (8000c8c <main+0x140>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	4a21      	ldr	r2, [pc, #132]	@ (8000c8c <main+0x140>)
 8000c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c0c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c0e:	f3bf 8f4f 	dsb	sy
}
 8000c12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c14:	f3bf 8f6f 	isb	sy
}
 8000c18:	e000      	b.n	8000c1c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c1a:	bf00      	nop
//#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1c:	f000 fe68 	bl	80018f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c20:	f000 f838 	bl	8000c94 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c24:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <main+0x144>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2a:	4a19      	ldr	r2, [pc, #100]	@ (8000c90 <main+0x144>)
 8000c2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c34:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <main+0x144>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c42:	2000      	movs	r0, #0
 8000c44:	f003 f832 	bl	8003cac <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c48:	2100      	movs	r1, #0
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f003 f848 	bl	8003ce0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c54:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c56:	bf00      	nop
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <main+0x144>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d104      	bne.n	8000c6e <main+0x122>
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	1e5a      	subs	r2, r3, #1
 8000c68:	617a      	str	r2, [r7, #20]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	dcf4      	bgt.n	8000c58 <main+0x10c>
if ( timeout < 0 )
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	da01      	bge.n	8000c78 <main+0x12c>
{
Error_Handler();
 8000c74:	f000 f9e6 	bl	8001044 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c78:	f000 f91e 	bl	8000eb8 <MX_GPIO_Init>
  MX_ETH_Init();
 8000c7c:	f000 f884 	bl	8000d88 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000c80:	f000 f8ce 	bl	8000e20 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_ThreadX_Init();
 8000c84:	f7ff ff49 	bl	8000b1a <MX_ThreadX_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <main+0x13c>
 8000c8c:	e000ed00 	.word	0xe000ed00
 8000c90:	58024400 	.word	0x58024400

08000c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b09c      	sub	sp, #112	@ 0x70
 8000c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	224c      	movs	r2, #76	@ 0x4c
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f017 ffa4 	bl	8018bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2220      	movs	r2, #32
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f017 ff9e 	bl	8018bf0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000cb4:	2004      	movs	r0, #4
 8000cb6:	f003 f827 	bl	8003d08 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cba:	2300      	movs	r3, #0
 8000cbc:	603b      	str	r3, [r7, #0]
 8000cbe:	4b30      	ldr	r3, [pc, #192]	@ (8000d80 <SystemClock_Config+0xec>)
 8000cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cc2:	4a2f      	ldr	r2, [pc, #188]	@ (8000d80 <SystemClock_Config+0xec>)
 8000cc4:	f023 0301 	bic.w	r3, r3, #1
 8000cc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cca:	4b2d      	ldr	r3, [pc, #180]	@ (8000d80 <SystemClock_Config+0xec>)
 8000ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d84 <SystemClock_Config+0xf0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4a2a      	ldr	r2, [pc, #168]	@ (8000d84 <SystemClock_Config+0xf0>)
 8000cda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cde:	6193      	str	r3, [r2, #24]
 8000ce0:	4b28      	ldr	r3, [pc, #160]	@ (8000d84 <SystemClock_Config+0xf0>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ce8:	603b      	str	r3, [r7, #0]
 8000cea:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cec:	bf00      	nop
 8000cee:	4b25      	ldr	r3, [pc, #148]	@ (8000d84 <SystemClock_Config+0xf0>)
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cfa:	d1f8      	bne.n	8000cee <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d06:	2302      	movs	r3, #2
 8000d08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000d0e:	2305      	movs	r3, #5
 8000d10:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000d12:	23a0      	movs	r3, #160	@ 0xa0
 8000d14:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d16:	2302      	movs	r3, #2
 8000d18:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d1a:	2304      	movs	r3, #4
 8000d1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 4;
 8000d1e:	2304      	movs	r3, #4
 8000d20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000d22:	2308      	movs	r3, #8
 8000d24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 f842 	bl	8003dbc <HAL_RCC_OscConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d3e:	f000 f981 	bl	8001044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d42:	233f      	movs	r3, #63	@ 0x3f
 8000d44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d46:	2303      	movs	r3, #3
 8000d48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000d4e:	2308      	movs	r3, #8
 8000d50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d52:	2340      	movs	r3, #64	@ 0x40
 8000d54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d56:	2340      	movs	r3, #64	@ 0x40
 8000d58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d5e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d60:	2340      	movs	r3, #64	@ 0x40
 8000d62:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	2102      	movs	r1, #2
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f003 fc81 	bl	8004670 <HAL_RCC_ClockConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000d74:	f000 f966 	bl	8001044 <Error_Handler>
  }
}
 8000d78:	bf00      	nop
 8000d7a:	3770      	adds	r7, #112	@ 0x70
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	58000400 	.word	0x58000400
 8000d84:	58024800 	.word	0x58024800

08000d88 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8000e0c <MX_ETH_Init+0x84>)
 8000d90:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000d92:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000d9a:	2280      	movs	r2, #128	@ 0x80
 8000d9c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000da0:	22e1      	movs	r2, #225	@ 0xe1
 8000da2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000db0:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000db6:	4b14      	ldr	r3, [pc, #80]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000db8:	4a15      	ldr	r2, [pc, #84]	@ (8000e10 <MX_ETH_Init+0x88>)
 8000dba:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000dc4:	4a13      	ldr	r2, [pc, #76]	@ (8000e14 <MX_ETH_Init+0x8c>)
 8000dc6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000dca:	4a13      	ldr	r2, [pc, #76]	@ (8000e18 <MX_ETH_Init+0x90>)
 8000dcc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000dd0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8000dd4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000dd6:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <MX_ETH_Init+0x80>)
 8000dd8:	f000 ff70 	bl	8001cbc <HAL_ETH_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000de2:	f000 f92f 	bl	8001044 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000de6:	2238      	movs	r2, #56	@ 0x38
 8000de8:	2100      	movs	r1, #0
 8000dea:	480c      	ldr	r0, [pc, #48]	@ (8000e1c <MX_ETH_Init+0x94>)
 8000dec:	f017 ff00 	bl	8018bf0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <MX_ETH_Init+0x94>)
 8000df2:	2221      	movs	r2, #33	@ 0x21
 8000df4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <MX_ETH_Init+0x94>)
 8000df8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000dfc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <MX_ETH_Init+0x94>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	240005a8 	.word	0x240005a8
 8000e0c:	40028000 	.word	0x40028000
 8000e10:	240006ec 	.word	0x240006ec
 8000e14:	30000080 	.word	0x30000080
 8000e18:	30000000 	.word	0x30000000
 8000e1c:	24000570 	.word	0x24000570

08000e20 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e24:	4b22      	ldr	r3, [pc, #136]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e26:	4a23      	ldr	r2, [pc, #140]	@ (8000eb4 <MX_USART3_UART_Init+0x94>)
 8000e28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e2a:	4b21      	ldr	r3, [pc, #132]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e32:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e38:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e44:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e46:	220c      	movs	r2, #12
 8000e48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4a:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e50:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e56:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e5c:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e62:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e68:	4811      	ldr	r0, [pc, #68]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e6a:	f006 f8c3 	bl	8006ff4 <HAL_UART_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e74:	f000 f8e6 	bl	8001044 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e78:	2100      	movs	r1, #0
 8000e7a:	480d      	ldr	r0, [pc, #52]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e7c:	f007 f959 	bl	8008132 <HAL_UARTEx_SetTxFifoThreshold>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e86:	f000 f8dd 	bl	8001044 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4808      	ldr	r0, [pc, #32]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e8e:	f007 f98e 	bl	80081ae <HAL_UARTEx_SetRxFifoThreshold>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e98:	f000 f8d4 	bl	8001044 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e9c:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <MX_USART3_UART_Init+0x90>)
 8000e9e:	f007 f90f 	bl	80080c0 <HAL_UARTEx_DisableFifoMode>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ea8:	f000 f8cc 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	24000658 	.word	0x24000658
 8000eb4:	40004800 	.word	0x40004800

08000eb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b089      	sub	sp, #36	@ 0x24
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ebe:	4b37      	ldr	r3, [pc, #220]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec4:	4a35      	ldr	r2, [pc, #212]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ece:	4b33      	ldr	r3, [pc, #204]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ed8:	61fb      	str	r3, [r7, #28]
 8000eda:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000edc:	4b2f      	ldr	r3, [pc, #188]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee2:	4a2e      	ldr	r2, [pc, #184]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000ee4:	f043 0310 	orr.w	r3, r3, #16
 8000ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eec:	4b2b      	ldr	r3, [pc, #172]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef2:	f003 0310 	and.w	r3, r3, #16
 8000ef6:	61bb      	str	r3, [r7, #24]
 8000ef8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000efa:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f00:	4a26      	ldr	r2, [pc, #152]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0a:	4b24      	ldr	r3, [pc, #144]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f14:	617b      	str	r3, [r7, #20]
 8000f16:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f18:	4b20      	ldr	r3, [pc, #128]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f28:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3c:	4a17      	ldr	r2, [pc, #92]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f46:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a10      	ldr	r2, [pc, #64]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	4a08      	ldr	r2, [pc, #32]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f7a:	f043 0302 	orr.w	r3, r3, #2
 8000f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <MX_GPIO_Init+0xe4>)
 8000f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f90:	bf00      	nop
 8000f92:	3724      	adds	r7, #36	@ 0x24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	58024400 	.word	0x58024400

08000fa0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fb2:	f000 fdf9 	bl	8001ba8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000fc2:	231f      	movs	r3, #31
 8000fc4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fc6:	2387      	movs	r3, #135	@ 0x87
 8000fc8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 fe17 	bl	8001c18 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000fea:	2301      	movs	r3, #1
 8000fec:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8000fee:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000ff2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8000ff4:	2310      	movs	r3, #16
 8000ff6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001000:	2303      	movs	r3, #3
 8001002:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001008:	463b      	mov	r3, r7
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fe04 	bl	8001c18 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001010:	2004      	movs	r0, #4
 8001012:	f000 fde1 	bl	8001bd8 <HAL_MPU_Enable>

}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a04      	ldr	r2, [pc, #16]	@ (8001040 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d101      	bne.n	8001036 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001032:	f000 fc99 	bl	8001968 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40001000 	.word	0x40001000

08001044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
}
 800104a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <Error_Handler+0x8>

08001050 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_MspInit+0x30>)
 8001058:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800105c:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <HAL_MspInit+0x30>)
 800105e:	f043 0302 	orr.w	r3, r3, #2
 8001062:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001066:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <HAL_MspInit+0x30>)
 8001068:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	58024400 	.word	0x58024400

08001084 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b092      	sub	sp, #72	@ 0x48
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a8b      	ldr	r2, [pc, #556]	@ (80012d0 <HAL_ETH_MspInit+0x24c>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	f040 8110 	bne.w	80012c8 <HAL_ETH_MspInit+0x244>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80010a8:	4b8a      	ldr	r3, [pc, #552]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010ae:	4a89      	ldr	r2, [pc, #548]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010b4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010b8:	4b86      	ldr	r3, [pc, #536]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80010c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80010c6:	4b83      	ldr	r3, [pc, #524]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010cc:	4a81      	ldr	r2, [pc, #516]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010d2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010d6:	4b7f      	ldr	r3, [pc, #508]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80010e4:	4b7b      	ldr	r3, [pc, #492]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010ea:	4a7a      	ldr	r2, [pc, #488]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010f4:	4b77      	ldr	r3, [pc, #476]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80010f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001100:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001102:	4b74      	ldr	r3, [pc, #464]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001108:	4a72      	ldr	r2, [pc, #456]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800110a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800110e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001112:	4b70      	ldr	r3, [pc, #448]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
 800111e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001120:	4b6c      	ldr	r3, [pc, #432]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001122:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001126:	4a6b      	ldr	r2, [pc, #428]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001128:	f043 0310 	orr.w	r3, r3, #16
 800112c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001130:	4b68      	ldr	r3, [pc, #416]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001136:	f003 0310 	and.w	r3, r3, #16
 800113a:	623b      	str	r3, [r7, #32]
 800113c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800113e:	4b65      	ldr	r3, [pc, #404]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001144:	4a63      	ldr	r2, [pc, #396]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800114a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800114e:	4b61      	ldr	r3, [pc, #388]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001158:	61fb      	str	r3, [r7, #28]
 800115a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800115c:	4b5d      	ldr	r3, [pc, #372]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800115e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001162:	4a5c      	ldr	r2, [pc, #368]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800116c:	4b59      	ldr	r3, [pc, #356]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800116e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001172:	f003 0304 	and.w	r3, r3, #4
 8001176:	61bb      	str	r3, [r7, #24]
 8001178:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800117a:	4b56      	ldr	r3, [pc, #344]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800117c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001180:	4a54      	ldr	r2, [pc, #336]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 8001182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001186:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800118a:	4b52      	ldr	r3, [pc, #328]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800118c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001190:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001194:	617b      	str	r3, [r7, #20]
 8001196:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001198:	4b4e      	ldr	r3, [pc, #312]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 800119a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800119e:	4a4d      	ldr	r2, [pc, #308]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011a8:	4b4a      	ldr	r3, [pc, #296]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80011aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	4b47      	ldr	r3, [pc, #284]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80011b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011bc:	4a45      	ldr	r2, [pc, #276]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80011be:	f043 0302 	orr.w	r3, r3, #2
 80011c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011c6:	4b43      	ldr	r3, [pc, #268]	@ (80012d4 <HAL_ETH_MspInit+0x250>)
 80011c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 80011d4:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80011d8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	2303      	movs	r3, #3
 80011e4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011e6:	230b      	movs	r3, #11
 80011e8:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011ee:	4619      	mov	r1, r3
 80011f0:	4839      	ldr	r0, [pc, #228]	@ (80012d8 <HAL_ETH_MspInit+0x254>)
 80011f2:	f002 fbab 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 80011f6:	2304      	movs	r3, #4
 80011f8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001206:	230b      	movs	r3, #11
 8001208:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 800120a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800120e:	4619      	mov	r1, r3
 8001210:	4832      	ldr	r0, [pc, #200]	@ (80012dc <HAL_ETH_MspInit+0x258>)
 8001212:	f002 fb9b 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 8001216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800121a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001228:	230b      	movs	r3, #11
 800122a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001230:	4619      	mov	r1, r3
 8001232:	482b      	ldr	r0, [pc, #172]	@ (80012e0 <HAL_ETH_MspInit+0x25c>)
 8001234:	f002 fb8a 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8001238:	233e      	movs	r3, #62	@ 0x3e
 800123a:	637b      	str	r3, [r7, #52]	@ 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001248:	230b      	movs	r3, #11
 800124a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001250:	4619      	mov	r1, r3
 8001252:	4824      	ldr	r0, [pc, #144]	@ (80012e4 <HAL_ETH_MspInit+0x260>)
 8001254:	f002 fb7a 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 8001258:	230c      	movs	r3, #12
 800125a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001264:	2303      	movs	r3, #3
 8001266:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001268:	230b      	movs	r3, #11
 800126a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800126c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001270:	4619      	mov	r1, r3
 8001272:	481d      	ldr	r0, [pc, #116]	@ (80012e8 <HAL_ETH_MspInit+0x264>)
 8001274:	f002 fb6a 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 8001278:	2386      	movs	r3, #134	@ 0x86
 800127a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001288:	230b      	movs	r3, #11
 800128a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001290:	4619      	mov	r1, r3
 8001292:	4816      	ldr	r0, [pc, #88]	@ (80012ec <HAL_ETH_MspInit+0x268>)
 8001294:	f002 fb5a 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 8001298:	2303      	movs	r3, #3
 800129a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a4:	2303      	movs	r3, #3
 80012a6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012a8:	230b      	movs	r3, #11
 80012aa:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ac:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012b0:	4619      	mov	r1, r3
 80012b2:	480f      	ldr	r0, [pc, #60]	@ (80012f0 <HAL_ETH_MspInit+0x26c>)
 80012b4:	f002 fb4a 	bl	800394c <HAL_GPIO_Init>

    /* ETH interrupt Init */
    HAL_NVIC_SetPriority(ETH_IRQn, 7, 0);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2107      	movs	r1, #7
 80012bc:	203d      	movs	r0, #61	@ 0x3d
 80012be:	f000 fc4b 	bl	8001b58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80012c2:	203d      	movs	r0, #61	@ 0x3d
 80012c4:	f000 fc62 	bl	8001b8c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80012c8:	bf00      	nop
 80012ca:	3748      	adds	r7, #72	@ 0x48
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40028000 	.word	0x40028000
 80012d4:	58024400 	.word	0x58024400
 80012d8:	58021800 	.word	0x58021800
 80012dc:	58021000 	.word	0x58021000
 80012e0:	58022000 	.word	0x58022000
 80012e4:	58020800 	.word	0x58020800
 80012e8:	58021c00 	.word	0x58021c00
 80012ec:	58020000 	.word	0x58020000
 80012f0:	58020400 	.word	0x58020400

080012f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0ba      	sub	sp, #232	@ 0xe8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800130c:	f107 0310 	add.w	r3, r7, #16
 8001310:	22c0      	movs	r2, #192	@ 0xc0
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f017 fc6b 	bl	8018bf0 <memset>
  if(huart->Instance==USART3)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a27      	ldr	r2, [pc, #156]	@ (80013bc <HAL_UART_MspInit+0xc8>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d146      	bne.n	80013b2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001324:	f04f 0202 	mov.w	r2, #2
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001330:	2300      	movs	r3, #0
 8001332:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	4618      	mov	r0, r3
 800133c:	f003 fd66 	bl	8004e0c <HAL_RCCEx_PeriphCLKConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001346:	f7ff fe7d 	bl	8001044 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800134a:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 800134c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001350:	4a1b      	ldr	r2, [pc, #108]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 8001352:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001356:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800135a:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 800135c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001360:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001368:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 800136a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136e:	4a14      	ldr	r2, [pc, #80]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <HAL_UART_MspInit+0xcc>)
 800137a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	60bb      	str	r3, [r7, #8]
 8001384:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001386:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800138a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2300      	movs	r3, #0
 800139c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013a0:	2307      	movs	r3, #7
 80013a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <HAL_UART_MspInit+0xd0>)
 80013ae:	f002 facd 	bl	800394c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80013b2:	bf00      	nop
 80013b4:	37e8      	adds	r7, #232	@ 0xe8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40004800 	.word	0x40004800
 80013c0:	58024400 	.word	0x58024400
 80013c4:	58020400 	.word	0x58020400

080013c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b090      	sub	sp, #64	@ 0x40
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b0f      	cmp	r3, #15
 80013d4:	d827      	bhi.n	8001426 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	6879      	ldr	r1, [r7, #4]
 80013da:	2036      	movs	r0, #54	@ 0x36
 80013dc:	f000 fbbc 	bl	8001b58 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013e0:	2036      	movs	r0, #54	@ 0x36
 80013e2:	f000 fbd3 	bl	8001b8c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80013e6:	4a29      	ldr	r2, [pc, #164]	@ (800148c <HAL_InitTick+0xc4>)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013ec:	4b28      	ldr	r3, [pc, #160]	@ (8001490 <HAL_InitTick+0xc8>)
 80013ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013f2:	4a27      	ldr	r2, [pc, #156]	@ (8001490 <HAL_InitTick+0xc8>)
 80013f4:	f043 0310 	orr.w	r3, r3, #16
 80013f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013fc:	4b24      	ldr	r3, [pc, #144]	@ (8001490 <HAL_InitTick+0xc8>)
 80013fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800140a:	f107 0210 	add.w	r2, r7, #16
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4611      	mov	r1, r2
 8001414:	4618      	mov	r0, r3
 8001416:	f003 fcb7 	bl	8004d88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800141a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800141e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001420:	2b00      	cmp	r3, #0
 8001422:	d106      	bne.n	8001432 <HAL_InitTick+0x6a>
 8001424:	e001      	b.n	800142a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e02b      	b.n	8001482 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800142a:	f003 fc81 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 800142e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001430:	e004      	b.n	800143c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001432:	f003 fc7d 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 8001436:	4603      	mov	r3, r0
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800143c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800143e:	4a15      	ldr	r2, [pc, #84]	@ (8001494 <HAL_InitTick+0xcc>)
 8001440:	fba2 2303 	umull	r2, r3, r2, r3
 8001444:	0c9b      	lsrs	r3, r3, #18
 8001446:	3b01      	subs	r3, #1
 8001448:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800144a:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <HAL_InitTick+0xd0>)
 800144c:	4a13      	ldr	r2, [pc, #76]	@ (800149c <HAL_InitTick+0xd4>)
 800144e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <HAL_InitTick+0xd0>)
 8001452:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001456:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001458:	4a0f      	ldr	r2, [pc, #60]	@ (8001498 <HAL_InitTick+0xd0>)
 800145a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800145c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <HAL_InitTick+0xd0>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <HAL_InitTick+0xd0>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800146a:	480b      	ldr	r0, [pc, #44]	@ (8001498 <HAL_InitTick+0xd0>)
 800146c:	f005 fafa 	bl	8006a64 <HAL_TIM_Base_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d104      	bne.n	8001480 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001476:	4808      	ldr	r0, [pc, #32]	@ (8001498 <HAL_InitTick+0xd0>)
 8001478:	f005 fb56 	bl	8006b28 <HAL_TIM_Base_Start_IT>
 800147c:	4603      	mov	r3, r0
 800147e:	e000      	b.n	8001482 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
}
 8001482:	4618      	mov	r0, r3
 8001484:	3740      	adds	r7, #64	@ 0x40
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	24000008 	.word	0x24000008
 8001490:	58024400 	.word	0x58024400
 8001494:	431bde83 	.word	0x431bde83
 8001498:	240006f4 	.word	0x240006f4
 800149c:	40001000 	.word	0x40001000

080014a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <NMI_Handler+0x4>

080014a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <HardFault_Handler+0x4>

080014b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <MemManage_Handler+0x4>

080014b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <BusFault_Handler+0x4>

080014c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <UsageFault_Handler+0x4>

080014c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <TIM6_DAC_IRQHandler+0x10>)
 80014de:	f005 fb9b 	bl	8006c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	240006f4 	.word	0x240006f4

080014ec <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80014f0:	4802      	ldr	r0, [pc, #8]	@ (80014fc <ETH_IRQHandler+0x10>)
 80014f2:	f000 ff8f 	bl	8002414 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	240005a8 	.word	0x240005a8

08001500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return 1;
 8001504:	2301      	movs	r3, #1
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_kill>:

int _kill(int pid, int sig)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800151a:	f017 fbb7 	bl	8018c8c <__errno>
 800151e:	4603      	mov	r3, r0
 8001520:	2216      	movs	r2, #22
 8001522:	601a      	str	r2, [r3, #0]
  return -1;
 8001524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <_exit>:

void _exit (int status)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001538:	f04f 31ff 	mov.w	r1, #4294967295
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ffe7 	bl	8001510 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001542:	bf00      	nop
 8001544:	e7fd      	b.n	8001542 <_exit+0x12>

08001546 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	e00a      	b.n	800156e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001558:	f3af 8000 	nop.w
 800155c:	4601      	mov	r1, r0
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	1c5a      	adds	r2, r3, #1
 8001562:	60ba      	str	r2, [r7, #8]
 8001564:	b2ca      	uxtb	r2, r1
 8001566:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3301      	adds	r3, #1
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	697a      	ldr	r2, [r7, #20]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	429a      	cmp	r2, r3
 8001574:	dbf0      	blt.n	8001558 <_read+0x12>
  }

  return len;
 8001576:	687b      	ldr	r3, [r7, #4]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
 8001590:	e009      	b.n	80015a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	60ba      	str	r2, [r7, #8]
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fac4 	bl	8000b28 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	3301      	adds	r3, #1
 80015a4:	617b      	str	r3, [r7, #20]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	dbf1      	blt.n	8001592 <_write+0x12>
  }
  return len;
 80015ae:	687b      	ldr	r3, [r7, #4]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <_close>:

int _close(int file)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015e0:	605a      	str	r2, [r3, #4]
  return 0;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_isatty>:

int _isatty(int file)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001606:	b480      	push	{r7}
 8001608:	b085      	sub	sp, #20
 800160a:	af00      	add	r7, sp, #0
 800160c:	60f8      	str	r0, [r7, #12]
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001628:	4a14      	ldr	r2, [pc, #80]	@ (800167c <_sbrk+0x5c>)
 800162a:	4b15      	ldr	r3, [pc, #84]	@ (8001680 <_sbrk+0x60>)
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001634:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <_sbrk+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d102      	bne.n	8001642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <_sbrk+0x64>)
 800163e:	4a12      	ldr	r2, [pc, #72]	@ (8001688 <_sbrk+0x68>)
 8001640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001642:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <_sbrk+0x64>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	429a      	cmp	r2, r3
 800164e:	d207      	bcs.n	8001660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001650:	f017 fb1c 	bl	8018c8c <__errno>
 8001654:	4603      	mov	r3, r0
 8001656:	220c      	movs	r2, #12
 8001658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	e009      	b.n	8001674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001660:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <_sbrk+0x64>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001666:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	4a05      	ldr	r2, [pc, #20]	@ (8001684 <_sbrk+0x64>)
 8001670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001672:	68fb      	ldr	r3, [r7, #12]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	24080000 	.word	0x24080000
 8001680:	00000400 	.word	0x00000400
 8001684:	24000740 	.word	0x24000740
 8001688:	240020f8 	.word	0x240020f8

0800168c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800168c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80016c8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001690:	f7ff fa1e 	bl	8000ad0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001694:	f7ff f96e 	bl	8000974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001698:	480c      	ldr	r0, [pc, #48]	@ (80016cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800169a:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800169c:	4a0d      	ldr	r2, [pc, #52]	@ (80016d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a0:	e002      	b.n	80016a8 <LoopCopyDataInit>

080016a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016a6:	3304      	adds	r3, #4

080016a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ac:	d3f9      	bcc.n	80016a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016b0:	4c0a      	ldr	r4, [pc, #40]	@ (80016dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b4:	e001      	b.n	80016ba <LoopFillZerobss>

080016b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016b8:	3204      	adds	r2, #4

080016ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016bc:	d3fb      	bcc.n	80016b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016be:	f017 faeb 	bl	8018c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016c2:	f7ff fa43 	bl	8000b4c <main>
  bx  lr
 80016c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016c8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80016cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016d0:	240000ec 	.word	0x240000ec
  ldr r2, =_sidata
 80016d4:	08019cc4 	.word	0x08019cc4
  ldr r2, =_sbss
 80016d8:	240000ec 	.word	0x240000ec
  ldr r4, =_ebss
 80016dc:	240020f8 	.word	0x240020f8

080016e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016e0:	e7fe      	b.n	80016e0 <ADC3_IRQHandler>

080016e2 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00b      	beq.n	800170a <LAN8742_RegisterBusIO+0x28>
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d007      	beq.n	800170a <LAN8742_RegisterBusIO+0x28>
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <LAN8742_RegisterBusIO+0x28>
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d102      	bne.n	8001710 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	e014      	b.n	800173a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	68da      	ldr	r2, [r3, #12]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	691a      	ldr	r2, [r3, #16]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d139      	bne.n	80017d6 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2220      	movs	r2, #32
 8001774:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e01c      	b.n	80017b6 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	f107 020c 	add.w	r2, r7, #12
 8001784:	2112      	movs	r1, #18
 8001786:	6978      	ldr	r0, [r7, #20]
 8001788:	4798      	blx	r3
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	da03      	bge.n	8001798 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001790:	f06f 0304 	mvn.w	r3, #4
 8001794:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001796:	e00b      	b.n	80017b0 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f003 031f 	and.w	r3, r3, #31
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d105      	bne.n	80017b0 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	613b      	str	r3, [r7, #16]
         break;
 80017ae:	e005      	b.n	80017bc <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	3301      	adds	r3, #1
 80017b4:	617b      	str	r3, [r7, #20]
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	2b1f      	cmp	r3, #31
 80017ba:	d9df      	bls.n	800177c <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b1f      	cmp	r3, #31
 80017c2:	d902      	bls.n	80017ca <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80017c4:	f06f 0302 	mvn.w	r3, #2
 80017c8:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d102      	bne.n	80017d6 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80017d6:	693b      	ldr	r3, [r7, #16]
 }
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	695b      	ldr	r3, [r3, #20]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	6810      	ldr	r0, [r2, #0]
 80017f4:	f107 020c 	add.w	r2, r7, #12
 80017f8:	2101      	movs	r1, #1
 80017fa:	4798      	blx	r3
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	da02      	bge.n	8001808 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001802:	f06f 0304 	mvn.w	r3, #4
 8001806:	e06e      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	6810      	ldr	r0, [r2, #0]
 8001810:	f107 020c 	add.w	r2, r7, #12
 8001814:	2101      	movs	r1, #1
 8001816:	4798      	blx	r3
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	da02      	bge.n	8001824 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800181e:	f06f 0304 	mvn.w	r3, #4
 8001822:	e060      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	2b00      	cmp	r3, #0
 800182c:	d101      	bne.n	8001832 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800182e:	2301      	movs	r3, #1
 8001830:	e059      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6810      	ldr	r0, [r2, #0]
 800183a:	f107 020c 	add.w	r2, r7, #12
 800183e:	2100      	movs	r1, #0
 8001840:	4798      	blx	r3
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	da02      	bge.n	800184e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001848:	f06f 0304 	mvn.w	r3, #4
 800184c:	e04b      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d11b      	bne.n	8001890 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d006      	beq.n	8001870 <LAN8742_GetLinkState+0x90>
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800186c:	2302      	movs	r3, #2
 800186e:	e03a      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800187a:	2303      	movs	r3, #3
 800187c:	e033      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001888:	2304      	movs	r3, #4
 800188a:	e02c      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800188c:	2305      	movs	r3, #5
 800188e:	e02a      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6810      	ldr	r0, [r2, #0]
 8001898:	f107 020c 	add.w	r2, r7, #12
 800189c:	211f      	movs	r1, #31
 800189e:	4798      	blx	r3
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	da02      	bge.n	80018ac <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80018a6:	f06f 0304 	mvn.w	r3, #4
 80018aa:	e01c      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80018b6:	2306      	movs	r3, #6
 80018b8:	e015      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f003 031c 	and.w	r3, r3, #28
 80018c0:	2b18      	cmp	r3, #24
 80018c2:	d101      	bne.n	80018c8 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80018c4:	2302      	movs	r3, #2
 80018c6:	e00e      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f003 031c 	and.w	r3, r3, #28
 80018ce:	2b08      	cmp	r3, #8
 80018d0:	d101      	bne.n	80018d6 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e007      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f003 031c 	and.w	r3, r3, #28
 80018dc:	2b14      	cmp	r3, #20
 80018de:	d101      	bne.n	80018e4 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80018e0:	2304      	movs	r3, #4
 80018e2:	e000      	b.n	80018e6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80018e4:	2305      	movs	r3, #5
    }
  }
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f6:	2003      	movs	r0, #3
 80018f8:	f000 f923 	bl	8001b42 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018fc:	f003 f86e 	bl	80049dc <HAL_RCC_GetSysClockFreq>
 8001900:	4602      	mov	r2, r0
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <HAL_Init+0x68>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	0a1b      	lsrs	r3, r3, #8
 8001908:	f003 030f 	and.w	r3, r3, #15
 800190c:	4913      	ldr	r1, [pc, #76]	@ (800195c <HAL_Init+0x6c>)
 800190e:	5ccb      	ldrb	r3, [r1, r3]
 8001910:	f003 031f 	and.w	r3, r3, #31
 8001914:	fa22 f303 	lsr.w	r3, r2, r3
 8001918:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800191a:	4b0f      	ldr	r3, [pc, #60]	@ (8001958 <HAL_Init+0x68>)
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <HAL_Init+0x6c>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	f003 031f 	and.w	r3, r3, #31
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	fa22 f303 	lsr.w	r3, r2, r3
 8001930:	4a0b      	ldr	r2, [pc, #44]	@ (8001960 <HAL_Init+0x70>)
 8001932:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001934:	4a0b      	ldr	r2, [pc, #44]	@ (8001964 <HAL_Init+0x74>)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800193a:	200f      	movs	r0, #15
 800193c:	f7ff fd44 	bl	80013c8 <HAL_InitTick>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e002      	b.n	8001950 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800194a:	f7ff fb81 	bl	8001050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	58024400 	.word	0x58024400
 800195c:	08019b7c 	.word	0x08019b7c
 8001960:	24000004 	.word	0x24000004
 8001964:	24000000 	.word	0x24000000

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	2400000c 	.word	0x2400000c
 800198c:	24000744 	.word	0x24000744

08001990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;
 8001994:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	24000744 	.word	0x24000744

080019a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80019ac:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <HAL_GetREVID+0x14>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	0c1b      	lsrs	r3, r3, #16
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	5c001000 	.word	0x5c001000

080019c0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80019d0:	4904      	ldr	r1, [pc, #16]	@ (80019e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	58000400 	.word	0x58000400

080019e8 <__NVIC_SetPriorityGrouping>:
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <__NVIC_SetPriorityGrouping+0x40>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a04:	4013      	ands	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <__NVIC_SetPriorityGrouping+0x44>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a16:	4a04      	ldr	r2, [pc, #16]	@ (8001a28 <__NVIC_SetPriorityGrouping+0x40>)
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	60d3      	str	r3, [r2, #12]
}
 8001a1c:	bf00      	nop
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00
 8001a2c:	05fa0000 	.word	0x05fa0000

08001a30 <__NVIC_GetPriorityGrouping>:
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a34:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <__NVIC_GetPriorityGrouping+0x18>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	0a1b      	lsrs	r3, r3, #8
 8001a3a:	f003 0307 	and.w	r3, r3, #7
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_EnableIRQ>:
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	db0b      	blt.n	8001a76 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a5e:	88fb      	ldrh	r3, [r7, #6]
 8001a60:	f003 021f 	and.w	r2, r3, #31
 8001a64:	4907      	ldr	r1, [pc, #28]	@ (8001a84 <__NVIC_EnableIRQ+0x38>)
 8001a66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a6a:	095b      	lsrs	r3, r3, #5
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000e100 	.word	0xe000e100

08001a88 <__NVIC_SetPriority>:
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	6039      	str	r1, [r7, #0]
 8001a92:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	db0a      	blt.n	8001ab2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <__NVIC_SetPriority+0x4c>)
 8001aa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aa6:	0112      	lsls	r2, r2, #4
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	440b      	add	r3, r1
 8001aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ab0:	e00a      	b.n	8001ac8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	4908      	ldr	r1, [pc, #32]	@ (8001ad8 <__NVIC_SetPriority+0x50>)
 8001ab8:	88fb      	ldrh	r3, [r7, #6]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3b04      	subs	r3, #4
 8001ac0:	0112      	lsls	r2, r2, #4
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	761a      	strb	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000e100 	.word	0xe000e100
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <NVIC_EncodePriority>:
{
 8001adc:	b480      	push	{r7}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f1c3 0307 	rsb	r3, r3, #7
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	bf28      	it	cs
 8001afa:	2304      	movcs	r3, #4
 8001afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3304      	adds	r3, #4
 8001b02:	2b06      	cmp	r3, #6
 8001b04:	d902      	bls.n	8001b0c <NVIC_EncodePriority+0x30>
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3b03      	subs	r3, #3
 8001b0a:	e000      	b.n	8001b0e <NVIC_EncodePriority+0x32>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	f04f 32ff 	mov.w	r2, #4294967295
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	401a      	ands	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2e:	43d9      	mvns	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b34:	4313      	orrs	r3, r2
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3724      	adds	r7, #36	@ 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff ff4c 	bl	80019e8 <__NVIC_SetPriorityGrouping>
}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b66:	f7ff ff63 	bl	8001a30 <__NVIC_GetPriorityGrouping>
 8001b6a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	6978      	ldr	r0, [r7, #20]
 8001b72:	f7ff ffb3 	bl	8001adc <NVIC_EncodePriority>
 8001b76:	4602      	mov	r2, r0
 8001b78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ff82 	bl	8001a88 <__NVIC_SetPriority>
}
 8001b84:	bf00      	nop
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff56 	bl	8001a4c <__NVIC_EnableIRQ>
}
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001bac:	f3bf 8f5f 	dmb	sy
}
 8001bb0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001bb2:	4b07      	ldr	r3, [pc, #28]	@ (8001bd0 <HAL_MPU_Disable+0x28>)
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb6:	4a06      	ldr	r2, [pc, #24]	@ (8001bd0 <HAL_MPU_Disable+0x28>)
 8001bb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bbc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001bbe:	4b05      	ldr	r3, [pc, #20]	@ (8001bd4 <HAL_MPU_Disable+0x2c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	605a      	str	r2, [r3, #4]
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000ed00 	.word	0xe000ed00
 8001bd4:	e000ed90 	.word	0xe000ed90

08001bd8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001be0:	4a0b      	ldr	r2, [pc, #44]	@ (8001c10 <HAL_MPU_Enable+0x38>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001bea:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <HAL_MPU_Enable+0x3c>)
 8001bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bee:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <HAL_MPU_Enable+0x3c>)
 8001bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001bf6:	f3bf 8f4f 	dsb	sy
}
 8001bfa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bfc:	f3bf 8f6f 	isb	sy
}
 8001c00:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed90 	.word	0xe000ed90
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	785a      	ldrb	r2, [r3, #1]
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_MPU_ConfigRegion+0x7c>)
 8001c26:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001c28:	4b1a      	ldr	r3, [pc, #104]	@ (8001c94 <HAL_MPU_ConfigRegion+0x7c>)
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	4a19      	ldr	r2, [pc, #100]	@ (8001c94 <HAL_MPU_ConfigRegion+0x7c>)
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001c34:	4a17      	ldr	r2, [pc, #92]	@ (8001c94 <HAL_MPU_ConfigRegion+0x7c>)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7b1b      	ldrb	r3, [r3, #12]
 8001c40:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	7adb      	ldrb	r3, [r3, #11]
 8001c46:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7a9b      	ldrb	r3, [r3, #10]
 8001c4e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001c50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	7b5b      	ldrb	r3, [r3, #13]
 8001c56:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001c58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	7b9b      	ldrb	r3, [r3, #14]
 8001c5e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001c60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	7bdb      	ldrb	r3, [r3, #15]
 8001c66:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001c68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	7a5b      	ldrb	r3, [r3, #9]
 8001c6e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001c70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	7a1b      	ldrb	r3, [r3, #8]
 8001c76:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001c78:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	7812      	ldrb	r2, [r2, #0]
 8001c7e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c80:	4a04      	ldr	r2, [pc, #16]	@ (8001c94 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001c82:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001c84:	6113      	str	r3, [r2, #16]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed90 	.word	0xe000ed90

08001c98 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_GetCurrentCPUID+0x20>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ca4:	2b70      	cmp	r3, #112	@ 0x70
 8001ca6:	d101      	bne.n	8001cac <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e000      	b.n	8001cae <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8001cac:	2301      	movs	r3, #1
  }
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e0e3      	b.n	8001e96 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d106      	bne.n	8001ce6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2220      	movs	r2, #32
 8001cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff f9cf 	bl	8001084 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce6:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea0 <HAL_ETH_Init+0x1e4>)
 8001ce8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cec:	4a6c      	ldr	r2, [pc, #432]	@ (8001ea0 <HAL_ETH_Init+0x1e4>)
 8001cee:	f043 0302 	orr.w	r3, r3, #2
 8001cf2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001cf6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea0 <HAL_ETH_Init+0x1e4>)
 8001cf8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7a1b      	ldrb	r3, [r3, #8]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d103      	bne.n	8001d14 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7ff fe57 	bl	80019c0 <HAL_SYSCFG_ETHInterfaceSelect>
 8001d12:	e003      	b.n	8001d1c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001d14:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001d18:	f7ff fe52 	bl	80019c0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001d1c:	4b61      	ldr	r3, [pc, #388]	@ (8001ea4 <HAL_ETH_Init+0x1e8>)
 8001d1e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f043 0301 	orr.w	r3, r3, #1
 8001d32:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d36:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d38:	f7ff fe2a 	bl	8001990 <HAL_GetTick>
 8001d3c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001d3e:	e011      	b.n	8001d64 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001d40:	f7ff fe26 	bl	8001990 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d4e:	d909      	bls.n	8001d64 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2204      	movs	r2, #4
 8001d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	22e0      	movs	r2, #224	@ 0xe0
 8001d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e098      	b.n	8001e96 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1e4      	bne.n	8001d40 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 ffca 	bl	8002d10 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001d7c:	f002 ffa8 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4a49      	ldr	r2, [pc, #292]	@ (8001ea8 <HAL_ETH_Init+0x1ec>)
 8001d84:	fba2 2303 	umull	r2, r3, r2, r3
 8001d88:	0c9a      	lsrs	r2, r3, #18
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3a01      	subs	r2, #1
 8001d90:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f001 f9f9 	bl	800318c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001da2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001da6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001db2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001db6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d009      	beq.n	8001dda <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	22e0      	movs	r2, #224	@ 0xe0
 8001dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e05d      	b.n	8001e96 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001de2:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001de6:	4b31      	ldr	r3, [pc, #196]	@ (8001eac <HAL_ETH_Init+0x1f0>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6952      	ldr	r2, [r2, #20]
 8001dee:	0051      	lsls	r1, r2, #1
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dfa:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f001 fa61 	bl	80032c6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f001 faa7 	bl	8003358 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	3305      	adds	r3, #5
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	021a      	lsls	r2, r3, #8
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	430a      	orrs	r2, r1
 8001e24:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	3303      	adds	r3, #3
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	061a      	lsls	r2, r3, #24
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	3302      	adds	r3, #2
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	041b      	lsls	r3, r3, #16
 8001e3c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	3301      	adds	r3, #1
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001e48:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001e56:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001e58:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_ETH_Init+0x1f4>)
 8001e6a:	430b      	orrs	r3, r1
 8001e6c:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <HAL_ETH_Init+0x1f8>)
 8001e7e:	430b      	orrs	r3, r1
 8001e80:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2210      	movs	r2, #16
 8001e90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	58024400 	.word	0x58024400
 8001ea4:	58000400 	.word	0x58000400
 8001ea8:	431bde83 	.word	0x431bde83
 8001eac:	ffff8001 	.word	0xffff8001
 8001eb0:	0c020060 	.word	0x0c020060
 8001eb4:	0c20c000 	.word	0x0c20c000

08001eb8 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ec6:	2b10      	cmp	r3, #16
 8001ec8:	d165      	bne.n	8001f96 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2220      	movs	r2, #32
 8001ece:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2204      	movs	r2, #4
 8001edc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f9bc 	bl	800225c <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eec:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001efc:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f08:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001f18:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f24:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001f30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001f34:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f042 0201 	orr.w	r2, r2, #1
 8001f48:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0202 	orr.w	r2, r2, #2
 8001f5a:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f74:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8001f80:	430b      	orrs	r3, r1
 8001f82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001f86:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2240      	movs	r2, #64	@ 0x40
 8001f8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e000      	b.n	8001f98 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
  }
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fae:	2b40      	cmp	r3, #64	@ 0x40
 8001fb0:	d13f      	bne.n	8002032 <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2220      	movs	r2, #32
 8001fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fc2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f023 0301 	bic.w	r3, r3, #1
 8001fce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fd2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fde:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	f023 0301 	bic.w	r3, r3, #1
 8001fea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fee:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0201 	bic.w	r2, r2, #1
 8002000:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f042 0201 	orr.w	r2, r2, #1
 8002012:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 0202 	bic.w	r2, r2, #2
 8002024:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2210      	movs	r2, #16
 800202a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	e000      	b.n	8002034 <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
  }
}
 8002034:	4618      	mov	r0, r3
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d109      	bne.n	8002064 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002056:	f043 0201 	orr.w	r2, r3, #1
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e03a      	b.n	80020da <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800206a:	2b40      	cmp	r3, #64	@ 0x40
 800206c:	d134      	bne.n	80020d8 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002076:	2201      	movs	r2, #1
 8002078:	6839      	ldr	r1, [r7, #0]
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f001 f9ca 	bl	8003414 <ETH_Prepare_Tx_Descriptors>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d009      	beq.n	800209a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800208c:	f043 0202 	orr.w	r2, r3, #2
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e01f      	b.n	80020da <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800209a:	f3bf 8f4f 	dsb	sy
}
 800209e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	d904      	bls.n	80020bc <HAL_ETH_Transmit_IT+0x7c>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b6:	1f1a      	subs	r2, r3, #4
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3106      	adds	r1, #6
 80020c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80020cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020d0:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 80020d4:	2300      	movs	r3, #0
 80020d6:	e000      	b.n	80020da <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
  }
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b088      	sub	sp, #32
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
 80020ea:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d109      	bne.n	800210e <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002100:	f043 0201 	orr.w	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e0a2      	b.n	8002254 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002114:	2b40      	cmp	r3, #64	@ 0x40
 8002116:	d001      	beq.n	800211c <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e09b      	b.n	8002254 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002120:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69fa      	ldr	r2, [r7, #28]
 8002126:	3212      	adds	r2, #18
 8002128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212c:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002132:	f1c3 0304 	rsb	r3, r3, #4
 8002136:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002138:	e064      	b.n	8002204 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d103      	bne.n	800216a <HAL_ETH_ReadData+0x88>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002166:	2b00      	cmp	r3, #0
 8002168:	d03a      	beq.n	80021e0 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d005      	beq.n	80021aa <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80021ba:	461a      	mov	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	f006 fe2a 	bl	8008e18 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c8:	1c5a      	adds	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	3301      	adds	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d902      	bls.n	80021f2 <HAL_ETH_ReadData+0x110>
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	3b04      	subs	r3, #4
 80021f0:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	3212      	adds	r2, #18
 80021f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021fc:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	3301      	adds	r3, #1
 8002202:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8002208:	2b00      	cmp	r3, #0
 800220a:	db06      	blt.n	800221a <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	429a      	cmp	r2, r3
 8002212:	d202      	bcs.n	800221a <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8002214:	7cfb      	ldrb	r3, [r7, #19]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d08f      	beq.n	800213a <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	441a      	add	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f814 	bl	800225c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69fa      	ldr	r2, [r7, #28]
 8002238:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d108      	bne.n	8002252 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	e000      	b.n	8002254 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
}
 8002254:	4618      	mov	r0, r3
 8002256:	3720      	adds	r7, #32
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002268:	2301      	movs	r3, #1
 800226a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002270:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69fa      	ldr	r2, [r7, #28]
 8002276:	3212      	adds	r2, #18
 8002278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800227c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002282:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002284:	e038      	b.n	80022f8 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d112      	bne.n	80022b4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800228e:	f107 0308 	add.w	r3, r7, #8
 8002292:	4618      	mov	r0, r3
 8002294:	f006 fd70 	bl	8008d78 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d102      	bne.n	80022a4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	74fb      	strb	r3, [r7, #19]
 80022a2:	e007      	b.n	80022b4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	461a      	mov	r2, r3
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	461a      	mov	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80022b4:	7cfb      	ldrb	r3, [r7, #19]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d01e      	beq.n	80022f8 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d004      	beq.n	80022cc <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	e003      	b.n	80022d4 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 80022d2:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	3301      	adds	r3, #1
 80022d8:	61fb      	str	r3, [r7, #28]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d902      	bls.n	80022e6 <ETH_UpdateDescriptor+0x8a>
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	3b04      	subs	r3, #4
 80022e4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	69fa      	ldr	r2, [r7, #28]
 80022ea:	3212      	adds	r2, #18
 80022ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f0:	617b      	str	r3, [r7, #20]
      desccount--;
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <ETH_UpdateDescriptor+0xa8>
 80022fe:	7cfb      	ldrb	r3, [r7, #19]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1c0      	bne.n	8002286 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	429a      	cmp	r2, r3
 800230c:	d01b      	beq.n	8002346 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3303      	adds	r3, #3
 8002312:	f003 0303 	and.w	r3, r3, #3
 8002316:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002318:	f3bf 8f5f 	dmb	sy
}
 800231c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6919      	ldr	r1, [r3, #16]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	4613      	mov	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4413      	add	r3, r2
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	18ca      	adds	r2, r1, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002336:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69fa      	ldr	r2, [r7, #28]
 800233e:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002346:	bf00      	nop
 8002348:	3720      	adds	r7, #32
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b086      	sub	sp, #24
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3318      	adds	r3, #24
 800235a:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002366:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002368:	2301      	movs	r3, #1
 800236a:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800236c:	e047      	b.n	80023fe <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800236e:	2301      	movs	r3, #1
 8002370:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	3b01      	subs	r3, #1
 8002376:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	3304      	adds	r3, #4
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10a      	bne.n	800239e <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	3301      	adds	r3, #1
 800238c:	613b      	str	r3, [r7, #16]
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	2b03      	cmp	r3, #3
 8002392:	d902      	bls.n	800239a <HAL_ETH_ReleaseTxPacket+0x4c>
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	3b04      	subs	r3, #4
 8002398:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800239a:	2300      	movs	r3, #0
 800239c:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800239e:	7bbb      	ldrb	r3, [r7, #14]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d02c      	beq.n	80023fe <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	68d9      	ldr	r1, [r3, #12]
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4613      	mov	r3, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	440b      	add	r3, r1
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	db1f      	blt.n	80023fa <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	3304      	adds	r3, #4
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f006 fca0 	bl	8008d0c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	3304      	adds	r3, #4
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	2200      	movs	r2, #0
 80023d8:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	3301      	adds	r3, #1
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d902      	bls.n	80023ec <HAL_ETH_ReleaseTxPacket+0x9e>
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	3b04      	subs	r3, #4
 80023ea:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80023f8:	e001      	b.n	80023fe <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d002      	beq.n	800240a <HAL_ETH_ReleaseTxPacket+0xbc>
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1b1      	bne.n	800236e <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002424:	61fb      	str	r3, [r7, #28]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800242e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8002432:	61bb      	str	r3, [r7, #24]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800243c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8002440:	617b      	str	r3, [r7, #20]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8002442:	4b77      	ldr	r3, [pc, #476]	@ (8002620 <HAL_ETH_IRQHandler+0x20c>)
 8002444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002446:	613b      	str	r3, [r7, #16]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
 8002448:	4b76      	ldr	r3, [pc, #472]	@ (8002624 <HAL_ETH_IRQHandler+0x210>)
 800244a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002454:	2b00      	cmp	r3, #0
 8002456:	d010      	beq.n	800247a <HAL_ETH_IRQHandler+0x66>
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00b      	beq.n	800247a <HAL_ETH_IRQHandler+0x66>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800246a:	461a      	mov	r2, r3
 800246c:	f248 0340 	movw	r3, #32832	@ 0x8040
 8002470:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f006 fd05 	bl	8008e84 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d010      	beq.n	80024a6 <HAL_ETH_IRQHandler+0x92>
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00b      	beq.n	80024a6 <HAL_ETH_IRQHandler+0x92>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002496:	461a      	mov	r2, r3
 8002498:	f248 0301 	movw	r3, #32769	@ 0x8001
 800249c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f006 fd0b 	bl	8008ebc <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d047      	beq.n	8002540 <HAL_ETH_IRQHandler+0x12c>
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d042      	beq.n	8002540 <HAL_ETH_IRQHandler+0x12c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c0:	f043 0208 	orr.w	r2, r3, #8
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d01e      	beq.n	8002512 <HAL_ETH_IRQHandler+0xfe>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024dc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80024e0:	f241 1302 	movw	r3, #4354	@ 0x1102
 80024e4:	4013      	ands	r3, r2
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	6812      	ldr	r2, [r2, #0]
 80024fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002500:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002504:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	22e0      	movs	r2, #224	@ 0xe0
 800250c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002510:	e013      	b.n	800253a <HAL_ETH_IRQHandler+0x126>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800251a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800251e:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002530:	461a      	mov	r2, r3
 8002532:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8002536:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f874 	bl	8002628 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d104      	bne.n	8002554 <HAL_ETH_IRQHandler+0x140>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8002550:	2b00      	cmp	r3, #0
 8002552:	d019      	beq.n	8002588 <HAL_ETH_IRQHandler+0x174>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255a:	f043 0210 	orr.w	r2, r3, #16
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	22e0      	movs	r2, #224	@ 0xe0
 8002576:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f854 	bl	8002628 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00f      	beq.n	80025b2 <HAL_ETH_IRQHandler+0x19e>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800259a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f849 	bl	800263c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	f003 0320 	and.w	r3, r3, #32
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00f      	beq.n	80025dc <HAL_ETH_IRQHandler+0x1c8>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80025c4:	f003 020f 	and.w	r2, r3, #15
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f83e 	bl	8002650 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80025dc:	f7ff fb5c 	bl	8001c98 <HAL_GetCurrentCPUID>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d10c      	bne.n	8002600 <HAL_ETH_IRQHandler+0x1ec>
  {
    /* check ETH WAKEUP exti flag */
    if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_ETH_IRQHandler+0x204>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80025f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002620 <HAL_ETH_IRQHandler+0x20c>)
 80025f2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80025f6:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f833 	bl	8002664 <HAL_ETH_WakeUpCallback>
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 80025fe:	e00b      	b.n	8002618 <HAL_ETH_IRQHandler+0x204>
    if ((exti_d2_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d006      	beq.n	8002618 <HAL_ETH_IRQHandler+0x204>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <HAL_ETH_IRQHandler+0x210>)
 800260c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002610:	629a      	str	r2, [r3, #40]	@ 0x28
      HAL_ETH_WakeUpCallback(heth);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f826 	bl	8002664 <HAL_ETH_WakeUpCallback>
}
 8002618:	bf00      	nop
 800261a:	3720      	adds	r7, #32
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	58000080 	.word	0x58000080
 8002624:	580000c0 	.word	0x580000c0

08002628 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e03e      	b.n	8002718 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80026a2:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	055b      	lsls	r3, r3, #21
 80026ae:	4313      	orrs	r3, r2
 80026b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	041b      	lsls	r3, r3, #16
 80026bc:	4313      	orrs	r3, r2
 80026be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f043 030c 	orr.w	r3, r3, #12
 80026c6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	697a      	ldr	r2, [r7, #20]
 80026d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80026da:	f7ff f959 	bl	8001990 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80026e0:	e009      	b.n	80026f6 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80026e2:	f7ff f955 	bl	8001990 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026f0:	d901      	bls.n	80026f6 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e010      	b.n	8002718 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1ed      	bne.n	80026e2 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800270e:	b29b      	uxth	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3718      	adds	r7, #24
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e03c      	b.n	80027bc <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800274a:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	055b      	lsls	r3, r3, #21
 8002756:	4313      	orrs	r3, r2
 8002758:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	041b      	lsls	r3, r3, #16
 8002764:	4313      	orrs	r3, r2
 8002766:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	f023 030c 	bic.w	r3, r3, #12
 800276e:	f043 0304 	orr.w	r3, r3, #4
 8002772:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	b29a      	uxth	r2, r3
 8002780:	4b10      	ldr	r3, [pc, #64]	@ (80027c4 <HAL_ETH_WritePHYRegister+0xa4>)
 8002782:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8002786:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <HAL_ETH_WritePHYRegister+0xa4>)
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800278e:	f7ff f8ff 	bl	8001990 <HAL_GetTick>
 8002792:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002794:	e009      	b.n	80027aa <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8002796:	f7ff f8fb 	bl	8001990 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027a4:	d901      	bls.n	80027aa <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e008      	b.n	80027bc <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1ed      	bne.n	8002796 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40028000 	.word	0x40028000

080027c8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e1c3      	b.n	8002b64 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 020c 	and.w	r2, r3, #12
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0310 	and.w	r3, r3, #16
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	bf14      	ite	ne
 80027f8:	2301      	movne	r3, #1
 80027fa:	2300      	moveq	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	461a      	mov	r2, r3
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800281e:	2b00      	cmp	r3, #0
 8002820:	bf0c      	ite	eq
 8002822:	2301      	moveq	r3, #1
 8002824:	2300      	movne	r3, #0
 8002826:	b2db      	uxtb	r3, r3
 8002828:	461a      	mov	r2, r3
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 800283a:	2b00      	cmp	r3, #0
 800283c:	bf14      	ite	ne
 800283e:	2301      	movne	r3, #1
 8002840:	2300      	moveq	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002854:	2b00      	cmp	r3, #0
 8002856:	bf0c      	ite	eq
 8002858:	2301      	moveq	r3, #1
 800285a:	2300      	movne	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	461a      	mov	r2, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 800286a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800286e:	2b00      	cmp	r3, #0
 8002870:	bf14      	ite	ne
 8002872:	2301      	movne	r3, #1
 8002874:	2300      	moveq	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf14      	ite	ne
 800288c:	2301      	movne	r3, #1
 800288e:	2300      	moveq	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	461a      	mov	r2, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	bf14      	ite	ne
 80028c2:	2301      	movne	r3, #1
 80028c4:	2300      	moveq	r3, #0
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	461a      	mov	r2, r3
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf0c      	ite	eq
 80028dc:	2301      	moveq	r3, #1
 80028de:	2300      	movne	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	461a      	mov	r2, r3
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	bf0c      	ite	eq
 80028f6:	2301      	moveq	r3, #1
 80028f8:	2300      	movne	r3, #0
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	461a      	mov	r2, r3
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf14      	ite	ne
 8002910:	2301      	movne	r3, #1
 8002912:	2300      	moveq	r3, #0
 8002914:	b2db      	uxtb	r3, r3
 8002916:	461a      	mov	r2, r3
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002926:	2b00      	cmp	r3, #0
 8002928:	bf14      	ite	ne
 800292a:	2301      	movne	r3, #1
 800292c:	2300      	moveq	r3, #0
 800292e:	b2db      	uxtb	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002940:	2b00      	cmp	r3, #0
 8002942:	bf14      	ite	ne
 8002944:	2301      	movne	r3, #1
 8002946:	2300      	moveq	r3, #0
 8002948:	b2db      	uxtb	r3, r3
 800294a:	461a      	mov	r2, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8002956:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf14      	ite	ne
 800295e:	2301      	movne	r3, #1
 8002960:	2300      	moveq	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	bf14      	ite	ne
 8002986:	2301      	movne	r3, #1
 8002988:	2300      	moveq	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	bf0c      	ite	eq
 80029bc:	2301      	moveq	r3, #1
 80029be:	2300      	movne	r3, #0
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	bf14      	ite	ne
 80029d8:	2301      	movne	r3, #1
 80029da:	2300      	moveq	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80029ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	bf14      	ite	ne
 80029f4:	2301      	movne	r3, #1
 80029f6:	2300      	moveq	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	bf14      	ite	ne
 8002a10:	2301      	movne	r3, #1
 8002a12:	2300      	moveq	r3, #0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	0e5b      	lsrs	r3, r3, #25
 8002a26:	f003 021f 	and.w	r2, r3, #31
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	bf14      	ite	ne
 8002a3c:	2301      	movne	r3, #1
 8002a3e:	2300      	moveq	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f003 020f 	and.w	r2, r3, #15
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	bf14      	ite	ne
 8002a66:	2301      	movne	r3, #1
 8002a68:	2300      	moveq	r3, #0
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	bf0c      	ite	eq
 8002a82:	2301      	moveq	r3, #1
 8002a84:	2300      	movne	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	461a      	mov	r2, r3
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a96:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa4:	0c1b      	lsrs	r3, r3, #16
 8002aa6:	b29a      	uxth	r2, r3
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	bf14      	ite	ne
 8002abc:	2301      	movne	r3, #1
 8002abe:	2300      	moveq	r3, #0
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad2:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8002af0:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002b00:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	bf14      	ite	ne
 8002b18:	2301      	movne	r3, #1
 8002b1a:	2300      	moveq	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	bf14      	ite	ne
 8002b36:	2301      	movne	r3, #1
 8002b38:	2300      	moveq	r3, #0
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8002b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	bf0c      	ite	eq
 8002b54:	2301      	moveq	r3, #1
 8002b56:	2300      	movne	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_ETH_GetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_ETH_GetDMAConfig+0x14>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e08b      	b.n	8002c9c <HAL_ETH_GetDMAConfig+0x12c>
  }

  dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMASBMR, ETH_DMASBMR_AAL) >> 12) > 0U) ? ENABLE : DISABLE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	bf14      	ite	ne
 8002b96:	2301      	movne	r3, #1
 8002b98:	2300      	moveq	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	711a      	strb	r2, [r3, #4]
  dmaconf->BurstMode = READ_BIT(heth->Instance->DMASBMR, ETH_DMASBMR_FB | ETH_DMASBMR_MB);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	f244 0301 	movw	r3, #16385	@ 0x4001
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	6093      	str	r3, [r2, #8]
  dmaconf->RebuildINCRxBurst = ((READ_BIT(heth->Instance->DMASBMR, ETH_DMASBMR_RB) >> 15) > 0U) ? ENABLE : DISABLE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf14      	ite	ne
 8002bc8:	2301      	movne	r3, #1
 8002bca:	2300      	moveq	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	461a      	mov	r2, r3
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	731a      	strb	r2, [r3, #12]

  dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMAMR, (ETH_DMAMR_TXPR | ETH_DMAMR_PR | ETH_DMAMR_DA));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	f647 0302 	movw	r3, #30722	@ 0x7802
 8002be2:	4013      	ands	r3, r2
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	6013      	str	r3, [r2, #0]

  dmaconf->PBLx8Mode = ((READ_BIT(heth->Instance->DMACCR, ETH_DMACCR_8PBL) >> 16) > 0U) ? ENABLE : DISABLE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	735a      	strb	r2, [r3, #13]
  dmaconf->MaximumSegmentSize = READ_BIT(heth->Instance->DMACCR, ETH_DMACCR_MSS);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c10:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002c14:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	621a      	str	r2, [r3, #32]

  dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMACRCR,  ETH_DMACRCR_RPF) >> 31) > 0U) ? ENABLE : DISABLE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c24:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c28:	0fdb      	lsrs	r3, r3, #31
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	771a      	strb	r2, [r3, #28]
  dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_RPBL);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c3e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	619a      	str	r2, [r3, #24]

  dmaconf->SecondPacketOperate = ((READ_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_OSP) >> 4) > 0U) ? ENABLE : DISABLE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c4e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002c52:	f003 0310 	and.w	r3, r3, #16
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	bf14      	ite	ne
 8002c5a:	2301      	movne	r3, #1
 8002c5c:	2300      	moveq	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	751a      	strb	r2, [r3, #20]
  dmaconf->TCPSegmentation = ((READ_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_TSE) >> 12) > 0U) ? ENABLE : DISABLE;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c6e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	bf14      	ite	ne
 8002c7a:	2301      	movne	r3, #1
 8002c7c:	2300      	moveq	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	775a      	strb	r2, [r3, #29]
  dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_TPBL);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c8e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002c92:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e00b      	b.n	8002cd4 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cc2:	2b10      	cmp	r3, #16
 8002cc4:	d105      	bne.n	8002cd2 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8002cc6:	6839      	ldr	r1, [r7, #0]
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f8bd 	bl	8002e48 <ETH_SetMACConfig>

    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_ETH_SetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_ETH_SetDMAConfig+0x14>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e00b      	b.n	8002d08 <HAL_ETH_SetDMAConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cf6:	2b10      	cmp	r3, #16
 8002cf8:	d105      	bne.n	8002d06 <HAL_ETH_SetDMAConfig+0x2a>
  {
    ETH_SetDMAConfig(heth, dmaconf);
 8002cfa:	6839      	ldr	r1, [r7, #0]
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f9bf 	bl	8003080 <ETH_SetDMAConfig>

    return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <HAL_ETH_SetDMAConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
  }
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d20:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d28:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002d2a:	f001 ffd1 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8002d2e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4a1a      	ldr	r2, [pc, #104]	@ (8002d9c <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d804      	bhi.n	8002d42 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	e022      	b.n	8002d88 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	4a16      	ldr	r2, [pc, #88]	@ (8002da0 <HAL_ETH_SetMDIOClockRange+0x90>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d204      	bcs.n	8002d54 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	e019      	b.n	8002d88 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4a13      	ldr	r2, [pc, #76]	@ (8002da4 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d915      	bls.n	8002d88 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4a12      	ldr	r2, [pc, #72]	@ (8002da8 <HAL_ETH_SetMDIOClockRange+0x98>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d804      	bhi.n	8002d6e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	e00c      	b.n	8002d88 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	4a0e      	ldr	r2, [pc, #56]	@ (8002dac <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d804      	bhi.n	8002d80 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	e003      	b.n	8002d88 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8002d86:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	02160ebf 	.word	0x02160ebf
 8002da0:	03938700 	.word	0x03938700
 8002da4:	05f5e0ff 	.word	0x05f5e0ff
 8002da8:	08f0d17f 	.word	0x08f0d17f
 8002dac:	0ee6b27f 	.word	0x0ee6b27f

08002db0 <HAL_ETH_SetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t filterconfig;

  if (pFilterConfig == NULL)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_ETH_SetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e039      	b.n	8002e38 <HAL_ETH_SetMACFilterConfig+0x88>
  }

  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	461a      	mov	r2, r3
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	78db      	ldrb	r3, [r3, #3]
 8002dce:	005b      	lsls	r3, r3, #1
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8002dd0:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	791b      	ldrb	r3, [r3, #4]
 8002dd6:	009b      	lsls	r3, r3, #2
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 8002dd8:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	7a1b      	ldrb	r3, [r3, #8]
 8002dde:	00db      	lsls	r3, r3, #3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8002de0:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	795b      	ldrb	r3, [r3, #5]
 8002de6:	011b      	lsls	r3, r3, #4
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 8002de8:	4313      	orrs	r3, r2
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	7a52      	ldrb	r2, [r2, #9]
 8002dee:	2a01      	cmp	r2, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_ETH_SetMACFilterConfig+0x46>
 8002df2:	2220      	movs	r2, #32
 8002df4:	e000      	b.n	8002df8 <HAL_ETH_SetMACFilterConfig+0x48>
 8002df6:	2200      	movs	r2, #0
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 8002df8:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	79db      	ldrb	r3, [r3, #7]
 8002dfe:	021b      	lsls	r3, r3, #8
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 8002e00:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	799b      	ldrb	r3, [r3, #6]
 8002e06:	025b      	lsls	r3, r3, #9
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8002e08:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	789b      	ldrb	r3, [r3, #2]
 8002e0e:	029b      	lsls	r3, r3, #10
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 8002e10:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	785b      	ldrb	r3, [r3, #1]
 8002e16:	07db      	lsls	r3, r3, #31
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8002e18:	431a      	orrs	r2, r3
                  pFilterConfig->ControlPacketsFilter);
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->MACPFR, ETH_MACPFR_MASK, filterconfig);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_ETH_SetMACFilterConfig+0x94>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	68f9      	ldr	r1, [r7, #12]
 8002e32:	430b      	orrs	r3, r1
 8002e34:	6093      	str	r3, [r2, #8]

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	7ffff800 	.word	0x7ffff800

08002e48 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8002e5a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	791b      	ldrb	r3, [r3, #4]
 8002e60:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8002e62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	7b1b      	ldrb	r3, [r3, #12]
 8002e68:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002e6a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	7b5b      	ldrb	r3, [r3, #13]
 8002e70:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002e72:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	7b9b      	ldrb	r3, [r3, #14]
 8002e78:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002e7a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	7bdb      	ldrb	r3, [r3, #15]
 8002e80:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002e82:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	7c12      	ldrb	r2, [r2, #16]
 8002e88:	2a00      	cmp	r2, #0
 8002e8a:	d102      	bne.n	8002e92 <ETH_SetMACConfig+0x4a>
 8002e8c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002e90:	e000      	b.n	8002e94 <ETH_SetMACConfig+0x4c>
 8002e92:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002e94:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	7c52      	ldrb	r2, [r2, #17]
 8002e9a:	2a00      	cmp	r2, #0
 8002e9c:	d102      	bne.n	8002ea4 <ETH_SetMACConfig+0x5c>
 8002e9e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ea2:	e000      	b.n	8002ea6 <ETH_SetMACConfig+0x5e>
 8002ea4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002ea6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	7c9b      	ldrb	r3, [r3, #18]
 8002eac:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002eae:	431a      	orrs	r2, r3
               macconf->Speed |
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002eb4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002eba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	7f1b      	ldrb	r3, [r3, #28]
 8002ec0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8002ec2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	7f5b      	ldrb	r3, [r3, #29]
 8002ec8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002eca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	7f92      	ldrb	r2, [r2, #30]
 8002ed0:	2a00      	cmp	r2, #0
 8002ed2:	d102      	bne.n	8002eda <ETH_SetMACConfig+0x92>
 8002ed4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ed8:	e000      	b.n	8002edc <ETH_SetMACConfig+0x94>
 8002eda:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002edc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	7fdb      	ldrb	r3, [r3, #31]
 8002ee2:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002ee4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002eec:	2a00      	cmp	r2, #0
 8002eee:	d102      	bne.n	8002ef6 <ETH_SetMACConfig+0xae>
 8002ef0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ef4:	e000      	b.n	8002ef8 <ETH_SetMACConfig+0xb0>
 8002ef6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002ef8:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002efe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002f06:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8002f08:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4b56      	ldr	r3, [pc, #344]	@ (8003074 <ETH_SetMACConfig+0x22c>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	68f9      	ldr	r1, [r7, #12]
 8002f22:	430b      	orrs	r3, r1
 8002f24:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f2a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f32:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002f34:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f3c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002f3e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002f46:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002f48:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8002f50:	2a00      	cmp	r2, #0
 8002f52:	d102      	bne.n	8002f5a <ETH_SetMACConfig+0x112>
 8002f54:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f58:	e000      	b.n	8002f5c <ETH_SetMACConfig+0x114>
 8002f5a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002f5c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	4b42      	ldr	r3, [pc, #264]	@ (8003078 <ETH_SetMACConfig+0x230>)
 8002f6e:	4013      	ands	r3, r2
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	68f9      	ldr	r1, [r7, #12]
 8002f76:	430b      	orrs	r3, r1
 8002f78:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f80:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	4b3a      	ldr	r3, [pc, #232]	@ (800307c <ETH_SetMACConfig+0x234>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	68f9      	ldr	r1, [r7, #12]
 8002f9a:	430b      	orrs	r3, r1
 8002f9c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002fa4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002faa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002fb2:	2a00      	cmp	r2, #0
 8002fb4:	d101      	bne.n	8002fba <ETH_SetMACConfig+0x172>
 8002fb6:	2280      	movs	r2, #128	@ 0x80
 8002fb8:	e000      	b.n	8002fbc <ETH_SetMACConfig+0x174>
 8002fba:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002fbc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002fce:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	68f9      	ldr	r1, [r7, #12]
 8002fda:	430b      	orrs	r3, r1
 8002fdc:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002fe4:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002fec:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffa:	f023 0103 	bic.w	r1, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	430a      	orrs	r2, r1
 8003006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8003012:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800302e:	2a00      	cmp	r2, #0
 8003030:	d101      	bne.n	8003036 <ETH_SetMACConfig+0x1ee>
 8003032:	2240      	movs	r2, #64	@ 0x40
 8003034:	e000      	b.n	8003038 <ETH_SetMACConfig+0x1f0>
 8003036:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003038:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8003040:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003042:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800304a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800304c:	4313      	orrs	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003058:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	430a      	orrs	r2, r1
 8003064:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	00048083 	.word	0x00048083
 8003078:	c0f88000 	.word	0xc0f88000
 800307c:	fffffef0 	.word	0xfffffef0

08003080 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	4b38      	ldr	r3, [pc, #224]	@ (8003178 <ETH_SetDMAConfig+0xf8>)
 8003096:	4013      	ands	r3, r2
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	6811      	ldr	r1, [r2, #0]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	430b      	orrs	r3, r1
 80030a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80030a6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	791b      	ldrb	r3, [r3, #4]
 80030ac:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80030b2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	7b1b      	ldrb	r3, [r3, #12]
 80030b8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <ETH_SetDMAConfig+0xfc>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	68f9      	ldr	r1, [r7, #12]
 80030d2:	430b      	orrs	r3, r1
 80030d4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80030d8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	7b5b      	ldrb	r3, [r3, #13]
 80030de:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030f0:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80030f4:	4b22      	ldr	r3, [pc, #136]	@ (8003180 <ETH_SetDMAConfig+0x100>)
 80030f6:	4013      	ands	r3, r2
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	68f9      	ldr	r1, [r7, #12]
 80030fe:	430b      	orrs	r3, r1
 8003100:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003104:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	7d1b      	ldrb	r3, [r3, #20]
 8003110:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8003112:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	7f5b      	ldrb	r3, [r3, #29]
 8003118:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800311a:	4313      	orrs	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003126:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800312a:	4b16      	ldr	r3, [pc, #88]	@ (8003184 <ETH_SetDMAConfig+0x104>)
 800312c:	4013      	ands	r3, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	68f9      	ldr	r1, [r7, #12]
 8003134:	430b      	orrs	r3, r1
 8003136:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800313a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	7f1b      	ldrb	r3, [r3, #28]
 8003142:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003148:	4313      	orrs	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003154:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <ETH_SetDMAConfig+0x108>)
 800315a:	4013      	ands	r3, r2
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	68f9      	ldr	r1, [r7, #12]
 8003162:	430b      	orrs	r3, r1
 8003164:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003168:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 800316c:	bf00      	nop
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	ffff87fd 	.word	0xffff87fd
 800317c:	ffff2ffe 	.word	0xffff2ffe
 8003180:	fffec000 	.word	0xfffec000
 8003184:	ffc0efef 	.word	0xffc0efef
 8003188:	7fc0ffff 	.word	0x7fc0ffff

0800318c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b0a4      	sub	sp, #144	@ 0x90
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003194:	2301      	movs	r3, #1
 8003196:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800319a:	2300      	movs	r3, #0
 800319c:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800319e:	2300      	movs	r3, #0
 80031a0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80031aa:	2301      	movs	r3, #1
 80031ac:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80031bc:	2300      	movs	r3, #0
 80031be:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80031c2:	2301      	movs	r3, #1
 80031c4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80031c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031cc:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80031ce:	2300      	movs	r3, #0
 80031d0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80031d8:	2300      	movs	r3, #0
 80031da:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80031de:	2300      	movs	r3, #0
 80031e0:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80031e4:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80031e8:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80031ea:	2300      	movs	r3, #0
 80031ec:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80031f0:	2300      	movs	r3, #0
 80031f2:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80031f4:	2301      	movs	r3, #1
 80031f6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80031fa:	2300      	movs	r3, #0
 80031fc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003200:	2300      	movs	r3, #0
 8003202:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003206:	2300      	movs	r3, #0
 8003208:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800320a:	2300      	movs	r3, #0
 800320c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800320e:	2300      	movs	r3, #0
 8003210:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003212:	2300      	movs	r3, #0
 8003214:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003218:	2300      	movs	r3, #0
 800321a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800321e:	2301      	movs	r3, #1
 8003220:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003224:	2320      	movs	r3, #32
 8003226:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800322a:	2301      	movs	r3, #1
 800322c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003230:	2300      	movs	r3, #0
 8003232:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003236:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800323a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800323c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003240:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8003242:	2300      	movs	r3, #0
 8003244:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003248:	2302      	movs	r3, #2
 800324a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800324e:	2300      	movs	r3, #0
 8003250:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003254:	2300      	movs	r3, #0
 8003256:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800325a:	2300      	movs	r3, #0
 800325c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003260:	2301      	movs	r3, #1
 8003262:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003266:	2300      	movs	r3, #0
 8003268:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800326a:	2301      	movs	r3, #1
 800326c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003270:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003274:	4619      	mov	r1, r3
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff fde6 	bl	8002e48 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800327c:	2301      	movs	r3, #1
 800327e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003280:	2301      	movs	r3, #1
 8003282:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003284:	2300      	movs	r3, #0
 8003286:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003288:	2300      	movs	r3, #0
 800328a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800328e:	2300      	movs	r3, #0
 8003290:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003296:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800329a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80032a0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80032a4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80032ac:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80032b0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80032b2:	f107 0308 	add.w	r3, r7, #8
 80032b6:	4619      	mov	r1, r3
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f7ff fee1 	bl	8003080 <ETH_SetDMAConfig>
}
 80032be:	bf00      	nop
 80032c0:	3790      	adds	r7, #144	@ 0x90
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b085      	sub	sp, #20
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	e01d      	b.n	8003310 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68d9      	ldr	r1, [r3, #12]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	440b      	add	r3, r1
 80032e4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	2200      	movs	r2, #0
 80032f0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2200      	movs	r2, #0
 80032f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2200      	movs	r2, #0
 80032fc:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	3206      	adds	r2, #6
 8003306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3301      	adds	r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2b03      	cmp	r3, #3
 8003314:	d9de      	bls.n	80032d4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003324:	461a      	mov	r2, r3
 8003326:	2303      	movs	r3, #3
 8003328:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003338:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68da      	ldr	r2, [r3, #12]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003348:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 800334c:	bf00      	nop
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
 8003364:	e023      	b.n	80033ae <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6919      	ldr	r1, [r3, #16]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	440b      	add	r3, r1
 8003376:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2200      	movs	r2, #0
 800337c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2200      	movs	r2, #0
 8003382:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2200      	movs	r2, #0
 8003388:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2200      	movs	r2, #0
 800338e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2200      	movs	r2, #0
 8003394:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2200      	movs	r2, #0
 800339a:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800339c:	68b9      	ldr	r1, [r7, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	3212      	adds	r2, #18
 80033a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3301      	adds	r3, #1
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d9d8      	bls.n	8003366 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033da:	461a      	mov	r2, r3
 80033dc:	2303      	movs	r3, #3
 80033de:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ee:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003402:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8003406:	bf00      	nop
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003414:	b480      	push	{r7}
 8003416:	b091      	sub	sp, #68	@ 0x44
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3318      	adds	r3, #24
 8003424:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800343a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800343e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800344a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003456:	d007      	beq.n	8003468 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800345a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800345c:	3304      	adds	r3, #4
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003468:	2302      	movs	r3, #2
 800346a:	e266      	b.n	800393a <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d044      	beq.n	8003502 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8003478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800347a:	68da      	ldr	r2, [r3, #12]
 800347c:	4b75      	ldr	r3, [pc, #468]	@ (8003654 <ETH_Prepare_Tx_Descriptors+0x240>)
 800347e:	4013      	ands	r3, r2
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003484:	431a      	orrs	r2, r3
 8003486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003488:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003494:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80034a4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d027      	beq.n	8003502 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80034b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	041b      	lsls	r3, r3, #16
 80034be:	431a      	orrs	r2, r3
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80034c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80034cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ce:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80034d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034dc:	431a      	orrs	r2, r3
 80034de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e0:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80034f0:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003500:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0310 	and.w	r3, r3, #16
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00e      	beq.n	800352c <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800350e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003510:	689a      	ldr	r2, [r3, #8]
 8003512:	4b51      	ldr	r3, [pc, #324]	@ (8003658 <ETH_Prepare_Tx_Descriptors+0x244>)
 8003514:	4013      	ands	r3, r2
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	6992      	ldr	r2, [r2, #24]
 800351a:	431a      	orrs	r2, r3
 800351c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800351e:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8003520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	d036      	beq.n	80035b2 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800354c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003550:	f3bf 8f5f 	dmb	sy
}
 8003554:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800355e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003560:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003564:	3301      	adds	r3, #1
 8003566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800356a:	2b03      	cmp	r3, #3
 800356c:	d902      	bls.n	8003574 <ETH_Prepare_Tx_Descriptors+0x160>
 800356e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003570:	3b04      	subs	r3, #4
 8003572:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003576:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800357e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003580:	3301      	adds	r3, #1
 8003582:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800358c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003590:	d10f      	bne.n	80035b2 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003594:	6a3a      	ldr	r2, [r7, #32]
 8003596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800359a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800359c:	f3bf 8f5f 	dmb	sy
}
 80035a0:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80035a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80035aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ac:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80035ae:	2302      	movs	r3, #2
 80035b0:	e1c3      	b.n	800393a <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80035b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035b4:	3301      	adds	r3, #1
 80035b6:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80035b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c0:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80035c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	4b24      	ldr	r3, [pc, #144]	@ (8003658 <ETH_Prepare_Tx_Descriptors+0x244>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035cc:	6852      	ldr	r2, [r2, #4]
 80035ce:	431a      	orrs	r2, r3
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 80035d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d012      	beq.n	8003602 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80035dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80035e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	461a      	mov	r2, r3
 80035e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ea:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80035ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	4b1a      	ldr	r3, [pc, #104]	@ (800365c <ETH_Prepare_Tx_Descriptors+0x248>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035f6:	6852      	ldr	r2, [r2, #4]
 80035f8:	0412      	lsls	r2, r2, #16
 80035fa:	431a      	orrs	r2, r3
 80035fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	e008      	b.n	8003614 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003604:	2200      	movs	r2, #0
 8003606:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8003608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	4b13      	ldr	r3, [pc, #76]	@ (800365c <ETH_Prepare_Tx_Descriptors+0x248>)
 800360e:	4013      	ands	r3, r2
 8003610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003612:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b00      	cmp	r3, #0
 800361e:	d021      	beq.n	8003664 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	04db      	lsls	r3, r3, #19
 800362e:	431a      	orrs	r2, r3
 8003630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003632:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <ETH_Prepare_Tx_Descriptors+0x24c>)
 800363a:	4013      	ands	r3, r2
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	69d2      	ldr	r2, [r2, #28]
 8003640:	431a      	orrs	r2, r3
 8003642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003644:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800364e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003650:	60da      	str	r2, [r3, #12]
 8003652:	e02e      	b.n	80036b2 <ETH_Prepare_Tx_Descriptors+0x29e>
 8003654:	ffff0000 	.word	0xffff0000
 8003658:	ffffc000 	.word	0xffffc000
 800365c:	c000ffff 	.word	0xc000ffff
 8003660:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003666:	68da      	ldr	r2, [r3, #12]
 8003668:	4b7b      	ldr	r3, [pc, #492]	@ (8003858 <ETH_Prepare_Tx_Descriptors+0x444>)
 800366a:	4013      	ands	r3, r2
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	6852      	ldr	r2, [r2, #4]
 8003670:	431a      	orrs	r2, r3
 8003672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003674:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d008      	beq.n	8003694 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	431a      	orrs	r2, r3
 8003690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003692:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	2b00      	cmp	r3, #0
 800369e:	d008      	beq.n	80036b2 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80036a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	431a      	orrs	r2, r3
 80036ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b0:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d008      	beq.n	80036d0 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80036be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ca:	431a      	orrs	r2, r3
 80036cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ce:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80036d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80036dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80036e8:	f3bf 8f5f 	dmb	sy
}
 80036ec:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80036ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f8:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80da 	beq.w	80038bc <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8003708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	431a      	orrs	r2, r3
 8003716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003718:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800371a:	e0cf      	b.n	80038bc <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800371c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003726:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800372a:	3301      	adds	r3, #1
 800372c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800372e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003730:	2b03      	cmp	r3, #3
 8003732:	d902      	bls.n	800373a <ETH_Prepare_Tx_Descriptors+0x326>
 8003734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003736:	3b04      	subs	r3, #4
 8003738:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800373e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003742:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8003744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800374c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374e:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8003750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003758:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800375c:	d007      	beq.n	800376e <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800375e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003762:	3304      	adds	r3, #4
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4413      	add	r3, r2
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d029      	beq.n	80037c2 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003774:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800377a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800377c:	2300      	movs	r3, #0
 800377e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003780:	e019      	b.n	80037b6 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8003782:	f3bf 8f5f 	dmb	sy
}
 8003786:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003792:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003796:	3301      	adds	r3, #1
 8003798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800379a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800379c:	2b03      	cmp	r3, #3
 800379e:	d902      	bls.n	80037a6 <ETH_Prepare_Tx_Descriptors+0x392>
 80037a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a2:	3b04      	subs	r3, #4
 80037a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ae:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80037b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b2:	3301      	adds	r3, #1
 80037b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80037b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d3e1      	bcc.n	8003782 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 80037be:	2302      	movs	r3, #2
 80037c0:	e0bb      	b.n	800393a <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 80037c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c4:	3301      	adds	r3, #1
 80037c6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80037c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80037ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d6:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80037d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	4b1f      	ldr	r3, [pc, #124]	@ (800385c <ETH_Prepare_Tx_Descriptors+0x448>)
 80037de:	4013      	ands	r3, r2
 80037e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037e2:	6852      	ldr	r2, [r2, #4]
 80037e4:	431a      	orrs	r2, r3
 80037e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e8:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80037ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d012      	beq.n	8003818 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80037f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80037f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8003802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	4b16      	ldr	r3, [pc, #88]	@ (8003860 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8003808:	4013      	ands	r3, r2
 800380a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800380c:	6852      	ldr	r2, [r2, #4]
 800380e:	0412      	lsls	r2, r2, #16
 8003810:	431a      	orrs	r2, r3
 8003812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003814:	609a      	str	r2, [r3, #8]
 8003816:	e008      	b.n	800382a <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381a:	2200      	movs	r2, #0
 800381c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800381e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	4b0f      	ldr	r3, [pc, #60]	@ (8003860 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8003824:	4013      	ands	r3, r2
 8003826:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003828:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0310 	and.w	r3, r3, #16
 8003832:	2b00      	cmp	r3, #0
 8003834:	d018      	beq.n	8003868 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8003836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <ETH_Prepare_Tx_Descriptors+0x450>)
 800383c:	4013      	ands	r3, r2
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	69d2      	ldr	r2, [r2, #28]
 8003842:	431a      	orrs	r2, r3
 8003844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003846:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003852:	60da      	str	r2, [r3, #12]
 8003854:	e020      	b.n	8003898 <ETH_Prepare_Tx_Descriptors+0x484>
 8003856:	bf00      	nop
 8003858:	ffff8000 	.word	0xffff8000
 800385c:	ffffc000 	.word	0xffffc000
 8003860:	c000ffff 	.word	0xc000ffff
 8003864:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	4b36      	ldr	r3, [pc, #216]	@ (8003948 <ETH_Prepare_Tx_Descriptors+0x534>)
 800386e:	4013      	ands	r3, r2
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	6852      	ldr	r2, [r2, #4]
 8003874:	431a      	orrs	r2, r3
 8003876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003878:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d008      	beq.n	8003898 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	431a      	orrs	r2, r3
 8003894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003896:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8003898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389a:	3301      	adds	r3, #1
 800389c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800389e:	f3bf 8f5f 	dmb	sy
}
 80038a2:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80038a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ae:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80038b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80038b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ba:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80038bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f47f af2b 	bne.w	800371c <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d006      	beq.n	80038da <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80038cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d6:	609a      	str	r2, [r3, #8]
 80038d8:	e005      	b.n	80038e6 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80038da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80038e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e4:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80038e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80038ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f0:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80038f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038fa:	3304      	adds	r3, #4
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	440b      	add	r3, r1
 8003900:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003906:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003908:	f3ef 8310 	mrs	r3, PRIMASK
 800390c:	61bb      	str	r3, [r7, #24]
  return(result);
 800390e:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003910:	61fb      	str	r3, [r7, #28]
 8003912:	2301      	movs	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f383 8810 	msr	PRIMASK, r3
}
 800391c:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800391e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003920:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003924:	4413      	add	r3, r2
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	629a      	str	r2, [r3, #40]	@ 0x28
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	f383 8810 	msr	PRIMASK, r3
}
 8003936:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3744      	adds	r7, #68	@ 0x44
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	ffff8000 	.word	0xffff8000

0800394c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	@ 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800395a:	4b89      	ldr	r3, [pc, #548]	@ (8003b80 <HAL_GPIO_Init+0x234>)
 800395c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800395e:	e194      	b.n	8003c8a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	2101      	movs	r1, #1
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	fa01 f303 	lsl.w	r3, r1, r3
 800396c:	4013      	ands	r3, r2
 800396e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8186 	beq.w	8003c84 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	2b01      	cmp	r3, #1
 8003982:	d005      	beq.n	8003990 <HAL_GPIO_Init+0x44>
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d130      	bne.n	80039f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	2203      	movs	r2, #3
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	43db      	mvns	r3, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4013      	ands	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039c6:	2201      	movs	r2, #1
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4013      	ands	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	091b      	lsrs	r3, r3, #4
 80039dc:	f003 0201 	and.w	r2, r3, #1
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d017      	beq.n	8003a2e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	2203      	movs	r2, #3
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d123      	bne.n	8003a82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	08da      	lsrs	r2, r3, #3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3208      	adds	r2, #8
 8003a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	220f      	movs	r2, #15
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	43db      	mvns	r3, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	691a      	ldr	r2, [r3, #16]
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	08da      	lsrs	r2, r3, #3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3208      	adds	r2, #8
 8003a7c:	69b9      	ldr	r1, [r7, #24]
 8003a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	2203      	movs	r2, #3
 8003a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4013      	ands	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0203 	and.w	r2, r3, #3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 80e0 	beq.w	8003c84 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8003b84 <HAL_GPIO_Init+0x238>)
 8003ac6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003aca:	4a2e      	ldr	r2, [pc, #184]	@ (8003b84 <HAL_GPIO_Init+0x238>)
 8003acc:	f043 0302 	orr.w	r3, r3, #2
 8003ad0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b84 <HAL_GPIO_Init+0x238>)
 8003ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ae2:	4a29      	ldr	r2, [pc, #164]	@ (8003b88 <HAL_GPIO_Init+0x23c>)
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	089b      	lsrs	r3, r3, #2
 8003ae8:	3302      	adds	r3, #2
 8003aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	220f      	movs	r2, #15
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a20      	ldr	r2, [pc, #128]	@ (8003b8c <HAL_GPIO_Init+0x240>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d052      	beq.n	8003bb4 <HAL_GPIO_Init+0x268>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a1f      	ldr	r2, [pc, #124]	@ (8003b90 <HAL_GPIO_Init+0x244>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d031      	beq.n	8003b7a <HAL_GPIO_Init+0x22e>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a1e      	ldr	r2, [pc, #120]	@ (8003b94 <HAL_GPIO_Init+0x248>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d02b      	beq.n	8003b76 <HAL_GPIO_Init+0x22a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a1d      	ldr	r2, [pc, #116]	@ (8003b98 <HAL_GPIO_Init+0x24c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d025      	beq.n	8003b72 <HAL_GPIO_Init+0x226>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a1c      	ldr	r2, [pc, #112]	@ (8003b9c <HAL_GPIO_Init+0x250>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d01f      	beq.n	8003b6e <HAL_GPIO_Init+0x222>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a1b      	ldr	r2, [pc, #108]	@ (8003ba0 <HAL_GPIO_Init+0x254>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d019      	beq.n	8003b6a <HAL_GPIO_Init+0x21e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba4 <HAL_GPIO_Init+0x258>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d013      	beq.n	8003b66 <HAL_GPIO_Init+0x21a>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a19      	ldr	r2, [pc, #100]	@ (8003ba8 <HAL_GPIO_Init+0x25c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d00d      	beq.n	8003b62 <HAL_GPIO_Init+0x216>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a18      	ldr	r2, [pc, #96]	@ (8003bac <HAL_GPIO_Init+0x260>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d007      	beq.n	8003b5e <HAL_GPIO_Init+0x212>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a17      	ldr	r2, [pc, #92]	@ (8003bb0 <HAL_GPIO_Init+0x264>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d101      	bne.n	8003b5a <HAL_GPIO_Init+0x20e>
 8003b56:	2309      	movs	r3, #9
 8003b58:	e02d      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b5a:	230a      	movs	r3, #10
 8003b5c:	e02b      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b5e:	2308      	movs	r3, #8
 8003b60:	e029      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b62:	2307      	movs	r3, #7
 8003b64:	e027      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b66:	2306      	movs	r3, #6
 8003b68:	e025      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b6a:	2305      	movs	r3, #5
 8003b6c:	e023      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b6e:	2304      	movs	r3, #4
 8003b70:	e021      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b72:	2303      	movs	r3, #3
 8003b74:	e01f      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b76:	2302      	movs	r3, #2
 8003b78:	e01d      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e01b      	b.n	8003bb6 <HAL_GPIO_Init+0x26a>
 8003b7e:	bf00      	nop
 8003b80:	58000080 	.word	0x58000080
 8003b84:	58024400 	.word	0x58024400
 8003b88:	58000400 	.word	0x58000400
 8003b8c:	58020000 	.word	0x58020000
 8003b90:	58020400 	.word	0x58020400
 8003b94:	58020800 	.word	0x58020800
 8003b98:	58020c00 	.word	0x58020c00
 8003b9c:	58021000 	.word	0x58021000
 8003ba0:	58021400 	.word	0x58021400
 8003ba4:	58021800 	.word	0x58021800
 8003ba8:	58021c00 	.word	0x58021c00
 8003bac:	58022000 	.word	0x58022000
 8003bb0:	58022400 	.word	0x58022400
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	69fa      	ldr	r2, [r7, #28]
 8003bb8:	f002 0203 	and.w	r2, r2, #3
 8003bbc:	0092      	lsls	r2, r2, #2
 8003bbe:	4093      	lsls	r3, r2
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bc6:	4938      	ldr	r1, [pc, #224]	@ (8003ca8 <HAL_GPIO_Init+0x35c>)
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	089b      	lsrs	r3, r3, #2
 8003bcc:	3302      	adds	r3, #2
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003bfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003c28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	43db      	mvns	r3, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	3301      	adds	r3, #1
 8003c88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f47f ae63 	bne.w	8003960 <HAL_GPIO_Init+0x14>
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	bf00      	nop
 8003c9e:	3724      	adds	r7, #36	@ 0x24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	58000400 	.word	0x58000400

08003cac <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003cb4:	4a08      	ldr	r2, [pc, #32]	@ (8003cd8 <HAL_HSEM_FastTake+0x2c>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3320      	adds	r3, #32
 8003cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cbe:	4a07      	ldr	r2, [pc, #28]	@ (8003cdc <HAL_HSEM_FastTake+0x30>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d101      	bne.n	8003cc8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	e000      	b.n	8003cca <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	58026400 	.word	0x58026400
 8003cdc:	80000300 	.word	0x80000300

08003ce0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003cea:	4906      	ldr	r1, [pc, #24]	@ (8003d04 <HAL_HSEM_Release+0x24>)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	58026400 	.word	0x58026400

08003d08 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003d10:	4b29      	ldr	r3, [pc, #164]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	2b06      	cmp	r3, #6
 8003d1a:	d00a      	beq.n	8003d32 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d1c:	4b26      	ldr	r3, [pc, #152]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d001      	beq.n	8003d2e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e040      	b.n	8003db0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	e03e      	b.n	8003db0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d32:	4b21      	ldr	r3, [pc, #132]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003d3a:	491f      	ldr	r1, [pc, #124]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d42:	f7fd fe25 	bl	8001990 <HAL_GetTick>
 8003d46:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d48:	e009      	b.n	8003d5e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d4a:	f7fd fe21 	bl	8001990 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d58:	d901      	bls.n	8003d5e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e028      	b.n	8003db0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d5e:	4b16      	ldr	r3, [pc, #88]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d6a:	d1ee      	bne.n	8003d4a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b1e      	cmp	r3, #30
 8003d70:	d008      	beq.n	8003d84 <HAL_PWREx_ConfigSupply+0x7c>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d76:	d005      	beq.n	8003d84 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b1d      	cmp	r3, #29
 8003d7c:	d002      	beq.n	8003d84 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2b2d      	cmp	r3, #45	@ 0x2d
 8003d82:	d114      	bne.n	8003dae <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003d84:	f7fd fe04 	bl	8001990 <HAL_GetTick>
 8003d88:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003d8a:	e009      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d8c:	f7fd fe00 	bl	8001990 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d9a:	d901      	bls.n	8003da0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e007      	b.n	8003db0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003da0:	4b05      	ldr	r3, [pc, #20]	@ (8003db8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dac:	d1ee      	bne.n	8003d8c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	58024800 	.word	0x58024800

08003dbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08c      	sub	sp, #48	@ 0x30
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d102      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	f000 bc48 	b.w	8004660 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 8088 	beq.w	8003eee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dde:	4b99      	ldr	r3, [pc, #612]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003de8:	4b96      	ldr	r3, [pc, #600]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df0:	2b10      	cmp	r3, #16
 8003df2:	d007      	beq.n	8003e04 <HAL_RCC_OscConfig+0x48>
 8003df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df6:	2b18      	cmp	r3, #24
 8003df8:	d111      	bne.n	8003e1e <HAL_RCC_OscConfig+0x62>
 8003dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfc:	f003 0303 	and.w	r3, r3, #3
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d10c      	bne.n	8003e1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e04:	4b8f      	ldr	r3, [pc, #572]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d06d      	beq.n	8003eec <HAL_RCC_OscConfig+0x130>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d169      	bne.n	8003eec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	f000 bc21 	b.w	8004660 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e26:	d106      	bne.n	8003e36 <HAL_RCC_OscConfig+0x7a>
 8003e28:	4b86      	ldr	r3, [pc, #536]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a85      	ldr	r2, [pc, #532]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e32:	6013      	str	r3, [r2, #0]
 8003e34:	e02e      	b.n	8003e94 <HAL_RCC_OscConfig+0xd8>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10c      	bne.n	8003e58 <HAL_RCC_OscConfig+0x9c>
 8003e3e:	4b81      	ldr	r3, [pc, #516]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a80      	ldr	r2, [pc, #512]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	4b7e      	ldr	r3, [pc, #504]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a7d      	ldr	r2, [pc, #500]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	e01d      	b.n	8003e94 <HAL_RCC_OscConfig+0xd8>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e60:	d10c      	bne.n	8003e7c <HAL_RCC_OscConfig+0xc0>
 8003e62:	4b78      	ldr	r3, [pc, #480]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a77      	ldr	r2, [pc, #476]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e6c:	6013      	str	r3, [r2, #0]
 8003e6e:	4b75      	ldr	r3, [pc, #468]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a74      	ldr	r2, [pc, #464]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	e00b      	b.n	8003e94 <HAL_RCC_OscConfig+0xd8>
 8003e7c:	4b71      	ldr	r3, [pc, #452]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a70      	ldr	r2, [pc, #448]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	4b6e      	ldr	r3, [pc, #440]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a6d      	ldr	r2, [pc, #436]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003e8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d013      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9c:	f7fd fd78 	bl	8001990 <HAL_GetTick>
 8003ea0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ea2:	e008      	b.n	8003eb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ea4:	f7fd fd74 	bl	8001990 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b64      	cmp	r3, #100	@ 0x64
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e3d4      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003eb6:	4b63      	ldr	r3, [pc, #396]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d0f0      	beq.n	8003ea4 <HAL_RCC_OscConfig+0xe8>
 8003ec2:	e014      	b.n	8003eee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec4:	f7fd fd64 	bl	8001990 <HAL_GetTick>
 8003ec8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ecc:	f7fd fd60 	bl	8001990 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b64      	cmp	r3, #100	@ 0x64
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e3c0      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ede:	4b59      	ldr	r3, [pc, #356]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1f0      	bne.n	8003ecc <HAL_RCC_OscConfig+0x110>
 8003eea:	e000      	b.n	8003eee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 80ca 	beq.w	8004090 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003efc:	4b51      	ldr	r3, [pc, #324]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f04:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f06:	4b4f      	ldr	r3, [pc, #316]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003f0c:	6a3b      	ldr	r3, [r7, #32]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <HAL_RCC_OscConfig+0x166>
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	2b18      	cmp	r3, #24
 8003f16:	d156      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x20a>
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d151      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f22:	4b48      	ldr	r3, [pc, #288]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d005      	beq.n	8003f3a <HAL_RCC_OscConfig+0x17e>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e392      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f3a:	4b42      	ldr	r3, [pc, #264]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f023 0219 	bic.w	r2, r3, #25
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	493f      	ldr	r1, [pc, #252]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4c:	f7fd fd20 	bl	8001990 <HAL_GetTick>
 8003f50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f54:	f7fd fd1c 	bl	8001990 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e37c      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f66:	4b37      	ldr	r3, [pc, #220]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0304 	and.w	r3, r3, #4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f72:	f7fd fd19 	bl	80019a8 <HAL_GetREVID>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d817      	bhi.n	8003fb0 <HAL_RCC_OscConfig+0x1f4>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	2b40      	cmp	r3, #64	@ 0x40
 8003f86:	d108      	bne.n	8003f9a <HAL_RCC_OscConfig+0x1de>
 8003f88:	4b2e      	ldr	r3, [pc, #184]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f90:	4a2c      	ldr	r2, [pc, #176]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f96:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f98:	e07a      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	031b      	lsls	r3, r3, #12
 8003fa8:	4926      	ldr	r1, [pc, #152]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fae:	e06f      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fb0:	4b24      	ldr	r3, [pc, #144]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	061b      	lsls	r3, r3, #24
 8003fbe:	4921      	ldr	r1, [pc, #132]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fc4:	e064      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d047      	beq.n	800405e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003fce:	4b1d      	ldr	r3, [pc, #116]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f023 0219 	bic.w	r2, r3, #25
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	491a      	ldr	r1, [pc, #104]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe0:	f7fd fcd6 	bl	8001990 <HAL_GetTick>
 8003fe4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe8:	f7fd fcd2 	bl	8001990 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e332      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ffa:	4b12      	ldr	r3, [pc, #72]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f0      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004006:	f7fd fccf 	bl	80019a8 <HAL_GetREVID>
 800400a:	4603      	mov	r3, r0
 800400c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004010:	4293      	cmp	r3, r2
 8004012:	d819      	bhi.n	8004048 <HAL_RCC_OscConfig+0x28c>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	2b40      	cmp	r3, #64	@ 0x40
 800401a:	d108      	bne.n	800402e <HAL_RCC_OscConfig+0x272>
 800401c:	4b09      	ldr	r3, [pc, #36]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004024:	4a07      	ldr	r2, [pc, #28]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8004026:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800402a:	6053      	str	r3, [r2, #4]
 800402c:	e030      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
 800402e:	4b05      	ldr	r3, [pc, #20]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	031b      	lsls	r3, r3, #12
 800403c:	4901      	ldr	r1, [pc, #4]	@ (8004044 <HAL_RCC_OscConfig+0x288>)
 800403e:	4313      	orrs	r3, r2
 8004040:	604b      	str	r3, [r1, #4]
 8004042:	e025      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
 8004044:	58024400 	.word	0x58024400
 8004048:	4b9a      	ldr	r3, [pc, #616]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	061b      	lsls	r3, r3, #24
 8004056:	4997      	ldr	r1, [pc, #604]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004058:	4313      	orrs	r3, r2
 800405a:	604b      	str	r3, [r1, #4]
 800405c:	e018      	b.n	8004090 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800405e:	4b95      	ldr	r3, [pc, #596]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a94      	ldr	r2, [pc, #592]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800406a:	f7fd fc91 	bl	8001990 <HAL_GetTick>
 800406e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004070:	e008      	b.n	8004084 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004072:	f7fd fc8d 	bl	8001990 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d901      	bls.n	8004084 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e2ed      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004084:	4b8b      	ldr	r3, [pc, #556]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1f0      	bne.n	8004072 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0310 	and.w	r3, r3, #16
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 80a9 	beq.w	80041f0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800409e:	4b85      	ldr	r3, [pc, #532]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040a8:	4b82      	ldr	r3, [pc, #520]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80040aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d007      	beq.n	80040c4 <HAL_RCC_OscConfig+0x308>
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	2b18      	cmp	r3, #24
 80040b8:	d13a      	bne.n	8004130 <HAL_RCC_OscConfig+0x374>
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	f003 0303 	and.w	r3, r3, #3
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d135      	bne.n	8004130 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040c4:	4b7b      	ldr	r3, [pc, #492]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_OscConfig+0x320>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	2b80      	cmp	r3, #128	@ 0x80
 80040d6:	d001      	beq.n	80040dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e2c1      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040dc:	f7fd fc64 	bl	80019a8 <HAL_GetREVID>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d817      	bhi.n	800411a <HAL_RCC_OscConfig+0x35e>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	2b20      	cmp	r3, #32
 80040f0:	d108      	bne.n	8004104 <HAL_RCC_OscConfig+0x348>
 80040f2:	4b70      	ldr	r3, [pc, #448]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80040fa:	4a6e      	ldr	r2, [pc, #440]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80040fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004100:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004102:	e075      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004104:	4b6b      	ldr	r3, [pc, #428]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	069b      	lsls	r3, r3, #26
 8004112:	4968      	ldr	r1, [pc, #416]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004114:	4313      	orrs	r3, r2
 8004116:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004118:	e06a      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800411a:	4b66      	ldr	r3, [pc, #408]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	061b      	lsls	r3, r3, #24
 8004128:	4962      	ldr	r1, [pc, #392]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800412a:	4313      	orrs	r3, r2
 800412c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800412e:	e05f      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d042      	beq.n	80041be <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004138:	4b5e      	ldr	r3, [pc, #376]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a5d      	ldr	r2, [pc, #372]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800413e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fd fc24 	bl	8001990 <HAL_GetTick>
 8004148:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800414c:	f7fd fc20 	bl	8001990 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e280      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800415e:	4b55      	ldr	r3, [pc, #340]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800416a:	f7fd fc1d 	bl	80019a8 <HAL_GetREVID>
 800416e:	4603      	mov	r3, r0
 8004170:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004174:	4293      	cmp	r3, r2
 8004176:	d817      	bhi.n	80041a8 <HAL_RCC_OscConfig+0x3ec>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	2b20      	cmp	r3, #32
 800417e:	d108      	bne.n	8004192 <HAL_RCC_OscConfig+0x3d6>
 8004180:	4b4c      	ldr	r3, [pc, #304]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004188:	4a4a      	ldr	r2, [pc, #296]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800418a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800418e:	6053      	str	r3, [r2, #4]
 8004190:	e02e      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
 8004192:	4b48      	ldr	r3, [pc, #288]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	069b      	lsls	r3, r3, #26
 80041a0:	4944      	ldr	r1, [pc, #272]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]
 80041a6:	e023      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
 80041a8:	4b42      	ldr	r3, [pc, #264]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	061b      	lsls	r3, r3, #24
 80041b6:	493f      	ldr	r1, [pc, #252]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60cb      	str	r3, [r1, #12]
 80041bc:	e018      	b.n	80041f0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80041be:	4b3d      	ldr	r3, [pc, #244]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a3c      	ldr	r2, [pc, #240]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ca:	f7fd fbe1 	bl	8001990 <HAL_GetTick>
 80041ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80041d2:	f7fd fbdd 	bl	8001990 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e23d      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041e4:	4b33      	ldr	r3, [pc, #204]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0308 	and.w	r3, r3, #8
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d036      	beq.n	800426a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d019      	beq.n	8004238 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004204:	4b2b      	ldr	r3, [pc, #172]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004208:	4a2a      	ldr	r2, [pc, #168]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fd fbbe 	bl	8001990 <HAL_GetTick>
 8004214:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004218:	f7fd fbba 	bl	8001990 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e21a      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800422a:	4b22      	ldr	r3, [pc, #136]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800422c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x45c>
 8004236:	e018      	b.n	800426a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004238:	4b1e      	ldr	r3, [pc, #120]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800423a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423c:	4a1d      	ldr	r2, [pc, #116]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 800423e:	f023 0301 	bic.w	r3, r3, #1
 8004242:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004244:	f7fd fba4 	bl	8001990 <HAL_GetTick>
 8004248:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800424c:	f7fd fba0 	bl	8001990 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e200      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800425e:	4b15      	ldr	r3, [pc, #84]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1f0      	bne.n	800424c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b00      	cmp	r3, #0
 8004274:	d039      	beq.n	80042ea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d01c      	beq.n	80042b8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800427e:	4b0d      	ldr	r3, [pc, #52]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 8004284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004288:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800428a:	f7fd fb81 	bl	8001990 <HAL_GetTick>
 800428e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004292:	f7fd fb7d 	bl	8001990 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e1dd      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80042a4:	4b03      	ldr	r3, [pc, #12]	@ (80042b4 <HAL_RCC_OscConfig+0x4f8>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x4d6>
 80042b0:	e01b      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
 80042b2:	bf00      	nop
 80042b4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042b8:	4b9b      	ldr	r3, [pc, #620]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a9a      	ldr	r2, [pc, #616]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80042be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80042c4:	f7fd fb64 	bl	8001990 <HAL_GetTick>
 80042c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042cc:	f7fd fb60 	bl	8001990 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e1c0      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042de:	4b92      	ldr	r3, [pc, #584]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f0      	bne.n	80042cc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 8081 	beq.w	80043fa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042f8:	4b8c      	ldr	r3, [pc, #560]	@ (800452c <HAL_RCC_OscConfig+0x770>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a8b      	ldr	r2, [pc, #556]	@ (800452c <HAL_RCC_OscConfig+0x770>)
 80042fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004302:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004304:	f7fd fb44 	bl	8001990 <HAL_GetTick>
 8004308:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800430c:	f7fd fb40 	bl	8001990 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b64      	cmp	r3, #100	@ 0x64
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e1a0      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800431e:	4b83      	ldr	r3, [pc, #524]	@ (800452c <HAL_RCC_OscConfig+0x770>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0f0      	beq.n	800430c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d106      	bne.n	8004340 <HAL_RCC_OscConfig+0x584>
 8004332:	4b7d      	ldr	r3, [pc, #500]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004336:	4a7c      	ldr	r2, [pc, #496]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	6713      	str	r3, [r2, #112]	@ 0x70
 800433e:	e02d      	b.n	800439c <HAL_RCC_OscConfig+0x5e0>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10c      	bne.n	8004362 <HAL_RCC_OscConfig+0x5a6>
 8004348:	4b77      	ldr	r3, [pc, #476]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800434a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434c:	4a76      	ldr	r2, [pc, #472]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800434e:	f023 0301 	bic.w	r3, r3, #1
 8004352:	6713      	str	r3, [r2, #112]	@ 0x70
 8004354:	4b74      	ldr	r3, [pc, #464]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004358:	4a73      	ldr	r2, [pc, #460]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800435a:	f023 0304 	bic.w	r3, r3, #4
 800435e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004360:	e01c      	b.n	800439c <HAL_RCC_OscConfig+0x5e0>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2b05      	cmp	r3, #5
 8004368:	d10c      	bne.n	8004384 <HAL_RCC_OscConfig+0x5c8>
 800436a:	4b6f      	ldr	r3, [pc, #444]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800436c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436e:	4a6e      	ldr	r2, [pc, #440]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004370:	f043 0304 	orr.w	r3, r3, #4
 8004374:	6713      	str	r3, [r2, #112]	@ 0x70
 8004376:	4b6c      	ldr	r3, [pc, #432]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437a:	4a6b      	ldr	r2, [pc, #428]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	6713      	str	r3, [r2, #112]	@ 0x70
 8004382:	e00b      	b.n	800439c <HAL_RCC_OscConfig+0x5e0>
 8004384:	4b68      	ldr	r3, [pc, #416]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004388:	4a67      	ldr	r2, [pc, #412]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800438a:	f023 0301 	bic.w	r3, r3, #1
 800438e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004390:	4b65      	ldr	r3, [pc, #404]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004394:	4a64      	ldr	r2, [pc, #400]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004396:	f023 0304 	bic.w	r3, r3, #4
 800439a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d015      	beq.n	80043d0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fd faf4 	bl	8001990 <HAL_GetTick>
 80043a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043aa:	e00a      	b.n	80043c2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ac:	f7fd faf0 	bl	8001990 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e14e      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043c2:	4b59      	ldr	r3, [pc, #356]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0ee      	beq.n	80043ac <HAL_RCC_OscConfig+0x5f0>
 80043ce:	e014      	b.n	80043fa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d0:	f7fd fade 	bl	8001990 <HAL_GetTick>
 80043d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043d6:	e00a      	b.n	80043ee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d8:	f7fd fada 	bl	8001990 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e138      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80043f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1ee      	bne.n	80043d8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 812d 	beq.w	800465e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004404:	4b48      	ldr	r3, [pc, #288]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800440c:	2b18      	cmp	r3, #24
 800440e:	f000 80bd 	beq.w	800458c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004416:	2b02      	cmp	r3, #2
 8004418:	f040 809e 	bne.w	8004558 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441c:	4b42      	ldr	r3, [pc, #264]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a41      	ldr	r2, [pc, #260]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004428:	f7fd fab2 	bl	8001990 <HAL_GetTick>
 800442c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004430:	f7fd faae 	bl	8001990 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e10e      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004442:	4b39      	ldr	r3, [pc, #228]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1f0      	bne.n	8004430 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800444e:	4b36      	ldr	r3, [pc, #216]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004450:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004452:	4b37      	ldr	r3, [pc, #220]	@ (8004530 <HAL_RCC_OscConfig+0x774>)
 8004454:	4013      	ands	r3, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800445e:	0112      	lsls	r2, r2, #4
 8004460:	430a      	orrs	r2, r1
 8004462:	4931      	ldr	r1, [pc, #196]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004464:	4313      	orrs	r3, r2
 8004466:	628b      	str	r3, [r1, #40]	@ 0x28
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446c:	3b01      	subs	r3, #1
 800446e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004476:	3b01      	subs	r3, #1
 8004478:	025b      	lsls	r3, r3, #9
 800447a:	b29b      	uxth	r3, r3
 800447c:	431a      	orrs	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004482:	3b01      	subs	r3, #1
 8004484:	041b      	lsls	r3, r3, #16
 8004486:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004490:	3b01      	subs	r3, #1
 8004492:	061b      	lsls	r3, r3, #24
 8004494:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004498:	4923      	ldr	r1, [pc, #140]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800449a:	4313      	orrs	r3, r2
 800449c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800449e:	4b22      	ldr	r3, [pc, #136]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a2:	4a21      	ldr	r2, [pc, #132]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044a4:	f023 0301 	bic.w	r3, r3, #1
 80044a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80044aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044ae:	4b21      	ldr	r3, [pc, #132]	@ (8004534 <HAL_RCC_OscConfig+0x778>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80044b6:	00d2      	lsls	r2, r2, #3
 80044b8:	491b      	ldr	r1, [pc, #108]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80044be:	4b1a      	ldr	r3, [pc, #104]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c2:	f023 020c 	bic.w	r2, r3, #12
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	4917      	ldr	r1, [pc, #92]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80044d0:	4b15      	ldr	r3, [pc, #84]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d4:	f023 0202 	bic.w	r2, r3, #2
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044dc:	4912      	ldr	r1, [pc, #72]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80044e2:	4b11      	ldr	r3, [pc, #68]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e6:	4a10      	ldr	r2, [pc, #64]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80044fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 80044fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004500:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004504:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004506:	4b08      	ldr	r3, [pc, #32]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450a:	4a07      	ldr	r2, [pc, #28]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 800450c:	f043 0301 	orr.w	r3, r3, #1
 8004510:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004512:	4b05      	ldr	r3, [pc, #20]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a04      	ldr	r2, [pc, #16]	@ (8004528 <HAL_RCC_OscConfig+0x76c>)
 8004518:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800451c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451e:	f7fd fa37 	bl	8001990 <HAL_GetTick>
 8004522:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004524:	e011      	b.n	800454a <HAL_RCC_OscConfig+0x78e>
 8004526:	bf00      	nop
 8004528:	58024400 	.word	0x58024400
 800452c:	58024800 	.word	0x58024800
 8004530:	fffffc0c 	.word	0xfffffc0c
 8004534:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004538:	f7fd fa2a 	bl	8001990 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e08a      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800454a:	4b47      	ldr	r3, [pc, #284]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0x77c>
 8004556:	e082      	b.n	800465e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004558:	4b43      	ldr	r3, [pc, #268]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a42      	ldr	r2, [pc, #264]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800455e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004562:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004564:	f7fd fa14 	bl	8001990 <HAL_GetTick>
 8004568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800456a:	e008      	b.n	800457e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800456c:	f7fd fa10 	bl	8001990 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e070      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800457e:	4b3a      	ldr	r3, [pc, #232]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1f0      	bne.n	800456c <HAL_RCC_OscConfig+0x7b0>
 800458a:	e068      	b.n	800465e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800458c:	4b36      	ldr	r3, [pc, #216]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004592:	4b35      	ldr	r3, [pc, #212]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004596:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459c:	2b01      	cmp	r3, #1
 800459e:	d031      	beq.n	8004604 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	f003 0203 	and.w	r2, r3, #3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d12a      	bne.n	8004604 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d122      	bne.n	8004604 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d11a      	bne.n	8004604 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	0a5b      	lsrs	r3, r3, #9
 80045d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045da:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045dc:	429a      	cmp	r2, r3
 80045de:	d111      	bne.n	8004604 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	0c1b      	lsrs	r3, r3, #16
 80045e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d108      	bne.n	8004604 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0e1b      	lsrs	r3, r3, #24
 80045f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004600:	429a      	cmp	r2, r3
 8004602:	d001      	beq.n	8004608 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e02b      	b.n	8004660 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004608:	4b17      	ldr	r3, [pc, #92]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800460a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800460c:	08db      	lsrs	r3, r3, #3
 800460e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004612:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	429a      	cmp	r2, r3
 800461c:	d01f      	beq.n	800465e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800461e:	4b12      	ldr	r3, [pc, #72]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004622:	4a11      	ldr	r2, [pc, #68]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004624:	f023 0301 	bic.w	r3, r3, #1
 8004628:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800462a:	f7fd f9b1 	bl	8001990 <HAL_GetTick>
 800462e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004630:	bf00      	nop
 8004632:	f7fd f9ad 	bl	8001990 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	4293      	cmp	r3, r2
 800463c:	d0f9      	beq.n	8004632 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800463e:	4b0a      	ldr	r3, [pc, #40]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004640:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004642:	4b0a      	ldr	r3, [pc, #40]	@ (800466c <HAL_RCC_OscConfig+0x8b0>)
 8004644:	4013      	ands	r3, r2
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800464a:	00d2      	lsls	r2, r2, #3
 800464c:	4906      	ldr	r1, [pc, #24]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 800464e:	4313      	orrs	r3, r2
 8004650:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004652:	4b05      	ldr	r3, [pc, #20]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	4a04      	ldr	r2, [pc, #16]	@ (8004668 <HAL_RCC_OscConfig+0x8ac>)
 8004658:	f043 0301 	orr.w	r3, r3, #1
 800465c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3730      	adds	r7, #48	@ 0x30
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	58024400 	.word	0x58024400
 800466c:	ffff0007 	.word	0xffff0007

08004670 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e19c      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004684:	4b8a      	ldr	r3, [pc, #552]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 030f 	and.w	r3, r3, #15
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d910      	bls.n	80046b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004692:	4b87      	ldr	r3, [pc, #540]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 020f 	bic.w	r2, r3, #15
 800469a:	4985      	ldr	r1, [pc, #532]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	4313      	orrs	r3, r2
 80046a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a2:	4b83      	ldr	r3, [pc, #524]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d001      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e184      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d010      	beq.n	80046e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	4b7b      	ldr	r3, [pc, #492]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d908      	bls.n	80046e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80046d0:	4b78      	ldr	r3, [pc, #480]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	4975      	ldr	r1, [pc, #468]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d010      	beq.n	8004710 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	695a      	ldr	r2, [r3, #20]
 80046f2:	4b70      	ldr	r3, [pc, #448]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d908      	bls.n	8004710 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80046fe:	4b6d      	ldr	r3, [pc, #436]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	496a      	ldr	r1, [pc, #424]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800470c:	4313      	orrs	r3, r2
 800470e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0310 	and.w	r3, r3, #16
 8004718:	2b00      	cmp	r3, #0
 800471a:	d010      	beq.n	800473e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	699a      	ldr	r2, [r3, #24]
 8004720:	4b64      	ldr	r3, [pc, #400]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004728:	429a      	cmp	r2, r3
 800472a:	d908      	bls.n	800473e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800472c:	4b61      	ldr	r3, [pc, #388]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	495e      	ldr	r1, [pc, #376]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800473a:	4313      	orrs	r3, r2
 800473c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0320 	and.w	r3, r3, #32
 8004746:	2b00      	cmp	r3, #0
 8004748:	d010      	beq.n	800476c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	69da      	ldr	r2, [r3, #28]
 800474e:	4b59      	ldr	r3, [pc, #356]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004756:	429a      	cmp	r2, r3
 8004758:	d908      	bls.n	800476c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800475a:	4b56      	ldr	r3, [pc, #344]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	4953      	ldr	r1, [pc, #332]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004768:	4313      	orrs	r3, r2
 800476a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d010      	beq.n	800479a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	4b4d      	ldr	r3, [pc, #308]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	429a      	cmp	r2, r3
 8004786:	d908      	bls.n	800479a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004788:	4b4a      	ldr	r3, [pc, #296]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	f023 020f 	bic.w	r2, r3, #15
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4947      	ldr	r1, [pc, #284]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004796:	4313      	orrs	r3, r2
 8004798:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0301 	and.w	r3, r3, #1
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d055      	beq.n	8004852 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80047a6:	4b43      	ldr	r3, [pc, #268]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	4940      	ldr	r1, [pc, #256]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047c0:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d121      	bne.n	8004810 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0f6      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d107      	bne.n	80047e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047d8:	4b36      	ldr	r3, [pc, #216]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d115      	bne.n	8004810 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0ea      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d107      	bne.n	8004800 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80047f0:	4b30      	ldr	r3, [pc, #192]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d109      	bne.n	8004810 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e0de      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004800:	4b2c      	ldr	r3, [pc, #176]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e0d6      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004810:	4b28      	ldr	r3, [pc, #160]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	f023 0207 	bic.w	r2, r3, #7
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	4925      	ldr	r1, [pc, #148]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800481e:	4313      	orrs	r3, r2
 8004820:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004822:	f7fd f8b5 	bl	8001990 <HAL_GetTick>
 8004826:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004828:	e00a      	b.n	8004840 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800482a:	f7fd f8b1 	bl	8001990 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004838:	4293      	cmp	r3, r2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e0be      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004840:	4b1c      	ldr	r3, [pc, #112]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	00db      	lsls	r3, r3, #3
 800484e:	429a      	cmp	r2, r3
 8004850:	d1eb      	bne.n	800482a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d010      	beq.n	8004880 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	4b14      	ldr	r3, [pc, #80]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	429a      	cmp	r2, r3
 800486c:	d208      	bcs.n	8004880 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800486e:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	f023 020f 	bic.w	r2, r3, #15
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	490e      	ldr	r1, [pc, #56]	@ (80048b4 <HAL_RCC_ClockConfig+0x244>)
 800487c:	4313      	orrs	r3, r2
 800487e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 030f 	and.w	r3, r3, #15
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d214      	bcs.n	80048b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488e:	4b08      	ldr	r3, [pc, #32]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f023 020f 	bic.w	r2, r3, #15
 8004896:	4906      	ldr	r1, [pc, #24]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800489e:	4b04      	ldr	r3, [pc, #16]	@ (80048b0 <HAL_RCC_ClockConfig+0x240>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 030f 	and.w	r3, r3, #15
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d005      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e086      	b.n	80049be <HAL_RCC_ClockConfig+0x34e>
 80048b0:	52002000 	.word	0x52002000
 80048b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d010      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	4b3f      	ldr	r3, [pc, #252]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d208      	bcs.n	80048e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80048d4:	4b3c      	ldr	r3, [pc, #240]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	4939      	ldr	r1, [pc, #228]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d010      	beq.n	8004914 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	695a      	ldr	r2, [r3, #20]
 80048f6:	4b34      	ldr	r3, [pc, #208]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048fe:	429a      	cmp	r2, r3
 8004900:	d208      	bcs.n	8004914 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004902:	4b31      	ldr	r3, [pc, #196]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	492e      	ldr	r1, [pc, #184]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004910:	4313      	orrs	r3, r2
 8004912:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0310 	and.w	r3, r3, #16
 800491c:	2b00      	cmp	r3, #0
 800491e:	d010      	beq.n	8004942 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	699a      	ldr	r2, [r3, #24]
 8004924:	4b28      	ldr	r3, [pc, #160]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800492c:	429a      	cmp	r2, r3
 800492e:	d208      	bcs.n	8004942 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004930:	4b25      	ldr	r3, [pc, #148]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004932:	69db      	ldr	r3, [r3, #28]
 8004934:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	4922      	ldr	r1, [pc, #136]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 800493e:	4313      	orrs	r3, r2
 8004940:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d010      	beq.n	8004970 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	69da      	ldr	r2, [r3, #28]
 8004952:	4b1d      	ldr	r3, [pc, #116]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800495a:	429a      	cmp	r2, r3
 800495c:	d208      	bcs.n	8004970 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800495e:	4b1a      	ldr	r3, [pc, #104]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	4917      	ldr	r1, [pc, #92]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 800496c:	4313      	orrs	r3, r2
 800496e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004970:	f000 f834 	bl	80049dc <HAL_RCC_GetSysClockFreq>
 8004974:	4602      	mov	r2, r0
 8004976:	4b14      	ldr	r3, [pc, #80]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	0a1b      	lsrs	r3, r3, #8
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	4912      	ldr	r1, [pc, #72]	@ (80049cc <HAL_RCC_ClockConfig+0x35c>)
 8004982:	5ccb      	ldrb	r3, [r1, r3]
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	fa22 f303 	lsr.w	r3, r2, r3
 800498c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800498e:	4b0e      	ldr	r3, [pc, #56]	@ (80049c8 <HAL_RCC_ClockConfig+0x358>)
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	4a0d      	ldr	r2, [pc, #52]	@ (80049cc <HAL_RCC_ClockConfig+0x35c>)
 8004998:	5cd3      	ldrb	r3, [r2, r3]
 800499a:	f003 031f 	and.w	r3, r3, #31
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
 80049a4:	4a0a      	ldr	r2, [pc, #40]	@ (80049d0 <HAL_RCC_ClockConfig+0x360>)
 80049a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049a8:	4a0a      	ldr	r2, [pc, #40]	@ (80049d4 <HAL_RCC_ClockConfig+0x364>)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80049ae:	4b0a      	ldr	r3, [pc, #40]	@ (80049d8 <HAL_RCC_ClockConfig+0x368>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fc fd08 	bl	80013c8 <HAL_InitTick>
 80049b8:	4603      	mov	r3, r0
 80049ba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	58024400 	.word	0x58024400
 80049cc:	08019b7c 	.word	0x08019b7c
 80049d0:	24000004 	.word	0x24000004
 80049d4:	24000000 	.word	0x24000000
 80049d8:	24000008 	.word	0x24000008

080049dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	b089      	sub	sp, #36	@ 0x24
 80049e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049e2:	4bb3      	ldr	r3, [pc, #716]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049ea:	2b18      	cmp	r3, #24
 80049ec:	f200 8155 	bhi.w	8004c9a <HAL_RCC_GetSysClockFreq+0x2be>
 80049f0:	a201      	add	r2, pc, #4	@ (adr r2, 80049f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f6:	bf00      	nop
 80049f8:	08004a5d 	.word	0x08004a5d
 80049fc:	08004c9b 	.word	0x08004c9b
 8004a00:	08004c9b 	.word	0x08004c9b
 8004a04:	08004c9b 	.word	0x08004c9b
 8004a08:	08004c9b 	.word	0x08004c9b
 8004a0c:	08004c9b 	.word	0x08004c9b
 8004a10:	08004c9b 	.word	0x08004c9b
 8004a14:	08004c9b 	.word	0x08004c9b
 8004a18:	08004a83 	.word	0x08004a83
 8004a1c:	08004c9b 	.word	0x08004c9b
 8004a20:	08004c9b 	.word	0x08004c9b
 8004a24:	08004c9b 	.word	0x08004c9b
 8004a28:	08004c9b 	.word	0x08004c9b
 8004a2c:	08004c9b 	.word	0x08004c9b
 8004a30:	08004c9b 	.word	0x08004c9b
 8004a34:	08004c9b 	.word	0x08004c9b
 8004a38:	08004a89 	.word	0x08004a89
 8004a3c:	08004c9b 	.word	0x08004c9b
 8004a40:	08004c9b 	.word	0x08004c9b
 8004a44:	08004c9b 	.word	0x08004c9b
 8004a48:	08004c9b 	.word	0x08004c9b
 8004a4c:	08004c9b 	.word	0x08004c9b
 8004a50:	08004c9b 	.word	0x08004c9b
 8004a54:	08004c9b 	.word	0x08004c9b
 8004a58:	08004a8f 	.word	0x08004a8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a5c:	4b94      	ldr	r3, [pc, #592]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d009      	beq.n	8004a7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a68:	4b91      	ldr	r3, [pc, #580]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	08db      	lsrs	r3, r3, #3
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	4a90      	ldr	r2, [pc, #576]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
 8004a78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004a7a:	e111      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a7c:	4b8d      	ldr	r3, [pc, #564]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a7e:	61bb      	str	r3, [r7, #24]
      break;
 8004a80:	e10e      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004a82:	4b8d      	ldr	r3, [pc, #564]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a84:	61bb      	str	r3, [r7, #24]
      break;
 8004a86:	e10b      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004a88:	4b8c      	ldr	r3, [pc, #560]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004a8a:	61bb      	str	r3, [r7, #24]
      break;
 8004a8c:	e108      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a8e:	4b88      	ldr	r3, [pc, #544]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a92:	f003 0303 	and.w	r3, r3, #3
 8004a96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004a98:	4b85      	ldr	r3, [pc, #532]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9c:	091b      	lsrs	r3, r3, #4
 8004a9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004aa2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004aa4:	4b82      	ldr	r3, [pc, #520]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004aae:	4b80      	ldr	r3, [pc, #512]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab2:	08db      	lsrs	r3, r3, #3
 8004ab4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	fb02 f303 	mul.w	r3, r2, r3
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 80e1 	beq.w	8004c94 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	f000 8083 	beq.w	8004be0 <HAL_RCC_GetSysClockFreq+0x204>
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	f200 80a1 	bhi.w	8004c24 <HAL_RCC_GetSysClockFreq+0x248>
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_RCC_GetSysClockFreq+0x114>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d056      	beq.n	8004b9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004aee:	e099      	b.n	8004c24 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004af0:	4b6f      	ldr	r3, [pc, #444]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0320 	and.w	r3, r3, #32
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d02d      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004afc:	4b6c      	ldr	r3, [pc, #432]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	08db      	lsrs	r3, r3, #3
 8004b02:	f003 0303 	and.w	r3, r3, #3
 8004b06:	4a6b      	ldr	r2, [pc, #428]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004b08:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	ee07 3a90 	vmov	s15, r3
 8004b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	ee07 3a90 	vmov	s15, r3
 8004b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b26:	4b62      	ldr	r3, [pc, #392]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2e:	ee07 3a90 	vmov	s15, r3
 8004b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b36:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004b56:	e087      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004cc4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b6a:	4b51      	ldr	r3, [pc, #324]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b72:	ee07 3a90 	vmov	s15, r3
 8004b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b9a:	e065      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	ee07 3a90 	vmov	s15, r3
 8004ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bae:	4b40      	ldr	r3, [pc, #256]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb6:	ee07 3a90 	vmov	s15, r3
 8004bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bc2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bde:	e043      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004ccc <HAL_RCC_GetSysClockFreq+0x2f0>
 8004bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfa:	ee07 3a90 	vmov	s15, r3
 8004bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c02:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c06:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c22:	e021      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	ee07 3a90 	vmov	s15, r3
 8004c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c36:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c3e:	ee07 3a90 	vmov	s15, r3
 8004c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c46:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c4a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c66:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6c:	0a5b      	lsrs	r3, r3, #9
 8004c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c72:	3301      	adds	r3, #1
 8004c74:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	ee07 3a90 	vmov	s15, r3
 8004c7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c80:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c8c:	ee17 3a90 	vmov	r3, s15
 8004c90:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004c92:	e005      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	61bb      	str	r3, [r7, #24]
      break;
 8004c98:	e002      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004c9a:	4b07      	ldr	r3, [pc, #28]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c9c:	61bb      	str	r3, [r7, #24]
      break;
 8004c9e:	bf00      	nop
  }

  return sysclockfreq;
 8004ca0:	69bb      	ldr	r3, [r7, #24]
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3724      	adds	r7, #36	@ 0x24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	58024400 	.word	0x58024400
 8004cb4:	03d09000 	.word	0x03d09000
 8004cb8:	003d0900 	.word	0x003d0900
 8004cbc:	017d7840 	.word	0x017d7840
 8004cc0:	46000000 	.word	0x46000000
 8004cc4:	4c742400 	.word	0x4c742400
 8004cc8:	4a742400 	.word	0x4a742400
 8004ccc:	4bbebc20 	.word	0x4bbebc20

08004cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cd6:	f7ff fe81 	bl	80049dc <HAL_RCC_GetSysClockFreq>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	4b10      	ldr	r3, [pc, #64]	@ (8004d20 <HAL_RCC_GetHCLKFreq+0x50>)
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	0a1b      	lsrs	r3, r3, #8
 8004ce2:	f003 030f 	and.w	r3, r3, #15
 8004ce6:	490f      	ldr	r1, [pc, #60]	@ (8004d24 <HAL_RCC_GetHCLKFreq+0x54>)
 8004ce8:	5ccb      	ldrb	r3, [r1, r3]
 8004cea:	f003 031f 	and.w	r3, r3, #31
 8004cee:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d20 <HAL_RCC_GetHCLKFreq+0x50>)
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	f003 030f 	and.w	r3, r3, #15
 8004cfc:	4a09      	ldr	r2, [pc, #36]	@ (8004d24 <HAL_RCC_GetHCLKFreq+0x54>)
 8004cfe:	5cd3      	ldrb	r3, [r2, r3]
 8004d00:	f003 031f 	and.w	r3, r3, #31
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0a:	4a07      	ldr	r2, [pc, #28]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x58>)
 8004d0c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d0e:	4a07      	ldr	r2, [pc, #28]	@ (8004d2c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004d14:	4b04      	ldr	r3, [pc, #16]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x58>)
 8004d16:	681b      	ldr	r3, [r3, #0]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3708      	adds	r7, #8
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	58024400 	.word	0x58024400
 8004d24:	08019b7c 	.word	0x08019b7c
 8004d28:	24000004 	.word	0x24000004
 8004d2c:	24000000 	.word	0x24000000

08004d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d34:	f7ff ffcc 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	4b06      	ldr	r3, [pc, #24]	@ (8004d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	091b      	lsrs	r3, r3, #4
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	4904      	ldr	r1, [pc, #16]	@ (8004d58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d46:	5ccb      	ldrb	r3, [r1, r3]
 8004d48:	f003 031f 	and.w	r3, r3, #31
 8004d4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	58024400 	.word	0x58024400
 8004d58:	08019b7c 	.word	0x08019b7c

08004d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004d60:	f7ff ffb6 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b06      	ldr	r3, [pc, #24]	@ (8004d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	0a1b      	lsrs	r3, r3, #8
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4904      	ldr	r1, [pc, #16]	@ (8004d84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	f003 031f 	and.w	r3, r3, #31
 8004d78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	58024400 	.word	0x58024400
 8004d84:	08019b7c 	.word	0x08019b7c

08004d88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	223f      	movs	r2, #63	@ 0x3f
 8004d96:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d98:	4b1a      	ldr	r3, [pc, #104]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f003 0207 	and.w	r2, r3, #7
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004da4:	4b17      	ldr	r3, [pc, #92]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004db0:	4b14      	ldr	r3, [pc, #80]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	f003 020f 	and.w	r2, r3, #15
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004dbc:	4b11      	ldr	r3, [pc, #68]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004dd6:	69db      	ldr	r3, [r3, #28]
 8004dd8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004de0:	4b08      	ldr	r3, [pc, #32]	@ (8004e04 <HAL_RCC_GetClockConfig+0x7c>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004dec:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <HAL_RCC_GetClockConfig+0x80>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 020f 	and.w	r2, r3, #15
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	601a      	str	r2, [r3, #0]
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr
 8004e04:	58024400 	.word	0x58024400
 8004e08:	52002000 	.word	0x52002000

08004e0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e10:	b0ca      	sub	sp, #296	@ 0x128
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e18:	2300      	movs	r3, #0
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004e30:	2500      	movs	r5, #0
 8004e32:	ea54 0305 	orrs.w	r3, r4, r5
 8004e36:	d049      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e42:	d02f      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004e44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e48:	d828      	bhi.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e4e:	d01a      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e54:	d822      	bhi.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004e5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e5e:	d007      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004e60:	e01c      	b.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e62:	4bb8      	ldr	r3, [pc, #736]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	4ab7      	ldr	r2, [pc, #732]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e6e:	e01a      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e74:	3308      	adds	r3, #8
 8004e76:	2102      	movs	r1, #2
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f001 fc8f 	bl	800679c <RCCEx_PLL2_Config>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e84:	e00f      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e8a:	3328      	adds	r3, #40	@ 0x28
 8004e8c:	2102      	movs	r1, #2
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f001 fd36 	bl	8006900 <RCCEx_PLL3_Config>
 8004e94:	4603      	mov	r3, r0
 8004e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004e9a:	e004      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ea2:	e000      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10a      	bne.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004eae:	4ba5      	ldr	r3, [pc, #660]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ebc:	4aa1      	ldr	r2, [pc, #644]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ebe:	430b      	orrs	r3, r1
 8004ec0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ec2:	e003      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004ed8:	f04f 0900 	mov.w	r9, #0
 8004edc:	ea58 0309 	orrs.w	r3, r8, r9
 8004ee0:	d047      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d82a      	bhi.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004eec:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef2:	bf00      	nop
 8004ef4:	08004f09 	.word	0x08004f09
 8004ef8:	08004f17 	.word	0x08004f17
 8004efc:	08004f2d 	.word	0x08004f2d
 8004f00:	08004f4b 	.word	0x08004f4b
 8004f04:	08004f4b 	.word	0x08004f4b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f08:	4b8e      	ldr	r3, [pc, #568]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	4a8d      	ldr	r2, [pc, #564]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f14:	e01a      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1a:	3308      	adds	r3, #8
 8004f1c:	2100      	movs	r1, #0
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 fc3c 	bl	800679c <RCCEx_PLL2_Config>
 8004f24:	4603      	mov	r3, r0
 8004f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f2a:	e00f      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f30:	3328      	adds	r3, #40	@ 0x28
 8004f32:	2100      	movs	r1, #0
 8004f34:	4618      	mov	r0, r3
 8004f36:	f001 fce3 	bl	8006900 <RCCEx_PLL3_Config>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004f40:	e004      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f48:	e000      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10a      	bne.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f54:	4b7b      	ldr	r3, [pc, #492]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f58:	f023 0107 	bic.w	r1, r3, #7
 8004f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f62:	4a78      	ldr	r2, [pc, #480]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f64:	430b      	orrs	r3, r1
 8004f66:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f68:	e003      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004f7e:	f04f 0b00 	mov.w	fp, #0
 8004f82:	ea5a 030b 	orrs.w	r3, sl, fp
 8004f86:	d04c      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f92:	d030      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f98:	d829      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f9c:	d02d      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004f9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fa0:	d825      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004fa2:	2b80      	cmp	r3, #128	@ 0x80
 8004fa4:	d018      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004fa6:	2b80      	cmp	r3, #128	@ 0x80
 8004fa8:	d821      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d002      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004fae:	2b40      	cmp	r3, #64	@ 0x40
 8004fb0:	d007      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004fb2:	e01c      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fb4:	4b63      	ldr	r3, [pc, #396]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	4a62      	ldr	r2, [pc, #392]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004fc0:	e01c      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	3308      	adds	r3, #8
 8004fc8:	2100      	movs	r1, #0
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f001 fbe6 	bl	800679c <RCCEx_PLL2_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004fd6:	e011      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	3328      	adds	r3, #40	@ 0x28
 8004fde:	2100      	movs	r1, #0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f001 fc8d 	bl	8006900 <RCCEx_PLL3_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004fec:	e006      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff4:	e002      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004ff6:	bf00      	nop
 8004ff8:	e000      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004ffa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ffc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10a      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005004:	4b4f      	ldr	r3, [pc, #316]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005008:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800500c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005012:	4a4c      	ldr	r2, [pc, #304]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005014:	430b      	orrs	r3, r1
 8005016:	6513      	str	r3, [r2, #80]	@ 0x50
 8005018:	e003      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800501e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800502e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005032:	2300      	movs	r3, #0
 8005034:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005038:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800503c:	460b      	mov	r3, r1
 800503e:	4313      	orrs	r3, r2
 8005040:	d053      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005046:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800504a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800504e:	d035      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005050:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005054:	d82e      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005056:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800505a:	d031      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800505c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005060:	d828      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005062:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005066:	d01a      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005068:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800506c:	d822      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005072:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005076:	d007      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005078:	e01c      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800507a:	4b32      	ldr	r3, [pc, #200]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800507c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800507e:	4a31      	ldr	r2, [pc, #196]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005084:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005086:	e01c      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	3308      	adds	r3, #8
 800508e:	2100      	movs	r1, #0
 8005090:	4618      	mov	r0, r3
 8005092:	f001 fb83 	bl	800679c <RCCEx_PLL2_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800509c:	e011      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800509e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a2:	3328      	adds	r3, #40	@ 0x28
 80050a4:	2100      	movs	r1, #0
 80050a6:	4618      	mov	r0, r3
 80050a8:	f001 fc2a 	bl	8006900 <RCCEx_PLL3_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050b2:	e006      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050ba:	e002      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80050c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10b      	bne.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80050ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80050d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80050da:	4a1a      	ldr	r2, [pc, #104]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050dc:	430b      	orrs	r3, r1
 80050de:	6593      	str	r3, [r2, #88]	@ 0x58
 80050e0:	e003      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80050f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80050fa:	2300      	movs	r3, #0
 80050fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005100:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005104:	460b      	mov	r3, r1
 8005106:	4313      	orrs	r3, r2
 8005108:	d056      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800510a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005112:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005116:	d038      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005118:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800511c:	d831      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800511e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005122:	d034      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005124:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005128:	d82b      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800512a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800512e:	d01d      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005130:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005134:	d825      	bhi.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005136:	2b00      	cmp	r3, #0
 8005138:	d006      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800513a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005140:	e01f      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005142:	bf00      	nop
 8005144:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005148:	4ba2      	ldr	r3, [pc, #648]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	4aa1      	ldr	r2, [pc, #644]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800514e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005152:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005154:	e01c      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	3308      	adds	r3, #8
 800515c:	2100      	movs	r1, #0
 800515e:	4618      	mov	r0, r3
 8005160:	f001 fb1c 	bl	800679c <RCCEx_PLL2_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800516a:	e011      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800516c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005170:	3328      	adds	r3, #40	@ 0x28
 8005172:	2100      	movs	r1, #0
 8005174:	4618      	mov	r0, r3
 8005176:	f001 fbc3 	bl	8006900 <RCCEx_PLL3_Config>
 800517a:	4603      	mov	r3, r0
 800517c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005180:	e006      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005188:	e002      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800518a:	bf00      	nop
 800518c:	e000      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800518e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10b      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005198:	4b8e      	ldr	r3, [pc, #568]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800519a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800519c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80051a8:	4a8a      	ldr	r2, [pc, #552]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051aa:	430b      	orrs	r3, r1
 80051ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ae:	e003      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80051b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80051c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80051c8:	2300      	movs	r3, #0
 80051ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80051ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80051d2:	460b      	mov	r3, r1
 80051d4:	4313      	orrs	r3, r2
 80051d6:	d03a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80051d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051de:	2b30      	cmp	r3, #48	@ 0x30
 80051e0:	d01f      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80051e2:	2b30      	cmp	r3, #48	@ 0x30
 80051e4:	d819      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80051e6:	2b20      	cmp	r3, #32
 80051e8:	d00c      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80051ea:	2b20      	cmp	r3, #32
 80051ec:	d815      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d019      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80051f2:	2b10      	cmp	r3, #16
 80051f4:	d111      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051f6:	4b77      	ldr	r3, [pc, #476]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fa:	4a76      	ldr	r2, [pc, #472]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005200:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005202:	e011      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005208:	3308      	adds	r3, #8
 800520a:	2102      	movs	r1, #2
 800520c:	4618      	mov	r0, r3
 800520e:	f001 fac5 	bl	800679c <RCCEx_PLL2_Config>
 8005212:	4603      	mov	r3, r0
 8005214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005218:	e006      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005220:	e002      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005222:	bf00      	nop
 8005224:	e000      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10a      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005230:	4b68      	ldr	r3, [pc, #416]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005234:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800523e:	4a65      	ldr	r2, [pc, #404]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005240:	430b      	orrs	r3, r1
 8005242:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005244:	e003      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800524e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005256:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800525a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800525e:	2300      	movs	r3, #0
 8005260:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005264:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005268:	460b      	mov	r3, r1
 800526a:	4313      	orrs	r3, r2
 800526c:	d051      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005274:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005278:	d035      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800527a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800527e:	d82e      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005280:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005284:	d031      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005286:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800528a:	d828      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800528c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005290:	d01a      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005292:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005296:	d822      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005298:	2b00      	cmp	r3, #0
 800529a:	d003      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800529c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a0:	d007      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80052a2:	e01c      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a4:	4b4b      	ldr	r3, [pc, #300]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	4a4a      	ldr	r2, [pc, #296]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80052b0:	e01c      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b6:	3308      	adds	r3, #8
 80052b8:	2100      	movs	r1, #0
 80052ba:	4618      	mov	r0, r3
 80052bc:	f001 fa6e 	bl	800679c <RCCEx_PLL2_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80052c6:	e011      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052cc:	3328      	adds	r3, #40	@ 0x28
 80052ce:	2100      	movs	r1, #0
 80052d0:	4618      	mov	r0, r3
 80052d2:	f001 fb15 	bl	8006900 <RCCEx_PLL3_Config>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80052dc:	e006      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052e4:	e002      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80052e6:	bf00      	nop
 80052e8:	e000      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80052ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10a      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80052f4:	4b37      	ldr	r3, [pc, #220]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80052fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005302:	4a34      	ldr	r2, [pc, #208]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005304:	430b      	orrs	r3, r1
 8005306:	6513      	str	r3, [r2, #80]	@ 0x50
 8005308:	e003      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800530a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800530e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800531e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005322:	2300      	movs	r3, #0
 8005324:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005328:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800532c:	460b      	mov	r3, r1
 800532e:	4313      	orrs	r3, r2
 8005330:	d056      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005336:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800533c:	d033      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800533e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005342:	d82c      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005344:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005348:	d02f      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800534a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800534e:	d826      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005350:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005354:	d02b      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005356:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800535a:	d820      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800535c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005360:	d012      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005362:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005366:	d81a      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005368:	2b00      	cmp	r3, #0
 800536a:	d022      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800536c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005370:	d115      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005376:	3308      	adds	r3, #8
 8005378:	2101      	movs	r1, #1
 800537a:	4618      	mov	r0, r3
 800537c:	f001 fa0e 	bl	800679c <RCCEx_PLL2_Config>
 8005380:	4603      	mov	r3, r0
 8005382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005386:	e015      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538c:	3328      	adds	r3, #40	@ 0x28
 800538e:	2101      	movs	r1, #1
 8005390:	4618      	mov	r0, r3
 8005392:	f001 fab5 	bl	8006900 <RCCEx_PLL3_Config>
 8005396:	4603      	mov	r3, r0
 8005398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800539c:	e00a      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a4:	e006      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053a6:	bf00      	nop
 80053a8:	e004      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053aa:	bf00      	nop
 80053ac:	e002      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053ae:	bf00      	nop
 80053b0:	e000      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80053b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d10d      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80053bc:	4b05      	ldr	r3, [pc, #20]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80053c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053ca:	4a02      	ldr	r2, [pc, #8]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053cc:	430b      	orrs	r3, r1
 80053ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80053d0:	e006      	b.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80053d2:	bf00      	nop
 80053d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80053e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80053ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053f0:	2300      	movs	r3, #0
 80053f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80053f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4313      	orrs	r3, r2
 80053fe:	d055      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005404:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005408:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800540c:	d033      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800540e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005412:	d82c      	bhi.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005418:	d02f      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800541a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541e:	d826      	bhi.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005420:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005424:	d02b      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005426:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800542a:	d820      	bhi.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800542c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005430:	d012      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005436:	d81a      	bhi.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005438:	2b00      	cmp	r3, #0
 800543a:	d022      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800543c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005440:	d115      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005446:	3308      	adds	r3, #8
 8005448:	2101      	movs	r1, #1
 800544a:	4618      	mov	r0, r3
 800544c:	f001 f9a6 	bl	800679c <RCCEx_PLL2_Config>
 8005450:	4603      	mov	r3, r0
 8005452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005456:	e015      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545c:	3328      	adds	r3, #40	@ 0x28
 800545e:	2101      	movs	r1, #1
 8005460:	4618      	mov	r0, r3
 8005462:	f001 fa4d 	bl	8006900 <RCCEx_PLL3_Config>
 8005466:	4603      	mov	r3, r0
 8005468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800546c:	e00a      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005474:	e006      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005476:	bf00      	nop
 8005478:	e004      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800547a:	bf00      	nop
 800547c:	e002      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800547e:	bf00      	nop
 8005480:	e000      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005482:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005488:	2b00      	cmp	r3, #0
 800548a:	d10b      	bne.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800548c:	4ba3      	ldr	r3, [pc, #652]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800548e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005490:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800549c:	4a9f      	ldr	r2, [pc, #636]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800549e:	430b      	orrs	r3, r1
 80054a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80054a2:	e003      	b.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80054b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80054bc:	2300      	movs	r3, #0
 80054be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80054c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80054c6:	460b      	mov	r3, r1
 80054c8:	4313      	orrs	r3, r2
 80054ca:	d037      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80054cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054d6:	d00e      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80054d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054dc:	d816      	bhi.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d018      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80054e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054e6:	d111      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054e8:	4b8c      	ldr	r3, [pc, #560]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ec:	4a8b      	ldr	r2, [pc, #556]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80054f4:	e00f      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	3308      	adds	r3, #8
 80054fc:	2101      	movs	r1, #1
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 f94c 	bl	800679c <RCCEx_PLL2_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800550a:	e004      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005512:	e000      	b.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10a      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800551e:	4b7f      	ldr	r3, [pc, #508]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005522:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800552c:	4a7b      	ldr	r2, [pc, #492]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800552e:	430b      	orrs	r3, r1
 8005530:	6513      	str	r3, [r2, #80]	@ 0x50
 8005532:	e003      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800553c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005548:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800554c:	2300      	movs	r3, #0
 800554e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005552:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005556:	460b      	mov	r3, r1
 8005558:	4313      	orrs	r3, r2
 800555a:	d039      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800555c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005562:	2b03      	cmp	r3, #3
 8005564:	d81c      	bhi.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005566:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	080055a9 	.word	0x080055a9
 8005570:	0800557d 	.word	0x0800557d
 8005574:	0800558b 	.word	0x0800558b
 8005578:	080055a9 	.word	0x080055a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800557c:	4b67      	ldr	r3, [pc, #412]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	4a66      	ldr	r2, [pc, #408]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005582:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005586:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005588:	e00f      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558e:	3308      	adds	r3, #8
 8005590:	2102      	movs	r1, #2
 8005592:	4618      	mov	r0, r3
 8005594:	f001 f902 	bl	800679c <RCCEx_PLL2_Config>
 8005598:	4603      	mov	r3, r0
 800559a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800559e:	e004      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055a6:	e000      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80055a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10a      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80055b2:	4b5a      	ldr	r3, [pc, #360]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b6:	f023 0103 	bic.w	r1, r3, #3
 80055ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c0:	4a56      	ldr	r2, [pc, #344]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c2:	430b      	orrs	r3, r1
 80055c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055c6:	e003      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80055dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055e0:	2300      	movs	r3, #0
 80055e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80055e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80055ea:	460b      	mov	r3, r1
 80055ec:	4313      	orrs	r3, r2
 80055ee:	f000 809f 	beq.w	8005730 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005720 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a4a      	ldr	r2, [pc, #296]	@ (8005720 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80055f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055fe:	f7fc f9c7 	bl	8001990 <HAL_GetTick>
 8005602:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005606:	e00b      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005608:	f7fc f9c2 	bl	8001990 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	2b64      	cmp	r3, #100	@ 0x64
 8005616:	d903      	bls.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800561e:	e005      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005620:	4b3f      	ldr	r3, [pc, #252]	@ (8005720 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0ed      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800562c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005630:	2b00      	cmp	r3, #0
 8005632:	d179      	bne.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005634:	4b39      	ldr	r3, [pc, #228]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005636:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005640:	4053      	eors	r3, r2
 8005642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005646:	2b00      	cmp	r3, #0
 8005648:	d015      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800564a:	4b34      	ldr	r3, [pc, #208]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800564c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800564e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005652:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005656:	4b31      	ldr	r3, [pc, #196]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565a:	4a30      	ldr	r2, [pc, #192]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800565c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005660:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005662:	4b2e      	ldr	r3, [pc, #184]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005666:	4a2d      	ldr	r2, [pc, #180]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800566c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800566e:	4a2b      	ldr	r2, [pc, #172]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005670:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005674:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800567e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005682:	d118      	bne.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005684:	f7fc f984 	bl	8001990 <HAL_GetTick>
 8005688:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800568c:	e00d      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800568e:	f7fc f97f 	bl	8001990 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005698:	1ad2      	subs	r2, r2, r3
 800569a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800569e:	429a      	cmp	r2, r3
 80056a0:	d903      	bls.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80056a8:	e005      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056aa:	4b1c      	ldr	r3, [pc, #112]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0eb      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80056b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d129      	bne.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056ce:	d10e      	bne.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80056d0:	4b12      	ldr	r3, [pc, #72]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80056d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80056e0:	091a      	lsrs	r2, r3, #4
 80056e2:	4b10      	ldr	r3, [pc, #64]	@ (8005724 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80056e4:	4013      	ands	r3, r2
 80056e6:	4a0d      	ldr	r2, [pc, #52]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056e8:	430b      	orrs	r3, r1
 80056ea:	6113      	str	r3, [r2, #16]
 80056ec:	e005      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80056ee:	4b0b      	ldr	r3, [pc, #44]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	4a0a      	ldr	r2, [pc, #40]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80056f8:	6113      	str	r3, [r2, #16]
 80056fa:	4b08      	ldr	r3, [pc, #32]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80056fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005702:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800570a:	4a04      	ldr	r2, [pc, #16]	@ (800571c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800570c:	430b      	orrs	r3, r1
 800570e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005710:	e00e      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005716:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800571a:	e009      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800571c:	58024400 	.word	0x58024400
 8005720:	58024800 	.word	0x58024800
 8005724:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800572c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005738:	f002 0301 	and.w	r3, r2, #1
 800573c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005740:	2300      	movs	r3, #0
 8005742:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005746:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800574a:	460b      	mov	r3, r1
 800574c:	4313      	orrs	r3, r2
 800574e:	f000 8089 	beq.w	8005864 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005756:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005758:	2b28      	cmp	r3, #40	@ 0x28
 800575a:	d86b      	bhi.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800575c:	a201      	add	r2, pc, #4	@ (adr r2, 8005764 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	0800583d 	.word	0x0800583d
 8005768:	08005835 	.word	0x08005835
 800576c:	08005835 	.word	0x08005835
 8005770:	08005835 	.word	0x08005835
 8005774:	08005835 	.word	0x08005835
 8005778:	08005835 	.word	0x08005835
 800577c:	08005835 	.word	0x08005835
 8005780:	08005835 	.word	0x08005835
 8005784:	08005809 	.word	0x08005809
 8005788:	08005835 	.word	0x08005835
 800578c:	08005835 	.word	0x08005835
 8005790:	08005835 	.word	0x08005835
 8005794:	08005835 	.word	0x08005835
 8005798:	08005835 	.word	0x08005835
 800579c:	08005835 	.word	0x08005835
 80057a0:	08005835 	.word	0x08005835
 80057a4:	0800581f 	.word	0x0800581f
 80057a8:	08005835 	.word	0x08005835
 80057ac:	08005835 	.word	0x08005835
 80057b0:	08005835 	.word	0x08005835
 80057b4:	08005835 	.word	0x08005835
 80057b8:	08005835 	.word	0x08005835
 80057bc:	08005835 	.word	0x08005835
 80057c0:	08005835 	.word	0x08005835
 80057c4:	0800583d 	.word	0x0800583d
 80057c8:	08005835 	.word	0x08005835
 80057cc:	08005835 	.word	0x08005835
 80057d0:	08005835 	.word	0x08005835
 80057d4:	08005835 	.word	0x08005835
 80057d8:	08005835 	.word	0x08005835
 80057dc:	08005835 	.word	0x08005835
 80057e0:	08005835 	.word	0x08005835
 80057e4:	0800583d 	.word	0x0800583d
 80057e8:	08005835 	.word	0x08005835
 80057ec:	08005835 	.word	0x08005835
 80057f0:	08005835 	.word	0x08005835
 80057f4:	08005835 	.word	0x08005835
 80057f8:	08005835 	.word	0x08005835
 80057fc:	08005835 	.word	0x08005835
 8005800:	08005835 	.word	0x08005835
 8005804:	0800583d 	.word	0x0800583d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800580c:	3308      	adds	r3, #8
 800580e:	2101      	movs	r1, #1
 8005810:	4618      	mov	r0, r3
 8005812:	f000 ffc3 	bl	800679c <RCCEx_PLL2_Config>
 8005816:	4603      	mov	r3, r0
 8005818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800581c:	e00f      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800581e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005822:	3328      	adds	r3, #40	@ 0x28
 8005824:	2101      	movs	r1, #1
 8005826:	4618      	mov	r0, r3
 8005828:	f001 f86a 	bl	8006900 <RCCEx_PLL3_Config>
 800582c:	4603      	mov	r3, r0
 800582e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005832:	e004      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800583a:	e000      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800583c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800583e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10a      	bne.n	800585c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005846:	4bbf      	ldr	r3, [pc, #764]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800584e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005852:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005854:	4abb      	ldr	r2, [pc, #748]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005856:	430b      	orrs	r3, r1
 8005858:	6553      	str	r3, [r2, #84]	@ 0x54
 800585a:	e003      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800585c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f002 0302 	and.w	r3, r2, #2
 8005870:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005874:	2300      	movs	r3, #0
 8005876:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800587a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800587e:	460b      	mov	r3, r1
 8005880:	4313      	orrs	r3, r2
 8005882:	d041      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005888:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800588a:	2b05      	cmp	r3, #5
 800588c:	d824      	bhi.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800588e:	a201      	add	r2, pc, #4	@ (adr r2, 8005894 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005894:	080058e1 	.word	0x080058e1
 8005898:	080058ad 	.word	0x080058ad
 800589c:	080058c3 	.word	0x080058c3
 80058a0:	080058e1 	.word	0x080058e1
 80058a4:	080058e1 	.word	0x080058e1
 80058a8:	080058e1 	.word	0x080058e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b0:	3308      	adds	r3, #8
 80058b2:	2101      	movs	r1, #1
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 ff71 	bl	800679c <RCCEx_PLL2_Config>
 80058ba:	4603      	mov	r3, r0
 80058bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80058c0:	e00f      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c6:	3328      	adds	r3, #40	@ 0x28
 80058c8:	2101      	movs	r1, #1
 80058ca:	4618      	mov	r0, r3
 80058cc:	f001 f818 	bl	8006900 <RCCEx_PLL3_Config>
 80058d0:	4603      	mov	r3, r0
 80058d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80058d6:	e004      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058de:	e000      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80058e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10a      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058ea:	4b96      	ldr	r3, [pc, #600]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ee:	f023 0107 	bic.w	r1, r3, #7
 80058f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058f8:	4a92      	ldr	r2, [pc, #584]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058fa:	430b      	orrs	r3, r1
 80058fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80058fe:	e003      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005900:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005904:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005910:	f002 0304 	and.w	r3, r2, #4
 8005914:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005918:	2300      	movs	r3, #0
 800591a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800591e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005922:	460b      	mov	r3, r1
 8005924:	4313      	orrs	r3, r2
 8005926:	d044      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005930:	2b05      	cmp	r3, #5
 8005932:	d825      	bhi.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005934:	a201      	add	r2, pc, #4	@ (adr r2, 800593c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593a:	bf00      	nop
 800593c:	08005989 	.word	0x08005989
 8005940:	08005955 	.word	0x08005955
 8005944:	0800596b 	.word	0x0800596b
 8005948:	08005989 	.word	0x08005989
 800594c:	08005989 	.word	0x08005989
 8005950:	08005989 	.word	0x08005989
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005958:	3308      	adds	r3, #8
 800595a:	2101      	movs	r1, #1
 800595c:	4618      	mov	r0, r3
 800595e:	f000 ff1d 	bl	800679c <RCCEx_PLL2_Config>
 8005962:	4603      	mov	r3, r0
 8005964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005968:	e00f      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	3328      	adds	r3, #40	@ 0x28
 8005970:	2101      	movs	r1, #1
 8005972:	4618      	mov	r0, r3
 8005974:	f000 ffc4 	bl	8006900 <RCCEx_PLL3_Config>
 8005978:	4603      	mov	r3, r0
 800597a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800597e:	e004      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005986:	e000      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10b      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005992:	4b6c      	ldr	r3, [pc, #432]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005996:	f023 0107 	bic.w	r1, r3, #7
 800599a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059a2:	4a68      	ldr	r2, [pc, #416]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059a4:	430b      	orrs	r3, r1
 80059a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80059a8:	e003      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ba:	f002 0320 	and.w	r3, r2, #32
 80059be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059c2:	2300      	movs	r3, #0
 80059c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059cc:	460b      	mov	r3, r1
 80059ce:	4313      	orrs	r3, r2
 80059d0:	d055      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80059d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059de:	d033      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80059e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059e4:	d82c      	bhi.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ea:	d02f      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80059ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059f0:	d826      	bhi.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059f6:	d02b      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80059f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80059fc:	d820      	bhi.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80059fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a02:	d012      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005a04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a08:	d81a      	bhi.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d022      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005a0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a12:	d115      	bne.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a18:	3308      	adds	r3, #8
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f000 febd 	bl	800679c <RCCEx_PLL2_Config>
 8005a22:	4603      	mov	r3, r0
 8005a24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005a28:	e015      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2e:	3328      	adds	r3, #40	@ 0x28
 8005a30:	2102      	movs	r1, #2
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 ff64 	bl	8006900 <RCCEx_PLL3_Config>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005a3e:	e00a      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a46:	e006      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a48:	bf00      	nop
 8005a4a:	e004      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a4c:	bf00      	nop
 8005a4e:	e002      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a50:	bf00      	nop
 8005a52:	e000      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10b      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a5e:	4b39      	ldr	r3, [pc, #228]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a62:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6e:	4a35      	ldr	r2, [pc, #212]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a70:	430b      	orrs	r3, r1
 8005a72:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a74:	e003      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a86:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a8e:	2300      	movs	r3, #0
 8005a90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005a94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	d058      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005aa6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005aaa:	d033      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005aac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ab0:	d82c      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ab6:	d02f      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005abc:	d826      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005abe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ac2:	d02b      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005ac4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ac8:	d820      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ace:	d012      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005ad0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ad4:	d81a      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d022      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005ada:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ade:	d115      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ae4:	3308      	adds	r3, #8
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f000 fe57 	bl	800679c <RCCEx_PLL2_Config>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005af4:	e015      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afa:	3328      	adds	r3, #40	@ 0x28
 8005afc:	2102      	movs	r1, #2
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 fefe 	bl	8006900 <RCCEx_PLL3_Config>
 8005b04:	4603      	mov	r3, r0
 8005b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b12:	e006      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b14:	bf00      	nop
 8005b16:	e004      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b18:	bf00      	nop
 8005b1a:	e002      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b1c:	bf00      	nop
 8005b1e:	e000      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005b20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10e      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b2a:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b2e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b3a:	4a02      	ldr	r2, [pc, #8]	@ (8005b44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b40:	e006      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005b42:	bf00      	nop
 8005b44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b60:	2300      	movs	r3, #0
 8005b62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	d055      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b78:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b7c:	d033      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005b7e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005b82:	d82c      	bhi.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b88:	d02f      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8e:	d826      	bhi.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b90:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b94:	d02b      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005b96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005b9a:	d820      	bhi.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ba0:	d012      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005ba2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ba6:	d81a      	bhi.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d022      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bb0:	d115      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	2100      	movs	r1, #0
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fdee 	bl	800679c <RCCEx_PLL2_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005bc6:	e015      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bcc:	3328      	adds	r3, #40	@ 0x28
 8005bce:	2102      	movs	r1, #2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 fe95 	bl	8006900 <RCCEx_PLL3_Config>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005bdc:	e00a      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005be4:	e006      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005be6:	bf00      	nop
 8005be8:	e004      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bea:	bf00      	nop
 8005bec:	e002      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bee:	bf00      	nop
 8005bf0:	e000      	b.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005bf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10b      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005bfc:	4ba1      	ldr	r3, [pc, #644]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c00:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c0c:	4a9d      	ldr	r2, [pc, #628]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c0e:	430b      	orrs	r3, r1
 8005c10:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c12:	e003      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	f002 0308 	and.w	r3, r2, #8
 8005c28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005c36:	460b      	mov	r3, r1
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	d01e      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c48:	d10c      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c4e:	3328      	adds	r3, #40	@ 0x28
 8005c50:	2102      	movs	r1, #2
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 fe54 	bl	8006900 <RCCEx_PLL3_Config>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d002      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005c64:	4b87      	ldr	r3, [pc, #540]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c68:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c74:	4a83      	ldr	r2, [pc, #524]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c76:	430b      	orrs	r3, r1
 8005c78:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c82:	f002 0310 	and.w	r3, r2, #16
 8005c86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c90:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005c94:	460b      	mov	r3, r1
 8005c96:	4313      	orrs	r3, r2
 8005c98:	d01e      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ca6:	d10c      	bne.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cac:	3328      	adds	r3, #40	@ 0x28
 8005cae:	2102      	movs	r1, #2
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f000 fe25 	bl	8006900 <RCCEx_PLL3_Config>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005cc2:	4b70      	ldr	r3, [pc, #448]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cd2:	4a6c      	ldr	r2, [pc, #432]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005ce4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	d03e      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d04:	d022      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005d06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d0a:	d81b      	bhi.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d14:	d00b      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005d16:	e015      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1c:	3308      	adds	r3, #8
 8005d1e:	2100      	movs	r1, #0
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 fd3b 	bl	800679c <RCCEx_PLL2_Config>
 8005d26:	4603      	mov	r3, r0
 8005d28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005d2c:	e00f      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d32:	3328      	adds	r3, #40	@ 0x28
 8005d34:	2102      	movs	r1, #2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fde2 	bl	8006900 <RCCEx_PLL3_Config>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005d42:	e004      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d4a:	e000      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005d4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d56:	4b4b      	ldr	r3, [pc, #300]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005d66:	4a47      	ldr	r2, [pc, #284]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d6c:	e003      	b.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005d82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d84:	2300      	movs	r3, #0
 8005d86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	d03b      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d9e:	d01f      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005da0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005da4:	d818      	bhi.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005da6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005daa:	d003      	beq.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005dac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005db0:	d007      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005db2:	e011      	b.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005db4:	4b33      	ldr	r3, [pc, #204]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db8:	4a32      	ldr	r2, [pc, #200]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005dc0:	e00f      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc6:	3328      	adds	r3, #40	@ 0x28
 8005dc8:	2101      	movs	r1, #1
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 fd98 	bl	8006900 <RCCEx_PLL3_Config>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005dd6:	e004      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dde:	e000      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005de0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10b      	bne.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dea:	4b26      	ldr	r3, [pc, #152]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dfa:	4a22      	ldr	r2, [pc, #136]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dfc:	430b      	orrs	r3, r1
 8005dfe:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e00:	e003      	b.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005e16:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e18:	2300      	movs	r3, #0
 8005e1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005e20:	460b      	mov	r3, r1
 8005e22:	4313      	orrs	r3, r2
 8005e24:	d034      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d003      	beq.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e34:	d007      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005e36:	e011      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e38:	4b12      	ldr	r3, [pc, #72]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3c:	4a11      	ldr	r2, [pc, #68]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e44:	e00e      	b.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4a:	3308      	adds	r3, #8
 8005e4c:	2102      	movs	r1, #2
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fca4 	bl	800679c <RCCEx_PLL2_Config>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005e5a:	e003      	b.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10d      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005e6c:	4b05      	ldr	r3, [pc, #20]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e7a:	4a02      	ldr	r2, [pc, #8]	@ (8005e84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e7c:	430b      	orrs	r3, r1
 8005e7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e80:	e006      	b.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005e82:	bf00      	nop
 8005e84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ea2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	d00c      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb0:	3328      	adds	r3, #40	@ 0x28
 8005eb2:	2102      	movs	r1, #2
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fd23 	bl	8006900 <RCCEx_PLL3_Config>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d002      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ece:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005ed2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ed8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005edc:	460b      	mov	r3, r1
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	d038      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005eee:	d018      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005ef0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ef4:	d811      	bhi.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005efa:	d014      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f00:	d80b      	bhi.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d011      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f0a:	d106      	bne.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f0c:	4bc3      	ldr	r3, [pc, #780]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f10:	4ac2      	ldr	r2, [pc, #776]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005f18:	e008      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f20:	e004      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f22:	bf00      	nop
 8005f24:	e002      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f26:	bf00      	nop
 8005f28:	e000      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005f2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10b      	bne.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f34:	4bb9      	ldr	r3, [pc, #740]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f44:	4ab5      	ldr	r2, [pc, #724]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f46:	430b      	orrs	r3, r1
 8005f48:	6553      	str	r3, [r2, #84]	@ 0x54
 8005f4a:	e003      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005f60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f62:	2300      	movs	r3, #0
 8005f64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	d009      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005f70:	4baa      	ldr	r3, [pc, #680]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f74:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f7e:	4aa7      	ldr	r2, [pc, #668]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f80:	430b      	orrs	r3, r1
 8005f82:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005f90:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f92:	2300      	movs	r3, #0
 8005f94:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f96:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	d00a      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005fa0:	4b9e      	ldr	r3, [pc, #632]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005fb0:	4a9a      	ldr	r2, [pc, #616]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fb2:	430b      	orrs	r3, r1
 8005fb4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fbe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fc8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	d009      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005fd2:	4b92      	ldr	r3, [pc, #584]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fe0:	4a8e      	ldr	r2, [pc, #568]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fe2:	430b      	orrs	r3, r1
 8005fe4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005ff2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ff8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	4313      	orrs	r3, r2
 8006000:	d00e      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006002:	4b86      	ldr	r3, [pc, #536]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	4a85      	ldr	r2, [pc, #532]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006008:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800600c:	6113      	str	r3, [r2, #16]
 800600e:	4b83      	ldr	r3, [pc, #524]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006010:	6919      	ldr	r1, [r3, #16]
 8006012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006016:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800601a:	4a80      	ldr	r2, [pc, #512]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800601c:	430b      	orrs	r3, r1
 800601e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006028:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800602c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800602e:	2300      	movs	r3, #0
 8006030:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006032:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006036:	460b      	mov	r3, r1
 8006038:	4313      	orrs	r3, r2
 800603a:	d009      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800603c:	4b77      	ldr	r3, [pc, #476]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800603e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006040:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800604a:	4a74      	ldr	r2, [pc, #464]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800604c:	430b      	orrs	r3, r1
 800604e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006058:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800605c:	633b      	str	r3, [r7, #48]	@ 0x30
 800605e:	2300      	movs	r3, #0
 8006060:	637b      	str	r3, [r7, #52]	@ 0x34
 8006062:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006066:	460b      	mov	r3, r1
 8006068:	4313      	orrs	r3, r2
 800606a:	d00a      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800606c:	4b6b      	ldr	r3, [pc, #428]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800606e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006070:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800607c:	4a67      	ldr	r2, [pc, #412]	@ (800621c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800607e:	430b      	orrs	r3, r1
 8006080:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608a:	2100      	movs	r1, #0
 800608c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006094:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006098:	460b      	mov	r3, r1
 800609a:	4313      	orrs	r3, r2
 800609c:	d011      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800609e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a2:	3308      	adds	r3, #8
 80060a4:	2100      	movs	r1, #0
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 fb78 	bl	800679c <RCCEx_PLL2_Config>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80060b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80060c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ca:	2100      	movs	r1, #0
 80060cc:	6239      	str	r1, [r7, #32]
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80060d8:	460b      	mov	r3, r1
 80060da:	4313      	orrs	r3, r2
 80060dc:	d011      	beq.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80060de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e2:	3308      	adds	r3, #8
 80060e4:	2101      	movs	r1, #1
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 fb58 	bl	800679c <RCCEx_PLL2_Config>
 80060ec:	4603      	mov	r3, r0
 80060ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80060f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610a:	2100      	movs	r1, #0
 800610c:	61b9      	str	r1, [r7, #24]
 800610e:	f003 0304 	and.w	r3, r3, #4
 8006112:	61fb      	str	r3, [r7, #28]
 8006114:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006118:	460b      	mov	r3, r1
 800611a:	4313      	orrs	r3, r2
 800611c:	d011      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800611e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006122:	3308      	adds	r3, #8
 8006124:	2102      	movs	r1, #2
 8006126:	4618      	mov	r0, r3
 8006128:	f000 fb38 	bl	800679c <RCCEx_PLL2_Config>
 800612c:	4603      	mov	r3, r0
 800612e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800613a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800613e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614a:	2100      	movs	r1, #0
 800614c:	6139      	str	r1, [r7, #16]
 800614e:	f003 0308 	and.w	r3, r3, #8
 8006152:	617b      	str	r3, [r7, #20]
 8006154:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006158:	460b      	mov	r3, r1
 800615a:	4313      	orrs	r3, r2
 800615c:	d011      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800615e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006162:	3328      	adds	r3, #40	@ 0x28
 8006164:	2100      	movs	r1, #0
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fbca 	bl	8006900 <RCCEx_PLL3_Config>
 800616c:	4603      	mov	r3, r0
 800616e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800617e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618a:	2100      	movs	r1, #0
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	f003 0310 	and.w	r3, r3, #16
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006198:	460b      	mov	r3, r1
 800619a:	4313      	orrs	r3, r2
 800619c:	d011      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800619e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a2:	3328      	adds	r3, #40	@ 0x28
 80061a4:	2101      	movs	r1, #1
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fbaa 	bl	8006900 <RCCEx_PLL3_Config>
 80061ac:	4603      	mov	r3, r0
 80061ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80061c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ca:	2100      	movs	r1, #0
 80061cc:	6039      	str	r1, [r7, #0]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	607b      	str	r3, [r7, #4]
 80061d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80061d8:	460b      	mov	r3, r1
 80061da:	4313      	orrs	r3, r2
 80061dc:	d011      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80061de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061e2:	3328      	adds	r3, #40	@ 0x28
 80061e4:	2102      	movs	r1, #2
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fb8a 	bl	8006900 <RCCEx_PLL3_Config>
 80061ec:	4603      	mov	r3, r0
 80061ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006202:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	e000      	b.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
}
 8006210:	4618      	mov	r0, r3
 8006212:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006216:	46bd      	mov	sp, r7
 8006218:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800621c:	58024400 	.word	0x58024400

08006220 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006224:	f7fe fd54 	bl	8004cd0 <HAL_RCC_GetHCLKFreq>
 8006228:	4602      	mov	r2, r0
 800622a:	4b06      	ldr	r3, [pc, #24]	@ (8006244 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	091b      	lsrs	r3, r3, #4
 8006230:	f003 0307 	and.w	r3, r3, #7
 8006234:	4904      	ldr	r1, [pc, #16]	@ (8006248 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006236:	5ccb      	ldrb	r3, [r1, r3]
 8006238:	f003 031f 	and.w	r3, r3, #31
 800623c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006240:	4618      	mov	r0, r3
 8006242:	bd80      	pop	{r7, pc}
 8006244:	58024400 	.word	0x58024400
 8006248:	08019b7c 	.word	0x08019b7c

0800624c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800624c:	b480      	push	{r7}
 800624e:	b089      	sub	sp, #36	@ 0x24
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006254:	4ba1      	ldr	r3, [pc, #644]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006258:	f003 0303 	and.w	r3, r3, #3
 800625c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800625e:	4b9f      	ldr	r3, [pc, #636]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006262:	0b1b      	lsrs	r3, r3, #12
 8006264:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006268:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800626a:	4b9c      	ldr	r3, [pc, #624]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	091b      	lsrs	r3, r3, #4
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006276:	4b99      	ldr	r3, [pc, #612]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627a:	08db      	lsrs	r3, r3, #3
 800627c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	ee07 3a90 	vmov	s15, r3
 800628a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800628e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 8111 	beq.w	80064bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	2b02      	cmp	r3, #2
 800629e:	f000 8083 	beq.w	80063a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	f200 80a1 	bhi.w	80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d003      	beq.n	80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d056      	beq.n	8006364 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80062b6:	e099      	b.n	80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062b8:	4b88      	ldr	r3, [pc, #544]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0320 	and.w	r3, r3, #32
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d02d      	beq.n	8006320 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062c4:	4b85      	ldr	r3, [pc, #532]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	08db      	lsrs	r3, r3, #3
 80062ca:	f003 0303 	and.w	r3, r3, #3
 80062ce:	4a84      	ldr	r2, [pc, #528]	@ (80064e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80062d0:	fa22 f303 	lsr.w	r3, r2, r3
 80062d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	ee07 3a90 	vmov	s15, r3
 80062dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ee:	4b7b      	ldr	r3, [pc, #492]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006302:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80064e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800630a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800630e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800631a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800631e:	e087      	b.n	8006430 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	ee07 3a90 	vmov	s15, r3
 8006326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800632a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80064e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800632e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006332:	4b6a      	ldr	r3, [pc, #424]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800633a:	ee07 3a90 	vmov	s15, r3
 800633e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006342:	ed97 6a03 	vldr	s12, [r7, #12]
 8006346:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80064e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800634a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800634e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006352:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800635a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800635e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006362:	e065      	b.n	8006430 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	ee07 3a90 	vmov	s15, r3
 800636a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800636e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80064ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006376:	4b59      	ldr	r3, [pc, #356]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800637e:	ee07 3a90 	vmov	s15, r3
 8006382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006386:	ed97 6a03 	vldr	s12, [r7, #12]
 800638a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80064e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800638e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006396:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800639a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800639e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063a6:	e043      	b.n	8006430 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80064f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80063b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ba:	4b48      	ldr	r3, [pc, #288]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c2:	ee07 3a90 	vmov	s15, r3
 80063c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80063ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80064e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80063d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ea:	e021      	b.n	8006430 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	ee07 3a90 	vmov	s15, r3
 80063f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80064ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80063fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063fe:	4b37      	ldr	r3, [pc, #220]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006406:	ee07 3a90 	vmov	s15, r3
 800640a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800640e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006412:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80064e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800641a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800641e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800642a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800642e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006430:	4b2a      	ldr	r3, [pc, #168]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006434:	0a5b      	lsrs	r3, r3, #9
 8006436:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006442:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006446:	ee37 7a87 	vadd.f32	s14, s15, s14
 800644a:	edd7 6a07 	vldr	s13, [r7, #28]
 800644e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006452:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006456:	ee17 2a90 	vmov	r2, s15
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800645e:	4b1f      	ldr	r3, [pc, #124]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006462:	0c1b      	lsrs	r3, r3, #16
 8006464:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006468:	ee07 3a90 	vmov	s15, r3
 800646c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006470:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006474:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006478:	edd7 6a07 	vldr	s13, [r7, #28]
 800647c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006480:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006484:	ee17 2a90 	vmov	r2, s15
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800648c:	4b13      	ldr	r3, [pc, #76]	@ (80064dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800648e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006490:	0e1b      	lsrs	r3, r3, #24
 8006492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006496:	ee07 3a90 	vmov	s15, r3
 800649a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800649e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80064aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064b2:	ee17 2a90 	vmov	r2, s15
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80064ba:	e008      	b.n	80064ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	609a      	str	r2, [r3, #8]
}
 80064ce:	bf00      	nop
 80064d0:	3724      	adds	r7, #36	@ 0x24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	58024400 	.word	0x58024400
 80064e0:	03d09000 	.word	0x03d09000
 80064e4:	46000000 	.word	0x46000000
 80064e8:	4c742400 	.word	0x4c742400
 80064ec:	4a742400 	.word	0x4a742400
 80064f0:	4bbebc20 	.word	0x4bbebc20

080064f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b089      	sub	sp, #36	@ 0x24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80064fc:	4ba1      	ldr	r3, [pc, #644]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006500:	f003 0303 	and.w	r3, r3, #3
 8006504:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006506:	4b9f      	ldr	r3, [pc, #636]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800650a:	0d1b      	lsrs	r3, r3, #20
 800650c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006510:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006512:	4b9c      	ldr	r3, [pc, #624]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006516:	0a1b      	lsrs	r3, r3, #8
 8006518:	f003 0301 	and.w	r3, r3, #1
 800651c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800651e:	4b99      	ldr	r3, [pc, #612]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006522:	08db      	lsrs	r3, r3, #3
 8006524:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	fb02 f303 	mul.w	r3, r2, r3
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006536:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 8111 	beq.w	8006764 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	2b02      	cmp	r3, #2
 8006546:	f000 8083 	beq.w	8006650 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	2b02      	cmp	r3, #2
 800654e:	f200 80a1 	bhi.w	8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d003      	beq.n	8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d056      	beq.n	800660c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800655e:	e099      	b.n	8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006560:	4b88      	ldr	r3, [pc, #544]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0320 	and.w	r3, r3, #32
 8006568:	2b00      	cmp	r3, #0
 800656a:	d02d      	beq.n	80065c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800656c:	4b85      	ldr	r3, [pc, #532]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	08db      	lsrs	r3, r3, #3
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	4a84      	ldr	r2, [pc, #528]	@ (8006788 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006578:	fa22 f303 	lsr.w	r3, r2, r3
 800657c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	ee07 3a90 	vmov	s15, r3
 8006584:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	ee07 3a90 	vmov	s15, r3
 800658e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006596:	4b7b      	ldr	r3, [pc, #492]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800678c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80065c6:	e087      	b.n	80066d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	ee07 3a90 	vmov	s15, r3
 80065ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006790 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80065d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065da:	4b6a      	ldr	r3, [pc, #424]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800678c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800660a:	e065      	b.n	80066d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	ee07 3a90 	vmov	s15, r3
 8006612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006616:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006794 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800661a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800661e:	4b59      	ldr	r3, [pc, #356]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006626:	ee07 3a90 	vmov	s15, r3
 800662a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800662e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006632:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800678c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800663a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800663e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800664a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800664e:	e043      	b.n	80066d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	ee07 3a90 	vmov	s15, r3
 8006656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800665a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006798 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800665e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006662:	4b48      	ldr	r3, [pc, #288]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800666a:	ee07 3a90 	vmov	s15, r3
 800666e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006672:	ed97 6a03 	vldr	s12, [r7, #12]
 8006676:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800678c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800667a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800667e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006682:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800668a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800668e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006692:	e021      	b.n	80066d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	ee07 3a90 	vmov	s15, r3
 800669a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006794 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80066a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066a6:	4b37      	ldr	r3, [pc, #220]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ae:	ee07 3a90 	vmov	s15, r3
 80066b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80066ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800678c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80066be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80066d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066dc:	0a5b      	lsrs	r3, r3, #9
 80066de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80066f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066fe:	ee17 2a90 	vmov	r2, s15
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006706:	4b1f      	ldr	r3, [pc, #124]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670a:	0c1b      	lsrs	r3, r3, #16
 800670c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006710:	ee07 3a90 	vmov	s15, r3
 8006714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006718:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800671c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006720:	edd7 6a07 	vldr	s13, [r7, #28]
 8006724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800672c:	ee17 2a90 	vmov	r2, s15
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006734:	4b13      	ldr	r3, [pc, #76]	@ (8006784 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006738:	0e1b      	lsrs	r3, r3, #24
 800673a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006746:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800674a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800674e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800675a:	ee17 2a90 	vmov	r2, s15
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006762:	e008      	b.n	8006776 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	609a      	str	r2, [r3, #8]
}
 8006776:	bf00      	nop
 8006778:	3724      	adds	r7, #36	@ 0x24
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	58024400 	.word	0x58024400
 8006788:	03d09000 	.word	0x03d09000
 800678c:	46000000 	.word	0x46000000
 8006790:	4c742400 	.word	0x4c742400
 8006794:	4a742400 	.word	0x4a742400
 8006798:	4bbebc20 	.word	0x4bbebc20

0800679c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067aa:	4b53      	ldr	r3, [pc, #332]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	2b03      	cmp	r3, #3
 80067b4:	d101      	bne.n	80067ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e099      	b.n	80068ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80067ba:	4b4f      	ldr	r3, [pc, #316]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a4e      	ldr	r2, [pc, #312]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80067c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067c6:	f7fb f8e3 	bl	8001990 <HAL_GetTick>
 80067ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80067cc:	e008      	b.n	80067e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80067ce:	f7fb f8df 	bl	8001990 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	2b02      	cmp	r3, #2
 80067da:	d901      	bls.n	80067e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	e086      	b.n	80068ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80067e0:	4b45      	ldr	r3, [pc, #276]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1f0      	bne.n	80067ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80067ec:	4b42      	ldr	r3, [pc, #264]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	031b      	lsls	r3, r3, #12
 80067fa:	493f      	ldr	r1, [pc, #252]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	3b01      	subs	r3, #1
 8006806:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	3b01      	subs	r3, #1
 8006810:	025b      	lsls	r3, r3, #9
 8006812:	b29b      	uxth	r3, r3
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	3b01      	subs	r3, #1
 800681c:	041b      	lsls	r3, r3, #16
 800681e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006822:	431a      	orrs	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	3b01      	subs	r3, #1
 800682a:	061b      	lsls	r3, r3, #24
 800682c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006830:	4931      	ldr	r1, [pc, #196]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006832:	4313      	orrs	r3, r2
 8006834:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006836:	4b30      	ldr	r3, [pc, #192]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	492d      	ldr	r1, [pc, #180]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006844:	4313      	orrs	r3, r2
 8006846:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006848:	4b2b      	ldr	r3, [pc, #172]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	f023 0220 	bic.w	r2, r3, #32
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	4928      	ldr	r1, [pc, #160]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006856:	4313      	orrs	r3, r2
 8006858:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800685a:	4b27      	ldr	r3, [pc, #156]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 800685c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685e:	4a26      	ldr	r2, [pc, #152]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006860:	f023 0310 	bic.w	r3, r3, #16
 8006864:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006866:	4b24      	ldr	r3, [pc, #144]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006868:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800686a:	4b24      	ldr	r3, [pc, #144]	@ (80068fc <RCCEx_PLL2_Config+0x160>)
 800686c:	4013      	ands	r3, r2
 800686e:	687a      	ldr	r2, [r7, #4]
 8006870:	69d2      	ldr	r2, [r2, #28]
 8006872:	00d2      	lsls	r2, r2, #3
 8006874:	4920      	ldr	r1, [pc, #128]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006876:	4313      	orrs	r3, r2
 8006878:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800687a:	4b1f      	ldr	r3, [pc, #124]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 800687c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687e:	4a1e      	ldr	r2, [pc, #120]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006880:	f043 0310 	orr.w	r3, r3, #16
 8006884:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d106      	bne.n	800689a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800688c:	4b1a      	ldr	r3, [pc, #104]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 800688e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006890:	4a19      	ldr	r2, [pc, #100]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 8006892:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006896:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006898:	e00f      	b.n	80068ba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b01      	cmp	r3, #1
 800689e:	d106      	bne.n	80068ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80068a0:	4b15      	ldr	r3, [pc, #84]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	4a14      	ldr	r2, [pc, #80]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80068ac:	e005      	b.n	80068ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80068ae:	4b12      	ldr	r3, [pc, #72]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b2:	4a11      	ldr	r2, [pc, #68]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80068ba:	4b0f      	ldr	r3, [pc, #60]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a0e      	ldr	r2, [pc, #56]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80068c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068c6:	f7fb f863 	bl	8001990 <HAL_GetTick>
 80068ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80068cc:	e008      	b.n	80068e0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80068ce:	f7fb f85f 	bl	8001990 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d901      	bls.n	80068e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e006      	b.n	80068ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80068e0:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <RCCEx_PLL2_Config+0x15c>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0f0      	beq.n	80068ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	58024400 	.word	0x58024400
 80068fc:	ffff0007 	.word	0xffff0007

08006900 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800690a:	2300      	movs	r3, #0
 800690c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800690e:	4b53      	ldr	r3, [pc, #332]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006912:	f003 0303 	and.w	r3, r3, #3
 8006916:	2b03      	cmp	r3, #3
 8006918:	d101      	bne.n	800691e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e099      	b.n	8006a52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800691e:	4b4f      	ldr	r3, [pc, #316]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a4e      	ldr	r2, [pc, #312]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006924:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006928:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800692a:	f7fb f831 	bl	8001990 <HAL_GetTick>
 800692e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006930:	e008      	b.n	8006944 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006932:	f7fb f82d 	bl	8001990 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d901      	bls.n	8006944 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e086      	b.n	8006a52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006944:	4b45      	ldr	r3, [pc, #276]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1f0      	bne.n	8006932 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006950:	4b42      	ldr	r3, [pc, #264]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	051b      	lsls	r3, r3, #20
 800695e:	493f      	ldr	r1, [pc, #252]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006960:	4313      	orrs	r3, r2
 8006962:	628b      	str	r3, [r1, #40]	@ 0x28
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	3b01      	subs	r3, #1
 800696a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	3b01      	subs	r3, #1
 8006974:	025b      	lsls	r3, r3, #9
 8006976:	b29b      	uxth	r3, r3
 8006978:	431a      	orrs	r2, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	3b01      	subs	r3, #1
 8006980:	041b      	lsls	r3, r3, #16
 8006982:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006986:	431a      	orrs	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	3b01      	subs	r3, #1
 800698e:	061b      	lsls	r3, r3, #24
 8006990:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006994:	4931      	ldr	r1, [pc, #196]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006996:	4313      	orrs	r3, r2
 8006998:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800699a:	4b30      	ldr	r3, [pc, #192]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 800699c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	695b      	ldr	r3, [r3, #20]
 80069a6:	492d      	ldr	r1, [pc, #180]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069a8:	4313      	orrs	r3, r2
 80069aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80069ac:	4b2b      	ldr	r3, [pc, #172]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	4928      	ldr	r1, [pc, #160]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80069be:	4b27      	ldr	r3, [pc, #156]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c2:	4a26      	ldr	r2, [pc, #152]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80069ca:	4b24      	ldr	r3, [pc, #144]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069ce:	4b24      	ldr	r3, [pc, #144]	@ (8006a60 <RCCEx_PLL3_Config+0x160>)
 80069d0:	4013      	ands	r3, r2
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	69d2      	ldr	r2, [r2, #28]
 80069d6:	00d2      	lsls	r2, r2, #3
 80069d8:	4920      	ldr	r1, [pc, #128]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80069de:	4b1f      	ldr	r3, [pc, #124]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d106      	bne.n	80069fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80069f0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f4:	4a19      	ldr	r2, [pc, #100]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 80069f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80069fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069fc:	e00f      	b.n	8006a1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d106      	bne.n	8006a12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006a04:	4b15      	ldr	r3, [pc, #84]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a08:	4a14      	ldr	r2, [pc, #80]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a0a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a10:	e005      	b.n	8006a1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006a12:	4b12      	ldr	r3, [pc, #72]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a16:	4a11      	ldr	r2, [pc, #68]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a0e      	ldr	r2, [pc, #56]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a2a:	f7fa ffb1 	bl	8001990 <HAL_GetTick>
 8006a2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006a30:	e008      	b.n	8006a44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006a32:	f7fa ffad 	bl	8001990 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d901      	bls.n	8006a44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006a40:	2303      	movs	r3, #3
 8006a42:	e006      	b.n	8006a52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006a44:	4b05      	ldr	r3, [pc, #20]	@ (8006a5c <RCCEx_PLL3_Config+0x15c>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d0f0      	beq.n	8006a32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	58024400 	.word	0x58024400
 8006a60:	ffff0007 	.word	0xffff0007

08006a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e049      	b.n	8006b0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d106      	bne.n	8006a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f841 	bl	8006b12 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	4610      	mov	r0, r2
 8006aa4:	f000 f9e8 	bl	8006e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2201      	movs	r2, #1
 8006adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b083      	sub	sp, #12
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006b1a:	bf00      	nop
 8006b1c:	370c      	adds	r7, #12
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
	...

08006b28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d001      	beq.n	8006b40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e054      	b.n	8006bea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68da      	ldr	r2, [r3, #12]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f042 0201 	orr.w	r2, r2, #1
 8006b56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a26      	ldr	r2, [pc, #152]	@ (8006bf8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d022      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b6a:	d01d      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a22      	ldr	r2, [pc, #136]	@ (8006bfc <HAL_TIM_Base_Start_IT+0xd4>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d018      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a21      	ldr	r2, [pc, #132]	@ (8006c00 <HAL_TIM_Base_Start_IT+0xd8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d013      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1f      	ldr	r2, [pc, #124]	@ (8006c04 <HAL_TIM_Base_Start_IT+0xdc>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d00e      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c08 <HAL_TIM_Base_Start_IT+0xe0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d009      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1c      	ldr	r2, [pc, #112]	@ (8006c0c <HAL_TIM_Base_Start_IT+0xe4>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d004      	beq.n	8006ba8 <HAL_TIM_Base_Start_IT+0x80>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8006c10 <HAL_TIM_Base_Start_IT+0xe8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d115      	bne.n	8006bd4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689a      	ldr	r2, [r3, #8]
 8006bae:	4b19      	ldr	r3, [pc, #100]	@ (8006c14 <HAL_TIM_Base_Start_IT+0xec>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d015      	beq.n	8006be6 <HAL_TIM_Base_Start_IT+0xbe>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bc0:	d011      	beq.n	8006be6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd2:	e008      	b.n	8006be6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0201 	orr.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	e000      	b.n	8006be8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006be6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40010000 	.word	0x40010000
 8006bfc:	40000400 	.word	0x40000400
 8006c00:	40000800 	.word	0x40000800
 8006c04:	40000c00 	.word	0x40000c00
 8006c08:	40010400 	.word	0x40010400
 8006c0c:	40001800 	.word	0x40001800
 8006c10:	40014000 	.word	0x40014000
 8006c14:	00010007 	.word	0x00010007

08006c18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d020      	beq.n	8006c7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f003 0302 	and.w	r3, r3, #2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d01b      	beq.n	8006c7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f06f 0202 	mvn.w	r2, #2
 8006c4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f8e9 	bl	8006e3a <HAL_TIM_IC_CaptureCallback>
 8006c68:	e005      	b.n	8006c76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f8db 	bl	8006e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 f8ec 	bl	8006e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f003 0304 	and.w	r3, r3, #4
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d020      	beq.n	8006cc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01b      	beq.n	8006cc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f06f 0204 	mvn.w	r2, #4
 8006c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d003      	beq.n	8006cb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 f8c3 	bl	8006e3a <HAL_TIM_IC_CaptureCallback>
 8006cb4:	e005      	b.n	8006cc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f8b5 	bl	8006e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f8c6 	bl	8006e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	f003 0308 	and.w	r3, r3, #8
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d020      	beq.n	8006d14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f003 0308 	and.w	r3, r3, #8
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d01b      	beq.n	8006d14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f06f 0208 	mvn.w	r2, #8
 8006ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2204      	movs	r2, #4
 8006cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	f003 0303 	and.w	r3, r3, #3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d003      	beq.n	8006d02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f89d 	bl	8006e3a <HAL_TIM_IC_CaptureCallback>
 8006d00:	e005      	b.n	8006d0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f88f 	bl	8006e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 f8a0 	bl	8006e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f003 0310 	and.w	r3, r3, #16
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d020      	beq.n	8006d60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f003 0310 	and.w	r3, r3, #16
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d01b      	beq.n	8006d60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f06f 0210 	mvn.w	r2, #16
 8006d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2208      	movs	r2, #8
 8006d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d003      	beq.n	8006d4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f877 	bl	8006e3a <HAL_TIM_IC_CaptureCallback>
 8006d4c:	e005      	b.n	8006d5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f869 	bl	8006e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f87a 	bl	8006e4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00c      	beq.n	8006d84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d007      	beq.n	8006d84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f06f 0201 	mvn.w	r2, #1
 8006d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7fa f94e 	bl	8001020 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d104      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00c      	beq.n	8006db2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006daa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 f90d 	bl	8006fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00c      	beq.n	8006dd6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d007      	beq.n	8006dd6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 f905 	bl	8006fe0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d00c      	beq.n	8006dfa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d007      	beq.n	8006dfa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f834 	bl	8006e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	f003 0320 	and.w	r3, r3, #32
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00c      	beq.n	8006e1e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f003 0320 	and.w	r3, r3, #32
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d007      	beq.n	8006e1e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f06f 0220 	mvn.w	r2, #32
 8006e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f8cd 	bl	8006fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e1e:	bf00      	nop
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b083      	sub	sp, #12
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e42:	bf00      	nop
 8006e44:	370c      	adds	r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr

08006e4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b083      	sub	sp, #12
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e56:	bf00      	nop
 8006e58:	370c      	adds	r7, #12
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr

08006e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e62:	b480      	push	{r7}
 8006e64:	b083      	sub	sp, #12
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e6a:	bf00      	nop
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
	...

08006e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a43      	ldr	r2, [pc, #268]	@ (8006f98 <TIM_Base_SetConfig+0x120>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d013      	beq.n	8006eb8 <TIM_Base_SetConfig+0x40>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e96:	d00f      	beq.n	8006eb8 <TIM_Base_SetConfig+0x40>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a40      	ldr	r2, [pc, #256]	@ (8006f9c <TIM_Base_SetConfig+0x124>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d00b      	beq.n	8006eb8 <TIM_Base_SetConfig+0x40>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a3f      	ldr	r2, [pc, #252]	@ (8006fa0 <TIM_Base_SetConfig+0x128>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d007      	beq.n	8006eb8 <TIM_Base_SetConfig+0x40>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a3e      	ldr	r2, [pc, #248]	@ (8006fa4 <TIM_Base_SetConfig+0x12c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d003      	beq.n	8006eb8 <TIM_Base_SetConfig+0x40>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a3d      	ldr	r2, [pc, #244]	@ (8006fa8 <TIM_Base_SetConfig+0x130>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d108      	bne.n	8006eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a32      	ldr	r2, [pc, #200]	@ (8006f98 <TIM_Base_SetConfig+0x120>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d01f      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ed8:	d01b      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a2f      	ldr	r2, [pc, #188]	@ (8006f9c <TIM_Base_SetConfig+0x124>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d017      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8006fa0 <TIM_Base_SetConfig+0x128>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d013      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	4a2d      	ldr	r2, [pc, #180]	@ (8006fa4 <TIM_Base_SetConfig+0x12c>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d00f      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8006fa8 <TIM_Base_SetConfig+0x130>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00b      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a2b      	ldr	r2, [pc, #172]	@ (8006fac <TIM_Base_SetConfig+0x134>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d007      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb0 <TIM_Base_SetConfig+0x138>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d003      	beq.n	8006f12 <TIM_Base_SetConfig+0x9a>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a29      	ldr	r2, [pc, #164]	@ (8006fb4 <TIM_Base_SetConfig+0x13c>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d108      	bne.n	8006f24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a14      	ldr	r2, [pc, #80]	@ (8006f98 <TIM_Base_SetConfig+0x120>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d00f      	beq.n	8006f6a <TIM_Base_SetConfig+0xf2>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a16      	ldr	r2, [pc, #88]	@ (8006fa8 <TIM_Base_SetConfig+0x130>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d00b      	beq.n	8006f6a <TIM_Base_SetConfig+0xf2>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a15      	ldr	r2, [pc, #84]	@ (8006fac <TIM_Base_SetConfig+0x134>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d007      	beq.n	8006f6a <TIM_Base_SetConfig+0xf2>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a14      	ldr	r2, [pc, #80]	@ (8006fb0 <TIM_Base_SetConfig+0x138>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d003      	beq.n	8006f6a <TIM_Base_SetConfig+0xf2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a13      	ldr	r2, [pc, #76]	@ (8006fb4 <TIM_Base_SetConfig+0x13c>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d103      	bne.n	8006f72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	691a      	ldr	r2, [r3, #16]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f043 0204 	orr.w	r2, r3, #4
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	601a      	str	r2, [r3, #0]
}
 8006f8a:	bf00      	nop
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40010000 	.word	0x40010000
 8006f9c:	40000400 	.word	0x40000400
 8006fa0:	40000800 	.word	0x40000800
 8006fa4:	40000c00 	.word	0x40000c00
 8006fa8:	40010400 	.word	0x40010400
 8006fac:	40014000 	.word	0x40014000
 8006fb0:	40014400 	.word	0x40014400
 8006fb4:	40014800 	.word	0x40014800

08006fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	e042      	b.n	800708c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700c:	2b00      	cmp	r3, #0
 800700e:	d106      	bne.n	800701e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7fa f96b 	bl	80012f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2224      	movs	r2, #36	@ 0x24
 8007022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 0201 	bic.w	r2, r2, #1
 8007034:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703a:	2b00      	cmp	r3, #0
 800703c:	d002      	beq.n	8007044 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fe1e 	bl	8007c80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f8b3 	bl	80071b0 <UART_SetConfig>
 800704a:	4603      	mov	r3, r0
 800704c:	2b01      	cmp	r3, #1
 800704e:	d101      	bne.n	8007054 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e01b      	b.n	800708c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685a      	ldr	r2, [r3, #4]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007062:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	689a      	ldr	r2, [r3, #8]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007072:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f042 0201 	orr.w	r2, r2, #1
 8007082:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fe9d 	bl	8007dc4 <UART_CheckIdleState>
 800708a:	4603      	mov	r3, r0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b08a      	sub	sp, #40	@ 0x28
 8007098:	af02      	add	r7, sp, #8
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	603b      	str	r3, [r7, #0]
 80070a0:	4613      	mov	r3, r2
 80070a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070aa:	2b20      	cmp	r3, #32
 80070ac:	d17b      	bne.n	80071a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d002      	beq.n	80070ba <HAL_UART_Transmit+0x26>
 80070b4:	88fb      	ldrh	r3, [r7, #6]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e074      	b.n	80071a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2221      	movs	r2, #33	@ 0x21
 80070ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070ce:	f7fa fc5f 	bl	8001990 <HAL_GetTick>
 80070d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	88fa      	ldrh	r2, [r7, #6]
 80070d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	88fa      	ldrh	r2, [r7, #6]
 80070e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ec:	d108      	bne.n	8007100 <HAL_UART_Transmit+0x6c>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d104      	bne.n	8007100 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80070f6:	2300      	movs	r3, #0
 80070f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	e003      	b.n	8007108 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007104:	2300      	movs	r3, #0
 8007106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007108:	e030      	b.n	800716c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	2200      	movs	r2, #0
 8007112:	2180      	movs	r1, #128	@ 0x80
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 feff 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2220      	movs	r2, #32
 8007124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e03d      	b.n	80071a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10b      	bne.n	800714a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	881b      	ldrh	r3, [r3, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007140:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	3302      	adds	r3, #2
 8007146:	61bb      	str	r3, [r7, #24]
 8007148:	e007      	b.n	800715a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800714a:	69fb      	ldr	r3, [r7, #28]
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	3301      	adds	r3, #1
 8007158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007160:	b29b      	uxth	r3, r3
 8007162:	3b01      	subs	r3, #1
 8007164:	b29a      	uxth	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007172:	b29b      	uxth	r3, r3
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1c8      	bne.n	800710a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	2200      	movs	r2, #0
 8007180:	2140      	movs	r1, #64	@ 0x40
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 fec8 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d005      	beq.n	800719a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2220      	movs	r2, #32
 8007192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e006      	b.n	80071a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2220      	movs	r2, #32
 800719e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80071a2:	2300      	movs	r3, #0
 80071a4:	e000      	b.n	80071a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80071a6:	2302      	movs	r3, #2
  }
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3720      	adds	r7, #32
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071b4:	b092      	sub	sp, #72	@ 0x48
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071ba:	2300      	movs	r3, #0
 80071bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	431a      	orrs	r2, r3
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	431a      	orrs	r2, r3
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	4bbe      	ldr	r3, [pc, #760]	@ (80074d8 <UART_SetConfig+0x328>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	697a      	ldr	r2, [r7, #20]
 80071e4:	6812      	ldr	r2, [r2, #0]
 80071e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071e8:	430b      	orrs	r3, r1
 80071ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4ab3      	ldr	r2, [pc, #716]	@ (80074dc <UART_SetConfig+0x32c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d004      	beq.n	800721c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	6a1b      	ldr	r3, [r3, #32]
 8007216:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007218:	4313      	orrs	r3, r2
 800721a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689a      	ldr	r2, [r3, #8]
 8007222:	4baf      	ldr	r3, [pc, #700]	@ (80074e0 <UART_SetConfig+0x330>)
 8007224:	4013      	ands	r3, r2
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	6812      	ldr	r2, [r2, #0]
 800722a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800722c:	430b      	orrs	r3, r1
 800722e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	f023 010f 	bic.w	r1, r3, #15
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4aa6      	ldr	r2, [pc, #664]	@ (80074e4 <UART_SetConfig+0x334>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d177      	bne.n	8007340 <UART_SetConfig+0x190>
 8007250:	4ba5      	ldr	r3, [pc, #660]	@ (80074e8 <UART_SetConfig+0x338>)
 8007252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007254:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007258:	2b28      	cmp	r3, #40	@ 0x28
 800725a:	d86d      	bhi.n	8007338 <UART_SetConfig+0x188>
 800725c:	a201      	add	r2, pc, #4	@ (adr r2, 8007264 <UART_SetConfig+0xb4>)
 800725e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007262:	bf00      	nop
 8007264:	08007309 	.word	0x08007309
 8007268:	08007339 	.word	0x08007339
 800726c:	08007339 	.word	0x08007339
 8007270:	08007339 	.word	0x08007339
 8007274:	08007339 	.word	0x08007339
 8007278:	08007339 	.word	0x08007339
 800727c:	08007339 	.word	0x08007339
 8007280:	08007339 	.word	0x08007339
 8007284:	08007311 	.word	0x08007311
 8007288:	08007339 	.word	0x08007339
 800728c:	08007339 	.word	0x08007339
 8007290:	08007339 	.word	0x08007339
 8007294:	08007339 	.word	0x08007339
 8007298:	08007339 	.word	0x08007339
 800729c:	08007339 	.word	0x08007339
 80072a0:	08007339 	.word	0x08007339
 80072a4:	08007319 	.word	0x08007319
 80072a8:	08007339 	.word	0x08007339
 80072ac:	08007339 	.word	0x08007339
 80072b0:	08007339 	.word	0x08007339
 80072b4:	08007339 	.word	0x08007339
 80072b8:	08007339 	.word	0x08007339
 80072bc:	08007339 	.word	0x08007339
 80072c0:	08007339 	.word	0x08007339
 80072c4:	08007321 	.word	0x08007321
 80072c8:	08007339 	.word	0x08007339
 80072cc:	08007339 	.word	0x08007339
 80072d0:	08007339 	.word	0x08007339
 80072d4:	08007339 	.word	0x08007339
 80072d8:	08007339 	.word	0x08007339
 80072dc:	08007339 	.word	0x08007339
 80072e0:	08007339 	.word	0x08007339
 80072e4:	08007329 	.word	0x08007329
 80072e8:	08007339 	.word	0x08007339
 80072ec:	08007339 	.word	0x08007339
 80072f0:	08007339 	.word	0x08007339
 80072f4:	08007339 	.word	0x08007339
 80072f8:	08007339 	.word	0x08007339
 80072fc:	08007339 	.word	0x08007339
 8007300:	08007339 	.word	0x08007339
 8007304:	08007331 	.word	0x08007331
 8007308:	2301      	movs	r3, #1
 800730a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800730e:	e222      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007310:	2304      	movs	r3, #4
 8007312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007316:	e21e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007318:	2308      	movs	r3, #8
 800731a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800731e:	e21a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007320:	2310      	movs	r3, #16
 8007322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007326:	e216      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007328:	2320      	movs	r3, #32
 800732a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800732e:	e212      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007330:	2340      	movs	r3, #64	@ 0x40
 8007332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007336:	e20e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007338:	2380      	movs	r3, #128	@ 0x80
 800733a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733e:	e20a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a69      	ldr	r2, [pc, #420]	@ (80074ec <UART_SetConfig+0x33c>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d130      	bne.n	80073ac <UART_SetConfig+0x1fc>
 800734a:	4b67      	ldr	r3, [pc, #412]	@ (80074e8 <UART_SetConfig+0x338>)
 800734c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800734e:	f003 0307 	and.w	r3, r3, #7
 8007352:	2b05      	cmp	r3, #5
 8007354:	d826      	bhi.n	80073a4 <UART_SetConfig+0x1f4>
 8007356:	a201      	add	r2, pc, #4	@ (adr r2, 800735c <UART_SetConfig+0x1ac>)
 8007358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735c:	08007375 	.word	0x08007375
 8007360:	0800737d 	.word	0x0800737d
 8007364:	08007385 	.word	0x08007385
 8007368:	0800738d 	.word	0x0800738d
 800736c:	08007395 	.word	0x08007395
 8007370:	0800739d 	.word	0x0800739d
 8007374:	2300      	movs	r3, #0
 8007376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737a:	e1ec      	b.n	8007756 <UART_SetConfig+0x5a6>
 800737c:	2304      	movs	r3, #4
 800737e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007382:	e1e8      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007384:	2308      	movs	r3, #8
 8007386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738a:	e1e4      	b.n	8007756 <UART_SetConfig+0x5a6>
 800738c:	2310      	movs	r3, #16
 800738e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007392:	e1e0      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007394:	2320      	movs	r3, #32
 8007396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739a:	e1dc      	b.n	8007756 <UART_SetConfig+0x5a6>
 800739c:	2340      	movs	r3, #64	@ 0x40
 800739e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a2:	e1d8      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073a4:	2380      	movs	r3, #128	@ 0x80
 80073a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073aa:	e1d4      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a4f      	ldr	r2, [pc, #316]	@ (80074f0 <UART_SetConfig+0x340>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d130      	bne.n	8007418 <UART_SetConfig+0x268>
 80073b6:	4b4c      	ldr	r3, [pc, #304]	@ (80074e8 <UART_SetConfig+0x338>)
 80073b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ba:	f003 0307 	and.w	r3, r3, #7
 80073be:	2b05      	cmp	r3, #5
 80073c0:	d826      	bhi.n	8007410 <UART_SetConfig+0x260>
 80073c2:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <UART_SetConfig+0x218>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073e1 	.word	0x080073e1
 80073cc:	080073e9 	.word	0x080073e9
 80073d0:	080073f1 	.word	0x080073f1
 80073d4:	080073f9 	.word	0x080073f9
 80073d8:	08007401 	.word	0x08007401
 80073dc:	08007409 	.word	0x08007409
 80073e0:	2300      	movs	r3, #0
 80073e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e6:	e1b6      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073e8:	2304      	movs	r3, #4
 80073ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ee:	e1b2      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073f0:	2308      	movs	r3, #8
 80073f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f6:	e1ae      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073f8:	2310      	movs	r3, #16
 80073fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fe:	e1aa      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007400:	2320      	movs	r3, #32
 8007402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007406:	e1a6      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007408:	2340      	movs	r3, #64	@ 0x40
 800740a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800740e:	e1a2      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007410:	2380      	movs	r3, #128	@ 0x80
 8007412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007416:	e19e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a35      	ldr	r2, [pc, #212]	@ (80074f4 <UART_SetConfig+0x344>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d130      	bne.n	8007484 <UART_SetConfig+0x2d4>
 8007422:	4b31      	ldr	r3, [pc, #196]	@ (80074e8 <UART_SetConfig+0x338>)
 8007424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b05      	cmp	r3, #5
 800742c:	d826      	bhi.n	800747c <UART_SetConfig+0x2cc>
 800742e:	a201      	add	r2, pc, #4	@ (adr r2, 8007434 <UART_SetConfig+0x284>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	0800744d 	.word	0x0800744d
 8007438:	08007455 	.word	0x08007455
 800743c:	0800745d 	.word	0x0800745d
 8007440:	08007465 	.word	0x08007465
 8007444:	0800746d 	.word	0x0800746d
 8007448:	08007475 	.word	0x08007475
 800744c:	2300      	movs	r3, #0
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e180      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007454:	2304      	movs	r3, #4
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e17c      	b.n	8007756 <UART_SetConfig+0x5a6>
 800745c:	2308      	movs	r3, #8
 800745e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007462:	e178      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007464:	2310      	movs	r3, #16
 8007466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800746a:	e174      	b.n	8007756 <UART_SetConfig+0x5a6>
 800746c:	2320      	movs	r3, #32
 800746e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007472:	e170      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007474:	2340      	movs	r3, #64	@ 0x40
 8007476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747a:	e16c      	b.n	8007756 <UART_SetConfig+0x5a6>
 800747c:	2380      	movs	r3, #128	@ 0x80
 800747e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007482:	e168      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a1b      	ldr	r2, [pc, #108]	@ (80074f8 <UART_SetConfig+0x348>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d142      	bne.n	8007514 <UART_SetConfig+0x364>
 800748e:	4b16      	ldr	r3, [pc, #88]	@ (80074e8 <UART_SetConfig+0x338>)
 8007490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	2b05      	cmp	r3, #5
 8007498:	d838      	bhi.n	800750c <UART_SetConfig+0x35c>
 800749a:	a201      	add	r2, pc, #4	@ (adr r2, 80074a0 <UART_SetConfig+0x2f0>)
 800749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a0:	080074b9 	.word	0x080074b9
 80074a4:	080074c1 	.word	0x080074c1
 80074a8:	080074c9 	.word	0x080074c9
 80074ac:	080074d1 	.word	0x080074d1
 80074b0:	080074fd 	.word	0x080074fd
 80074b4:	08007505 	.word	0x08007505
 80074b8:	2300      	movs	r3, #0
 80074ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074be:	e14a      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074c0:	2304      	movs	r3, #4
 80074c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c6:	e146      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074c8:	2308      	movs	r3, #8
 80074ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ce:	e142      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074d0:	2310      	movs	r3, #16
 80074d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074d6:	e13e      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074d8:	cfff69f3 	.word	0xcfff69f3
 80074dc:	58000c00 	.word	0x58000c00
 80074e0:	11fff4ff 	.word	0x11fff4ff
 80074e4:	40011000 	.word	0x40011000
 80074e8:	58024400 	.word	0x58024400
 80074ec:	40004400 	.word	0x40004400
 80074f0:	40004800 	.word	0x40004800
 80074f4:	40004c00 	.word	0x40004c00
 80074f8:	40005000 	.word	0x40005000
 80074fc:	2320      	movs	r3, #32
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e128      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007504:	2340      	movs	r3, #64	@ 0x40
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e124      	b.n	8007756 <UART_SetConfig+0x5a6>
 800750c:	2380      	movs	r3, #128	@ 0x80
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e120      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4acb      	ldr	r2, [pc, #812]	@ (8007848 <UART_SetConfig+0x698>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d176      	bne.n	800760c <UART_SetConfig+0x45c>
 800751e:	4bcb      	ldr	r3, [pc, #812]	@ (800784c <UART_SetConfig+0x69c>)
 8007520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007522:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007526:	2b28      	cmp	r3, #40	@ 0x28
 8007528:	d86c      	bhi.n	8007604 <UART_SetConfig+0x454>
 800752a:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <UART_SetConfig+0x380>)
 800752c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007530:	080075d5 	.word	0x080075d5
 8007534:	08007605 	.word	0x08007605
 8007538:	08007605 	.word	0x08007605
 800753c:	08007605 	.word	0x08007605
 8007540:	08007605 	.word	0x08007605
 8007544:	08007605 	.word	0x08007605
 8007548:	08007605 	.word	0x08007605
 800754c:	08007605 	.word	0x08007605
 8007550:	080075dd 	.word	0x080075dd
 8007554:	08007605 	.word	0x08007605
 8007558:	08007605 	.word	0x08007605
 800755c:	08007605 	.word	0x08007605
 8007560:	08007605 	.word	0x08007605
 8007564:	08007605 	.word	0x08007605
 8007568:	08007605 	.word	0x08007605
 800756c:	08007605 	.word	0x08007605
 8007570:	080075e5 	.word	0x080075e5
 8007574:	08007605 	.word	0x08007605
 8007578:	08007605 	.word	0x08007605
 800757c:	08007605 	.word	0x08007605
 8007580:	08007605 	.word	0x08007605
 8007584:	08007605 	.word	0x08007605
 8007588:	08007605 	.word	0x08007605
 800758c:	08007605 	.word	0x08007605
 8007590:	080075ed 	.word	0x080075ed
 8007594:	08007605 	.word	0x08007605
 8007598:	08007605 	.word	0x08007605
 800759c:	08007605 	.word	0x08007605
 80075a0:	08007605 	.word	0x08007605
 80075a4:	08007605 	.word	0x08007605
 80075a8:	08007605 	.word	0x08007605
 80075ac:	08007605 	.word	0x08007605
 80075b0:	080075f5 	.word	0x080075f5
 80075b4:	08007605 	.word	0x08007605
 80075b8:	08007605 	.word	0x08007605
 80075bc:	08007605 	.word	0x08007605
 80075c0:	08007605 	.word	0x08007605
 80075c4:	08007605 	.word	0x08007605
 80075c8:	08007605 	.word	0x08007605
 80075cc:	08007605 	.word	0x08007605
 80075d0:	080075fd 	.word	0x080075fd
 80075d4:	2301      	movs	r3, #1
 80075d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075da:	e0bc      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075dc:	2304      	movs	r3, #4
 80075de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e2:	e0b8      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075e4:	2308      	movs	r3, #8
 80075e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ea:	e0b4      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075ec:	2310      	movs	r3, #16
 80075ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f2:	e0b0      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075f4:	2320      	movs	r3, #32
 80075f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fa:	e0ac      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075fc:	2340      	movs	r3, #64	@ 0x40
 80075fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007602:	e0a8      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007604:	2380      	movs	r3, #128	@ 0x80
 8007606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800760a:	e0a4      	b.n	8007756 <UART_SetConfig+0x5a6>
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a8f      	ldr	r2, [pc, #572]	@ (8007850 <UART_SetConfig+0x6a0>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d130      	bne.n	8007678 <UART_SetConfig+0x4c8>
 8007616:	4b8d      	ldr	r3, [pc, #564]	@ (800784c <UART_SetConfig+0x69c>)
 8007618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	2b05      	cmp	r3, #5
 8007620:	d826      	bhi.n	8007670 <UART_SetConfig+0x4c0>
 8007622:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <UART_SetConfig+0x478>)
 8007624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007628:	08007641 	.word	0x08007641
 800762c:	08007649 	.word	0x08007649
 8007630:	08007651 	.word	0x08007651
 8007634:	08007659 	.word	0x08007659
 8007638:	08007661 	.word	0x08007661
 800763c:	08007669 	.word	0x08007669
 8007640:	2300      	movs	r3, #0
 8007642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007646:	e086      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007648:	2304      	movs	r3, #4
 800764a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764e:	e082      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007650:	2308      	movs	r3, #8
 8007652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007656:	e07e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007658:	2310      	movs	r3, #16
 800765a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765e:	e07a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007660:	2320      	movs	r3, #32
 8007662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007666:	e076      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007668:	2340      	movs	r3, #64	@ 0x40
 800766a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800766e:	e072      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007670:	2380      	movs	r3, #128	@ 0x80
 8007672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007676:	e06e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a75      	ldr	r2, [pc, #468]	@ (8007854 <UART_SetConfig+0x6a4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d130      	bne.n	80076e4 <UART_SetConfig+0x534>
 8007682:	4b72      	ldr	r3, [pc, #456]	@ (800784c <UART_SetConfig+0x69c>)
 8007684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	2b05      	cmp	r3, #5
 800768c:	d826      	bhi.n	80076dc <UART_SetConfig+0x52c>
 800768e:	a201      	add	r2, pc, #4	@ (adr r2, 8007694 <UART_SetConfig+0x4e4>)
 8007690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007694:	080076ad 	.word	0x080076ad
 8007698:	080076b5 	.word	0x080076b5
 800769c:	080076bd 	.word	0x080076bd
 80076a0:	080076c5 	.word	0x080076c5
 80076a4:	080076cd 	.word	0x080076cd
 80076a8:	080076d5 	.word	0x080076d5
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b2:	e050      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ba:	e04c      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076c2:	e048      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ca:	e044      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076cc:	2320      	movs	r3, #32
 80076ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076d2:	e040      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076d4:	2340      	movs	r3, #64	@ 0x40
 80076d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076da:	e03c      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076dc:	2380      	movs	r3, #128	@ 0x80
 80076de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076e2:	e038      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a5b      	ldr	r2, [pc, #364]	@ (8007858 <UART_SetConfig+0x6a8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d130      	bne.n	8007750 <UART_SetConfig+0x5a0>
 80076ee:	4b57      	ldr	r3, [pc, #348]	@ (800784c <UART_SetConfig+0x69c>)
 80076f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	2b05      	cmp	r3, #5
 80076f8:	d826      	bhi.n	8007748 <UART_SetConfig+0x598>
 80076fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <UART_SetConfig+0x550>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007719 	.word	0x08007719
 8007704:	08007721 	.word	0x08007721
 8007708:	08007729 	.word	0x08007729
 800770c:	08007731 	.word	0x08007731
 8007710:	08007739 	.word	0x08007739
 8007714:	08007741 	.word	0x08007741
 8007718:	2302      	movs	r3, #2
 800771a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800771e:	e01a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007720:	2304      	movs	r3, #4
 8007722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007726:	e016      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007728:	2308      	movs	r3, #8
 800772a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800772e:	e012      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007730:	2310      	movs	r3, #16
 8007732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007736:	e00e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007738:	2320      	movs	r3, #32
 800773a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800773e:	e00a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007740:	2340      	movs	r3, #64	@ 0x40
 8007742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007746:	e006      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800774e:	e002      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007750:	2380      	movs	r3, #128	@ 0x80
 8007752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a3f      	ldr	r2, [pc, #252]	@ (8007858 <UART_SetConfig+0x6a8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	f040 80f8 	bne.w	8007952 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007762:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007766:	2b20      	cmp	r3, #32
 8007768:	dc46      	bgt.n	80077f8 <UART_SetConfig+0x648>
 800776a:	2b02      	cmp	r3, #2
 800776c:	f2c0 8082 	blt.w	8007874 <UART_SetConfig+0x6c4>
 8007770:	3b02      	subs	r3, #2
 8007772:	2b1e      	cmp	r3, #30
 8007774:	d87e      	bhi.n	8007874 <UART_SetConfig+0x6c4>
 8007776:	a201      	add	r2, pc, #4	@ (adr r2, 800777c <UART_SetConfig+0x5cc>)
 8007778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777c:	080077ff 	.word	0x080077ff
 8007780:	08007875 	.word	0x08007875
 8007784:	08007807 	.word	0x08007807
 8007788:	08007875 	.word	0x08007875
 800778c:	08007875 	.word	0x08007875
 8007790:	08007875 	.word	0x08007875
 8007794:	08007817 	.word	0x08007817
 8007798:	08007875 	.word	0x08007875
 800779c:	08007875 	.word	0x08007875
 80077a0:	08007875 	.word	0x08007875
 80077a4:	08007875 	.word	0x08007875
 80077a8:	08007875 	.word	0x08007875
 80077ac:	08007875 	.word	0x08007875
 80077b0:	08007875 	.word	0x08007875
 80077b4:	08007827 	.word	0x08007827
 80077b8:	08007875 	.word	0x08007875
 80077bc:	08007875 	.word	0x08007875
 80077c0:	08007875 	.word	0x08007875
 80077c4:	08007875 	.word	0x08007875
 80077c8:	08007875 	.word	0x08007875
 80077cc:	08007875 	.word	0x08007875
 80077d0:	08007875 	.word	0x08007875
 80077d4:	08007875 	.word	0x08007875
 80077d8:	08007875 	.word	0x08007875
 80077dc:	08007875 	.word	0x08007875
 80077e0:	08007875 	.word	0x08007875
 80077e4:	08007875 	.word	0x08007875
 80077e8:	08007875 	.word	0x08007875
 80077ec:	08007875 	.word	0x08007875
 80077f0:	08007875 	.word	0x08007875
 80077f4:	08007867 	.word	0x08007867
 80077f8:	2b40      	cmp	r3, #64	@ 0x40
 80077fa:	d037      	beq.n	800786c <UART_SetConfig+0x6bc>
 80077fc:	e03a      	b.n	8007874 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80077fe:	f7fe fd0f 	bl	8006220 <HAL_RCCEx_GetD3PCLK1Freq>
 8007802:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007804:	e03c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800780a:	4618      	mov	r0, r3
 800780c:	f7fe fd1e 	bl	800624c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007814:	e034      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007816:	f107 0318 	add.w	r3, r7, #24
 800781a:	4618      	mov	r0, r3
 800781c:	f7fe fe6a 	bl	80064f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007824:	e02c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007826:	4b09      	ldr	r3, [pc, #36]	@ (800784c <UART_SetConfig+0x69c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b00      	cmp	r3, #0
 8007830:	d016      	beq.n	8007860 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007832:	4b06      	ldr	r3, [pc, #24]	@ (800784c <UART_SetConfig+0x69c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	08db      	lsrs	r3, r3, #3
 8007838:	f003 0303 	and.w	r3, r3, #3
 800783c:	4a07      	ldr	r2, [pc, #28]	@ (800785c <UART_SetConfig+0x6ac>)
 800783e:	fa22 f303 	lsr.w	r3, r2, r3
 8007842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007844:	e01c      	b.n	8007880 <UART_SetConfig+0x6d0>
 8007846:	bf00      	nop
 8007848:	40011400 	.word	0x40011400
 800784c:	58024400 	.word	0x58024400
 8007850:	40007800 	.word	0x40007800
 8007854:	40007c00 	.word	0x40007c00
 8007858:	58000c00 	.word	0x58000c00
 800785c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007860:	4b9d      	ldr	r3, [pc, #628]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007864:	e00c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007866:	4b9d      	ldr	r3, [pc, #628]	@ (8007adc <UART_SetConfig+0x92c>)
 8007868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800786a:	e009      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800786c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007872:	e005      	b.n	8007880 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800787e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 81de 	beq.w	8007c44 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788c:	4a94      	ldr	r2, [pc, #592]	@ (8007ae0 <UART_SetConfig+0x930>)
 800788e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007892:	461a      	mov	r2, r3
 8007894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007896:	fbb3 f3f2 	udiv	r3, r3, r2
 800789a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	685a      	ldr	r2, [r3, #4]
 80078a0:	4613      	mov	r3, r2
 80078a2:	005b      	lsls	r3, r3, #1
 80078a4:	4413      	add	r3, r2
 80078a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d305      	bcc.n	80078b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d903      	bls.n	80078c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80078be:	e1c1      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078c2:	2200      	movs	r2, #0
 80078c4:	60bb      	str	r3, [r7, #8]
 80078c6:	60fa      	str	r2, [r7, #12]
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	4a84      	ldr	r2, [pc, #528]	@ (8007ae0 <UART_SetConfig+0x930>)
 80078ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2200      	movs	r2, #0
 80078d6:	603b      	str	r3, [r7, #0]
 80078d8:	607a      	str	r2, [r7, #4]
 80078da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078e2:	f7f8 fe6d 	bl	80005c0 <__aeabi_uldivmod>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4610      	mov	r0, r2
 80078ec:	4619      	mov	r1, r3
 80078ee:	f04f 0200 	mov.w	r2, #0
 80078f2:	f04f 0300 	mov.w	r3, #0
 80078f6:	020b      	lsls	r3, r1, #8
 80078f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078fc:	0202      	lsls	r2, r0, #8
 80078fe:	6979      	ldr	r1, [r7, #20]
 8007900:	6849      	ldr	r1, [r1, #4]
 8007902:	0849      	lsrs	r1, r1, #1
 8007904:	2000      	movs	r0, #0
 8007906:	460c      	mov	r4, r1
 8007908:	4605      	mov	r5, r0
 800790a:	eb12 0804 	adds.w	r8, r2, r4
 800790e:	eb43 0905 	adc.w	r9, r3, r5
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	469a      	mov	sl, r3
 800791a:	4693      	mov	fp, r2
 800791c:	4652      	mov	r2, sl
 800791e:	465b      	mov	r3, fp
 8007920:	4640      	mov	r0, r8
 8007922:	4649      	mov	r1, r9
 8007924:	f7f8 fe4c 	bl	80005c0 <__aeabi_uldivmod>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	4613      	mov	r3, r2
 800792e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007932:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007936:	d308      	bcc.n	800794a <UART_SetConfig+0x79a>
 8007938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800793e:	d204      	bcs.n	800794a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007946:	60da      	str	r2, [r3, #12]
 8007948:	e17c      	b.n	8007c44 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007950:	e178      	b.n	8007c44 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800795a:	f040 80c5 	bne.w	8007ae8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800795e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007962:	2b20      	cmp	r3, #32
 8007964:	dc48      	bgt.n	80079f8 <UART_SetConfig+0x848>
 8007966:	2b00      	cmp	r3, #0
 8007968:	db7b      	blt.n	8007a62 <UART_SetConfig+0x8b2>
 800796a:	2b20      	cmp	r3, #32
 800796c:	d879      	bhi.n	8007a62 <UART_SetConfig+0x8b2>
 800796e:	a201      	add	r2, pc, #4	@ (adr r2, 8007974 <UART_SetConfig+0x7c4>)
 8007970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007974:	080079ff 	.word	0x080079ff
 8007978:	08007a07 	.word	0x08007a07
 800797c:	08007a63 	.word	0x08007a63
 8007980:	08007a63 	.word	0x08007a63
 8007984:	08007a0f 	.word	0x08007a0f
 8007988:	08007a63 	.word	0x08007a63
 800798c:	08007a63 	.word	0x08007a63
 8007990:	08007a63 	.word	0x08007a63
 8007994:	08007a1f 	.word	0x08007a1f
 8007998:	08007a63 	.word	0x08007a63
 800799c:	08007a63 	.word	0x08007a63
 80079a0:	08007a63 	.word	0x08007a63
 80079a4:	08007a63 	.word	0x08007a63
 80079a8:	08007a63 	.word	0x08007a63
 80079ac:	08007a63 	.word	0x08007a63
 80079b0:	08007a63 	.word	0x08007a63
 80079b4:	08007a2f 	.word	0x08007a2f
 80079b8:	08007a63 	.word	0x08007a63
 80079bc:	08007a63 	.word	0x08007a63
 80079c0:	08007a63 	.word	0x08007a63
 80079c4:	08007a63 	.word	0x08007a63
 80079c8:	08007a63 	.word	0x08007a63
 80079cc:	08007a63 	.word	0x08007a63
 80079d0:	08007a63 	.word	0x08007a63
 80079d4:	08007a63 	.word	0x08007a63
 80079d8:	08007a63 	.word	0x08007a63
 80079dc:	08007a63 	.word	0x08007a63
 80079e0:	08007a63 	.word	0x08007a63
 80079e4:	08007a63 	.word	0x08007a63
 80079e8:	08007a63 	.word	0x08007a63
 80079ec:	08007a63 	.word	0x08007a63
 80079f0:	08007a63 	.word	0x08007a63
 80079f4:	08007a55 	.word	0x08007a55
 80079f8:	2b40      	cmp	r3, #64	@ 0x40
 80079fa:	d02e      	beq.n	8007a5a <UART_SetConfig+0x8aa>
 80079fc:	e031      	b.n	8007a62 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079fe:	f7fd f997 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 8007a02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007a04:	e033      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a06:	f7fd f9a9 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8007a0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007a0c:	e02f      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe fc1a 	bl	800624c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a1c:	e027      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a1e:	f107 0318 	add.w	r3, r7, #24
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fe fd66 	bl	80064f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a2c:	e01f      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8007ae4 <UART_SetConfig+0x934>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d009      	beq.n	8007a4e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ae4 <UART_SetConfig+0x934>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	08db      	lsrs	r3, r3, #3
 8007a40:	f003 0303 	and.w	r3, r3, #3
 8007a44:	4a24      	ldr	r2, [pc, #144]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007a46:	fa22 f303 	lsr.w	r3, r2, r3
 8007a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a4c:	e00f      	b.n	8007a6e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007a4e:	4b22      	ldr	r3, [pc, #136]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a52:	e00c      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a54:	4b21      	ldr	r3, [pc, #132]	@ (8007adc <UART_SetConfig+0x92c>)
 8007a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a58:	e009      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a60:	e005      	b.n	8007a6e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 80e7 	beq.w	8007c44 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7a:	4a19      	ldr	r2, [pc, #100]	@ (8007ae0 <UART_SetConfig+0x930>)
 8007a7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a80:	461a      	mov	r2, r3
 8007a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a84:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a88:	005a      	lsls	r2, r3, #1
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	085b      	lsrs	r3, r3, #1
 8007a90:	441a      	add	r2, r3
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	2b0f      	cmp	r3, #15
 8007aa0:	d916      	bls.n	8007ad0 <UART_SetConfig+0x920>
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aa8:	d212      	bcs.n	8007ad0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	f023 030f 	bic.w	r3, r3, #15
 8007ab2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	085b      	lsrs	r3, r3, #1
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	f003 0307 	and.w	r3, r3, #7
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	e0b9      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ad6:	e0b5      	b.n	8007c44 <UART_SetConfig+0xa94>
 8007ad8:	03d09000 	.word	0x03d09000
 8007adc:	003d0900 	.word	0x003d0900
 8007ae0:	08019b8c 	.word	0x08019b8c
 8007ae4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ae8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007aec:	2b20      	cmp	r3, #32
 8007aee:	dc49      	bgt.n	8007b84 <UART_SetConfig+0x9d4>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	db7c      	blt.n	8007bee <UART_SetConfig+0xa3e>
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d87a      	bhi.n	8007bee <UART_SetConfig+0xa3e>
 8007af8:	a201      	add	r2, pc, #4	@ (adr r2, 8007b00 <UART_SetConfig+0x950>)
 8007afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afe:	bf00      	nop
 8007b00:	08007b8b 	.word	0x08007b8b
 8007b04:	08007b93 	.word	0x08007b93
 8007b08:	08007bef 	.word	0x08007bef
 8007b0c:	08007bef 	.word	0x08007bef
 8007b10:	08007b9b 	.word	0x08007b9b
 8007b14:	08007bef 	.word	0x08007bef
 8007b18:	08007bef 	.word	0x08007bef
 8007b1c:	08007bef 	.word	0x08007bef
 8007b20:	08007bab 	.word	0x08007bab
 8007b24:	08007bef 	.word	0x08007bef
 8007b28:	08007bef 	.word	0x08007bef
 8007b2c:	08007bef 	.word	0x08007bef
 8007b30:	08007bef 	.word	0x08007bef
 8007b34:	08007bef 	.word	0x08007bef
 8007b38:	08007bef 	.word	0x08007bef
 8007b3c:	08007bef 	.word	0x08007bef
 8007b40:	08007bbb 	.word	0x08007bbb
 8007b44:	08007bef 	.word	0x08007bef
 8007b48:	08007bef 	.word	0x08007bef
 8007b4c:	08007bef 	.word	0x08007bef
 8007b50:	08007bef 	.word	0x08007bef
 8007b54:	08007bef 	.word	0x08007bef
 8007b58:	08007bef 	.word	0x08007bef
 8007b5c:	08007bef 	.word	0x08007bef
 8007b60:	08007bef 	.word	0x08007bef
 8007b64:	08007bef 	.word	0x08007bef
 8007b68:	08007bef 	.word	0x08007bef
 8007b6c:	08007bef 	.word	0x08007bef
 8007b70:	08007bef 	.word	0x08007bef
 8007b74:	08007bef 	.word	0x08007bef
 8007b78:	08007bef 	.word	0x08007bef
 8007b7c:	08007bef 	.word	0x08007bef
 8007b80:	08007be1 	.word	0x08007be1
 8007b84:	2b40      	cmp	r3, #64	@ 0x40
 8007b86:	d02e      	beq.n	8007be6 <UART_SetConfig+0xa36>
 8007b88:	e031      	b.n	8007bee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b8a:	f7fd f8d1 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 8007b8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b90:	e033      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b92:	f7fd f8e3 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8007b96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b98:	e02f      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe fb54 	bl	800624c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ba8:	e027      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007baa:	f107 0318 	add.w	r3, r7, #24
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fca0 	bl	80064f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb8:	e01f      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bba:	4b2d      	ldr	r3, [pc, #180]	@ (8007c70 <UART_SetConfig+0xac0>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0320 	and.w	r3, r3, #32
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d009      	beq.n	8007bda <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8007c70 <UART_SetConfig+0xac0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	08db      	lsrs	r3, r3, #3
 8007bcc:	f003 0303 	and.w	r3, r3, #3
 8007bd0:	4a28      	ldr	r2, [pc, #160]	@ (8007c74 <UART_SetConfig+0xac4>)
 8007bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007bd8:	e00f      	b.n	8007bfa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007bda:	4b26      	ldr	r3, [pc, #152]	@ (8007c74 <UART_SetConfig+0xac4>)
 8007bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bde:	e00c      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007be0:	4b25      	ldr	r3, [pc, #148]	@ (8007c78 <UART_SetConfig+0xac8>)
 8007be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007be4:	e009      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bec:	e005      	b.n	8007bfa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007bf8:	bf00      	nop
    }

    if (pclk != 0U)
 8007bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d021      	beq.n	8007c44 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c04:	4a1d      	ldr	r2, [pc, #116]	@ (8007c7c <UART_SetConfig+0xacc>)
 8007c06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	085b      	lsrs	r3, r3, #1
 8007c18:	441a      	add	r2, r3
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c22:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c26:	2b0f      	cmp	r3, #15
 8007c28:	d909      	bls.n	8007c3e <UART_SetConfig+0xa8e>
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c30:	d205      	bcs.n	8007c3e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	60da      	str	r2, [r3, #12]
 8007c3c:	e002      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	2200      	movs	r2, #0
 8007c58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c60:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3748      	adds	r7, #72	@ 0x48
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c6e:	bf00      	nop
 8007c70:	58024400 	.word	0x58024400
 8007c74:	03d09000 	.word	0x03d09000
 8007c78:	003d0900 	.word	0x003d0900
 8007c7c:	08019b8c 	.word	0x08019b8c

08007c80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	f003 0308 	and.w	r3, r3, #8
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d00a      	beq.n	8007ccc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	430a      	orrs	r2, r1
 8007cca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00a      	beq.n	8007cee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	430a      	orrs	r2, r1
 8007cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf2:	f003 0304 	and.w	r3, r3, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00a      	beq.n	8007d10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	430a      	orrs	r2, r1
 8007d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d14:	f003 0310 	and.w	r3, r3, #16
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00a      	beq.n	8007d32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d36:	f003 0320 	and.w	r3, r3, #32
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00a      	beq.n	8007d54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	430a      	orrs	r2, r1
 8007d52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01a      	beq.n	8007d96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d7e:	d10a      	bne.n	8007d96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	430a      	orrs	r2, r1
 8007d94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00a      	beq.n	8007db8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	605a      	str	r2, [r3, #4]
  }
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b098      	sub	sp, #96	@ 0x60
 8007dc8:	af02      	add	r7, sp, #8
 8007dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dd4:	f7f9 fddc 	bl	8001990 <HAL_GetTick>
 8007dd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0308 	and.w	r3, r3, #8
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	d12f      	bne.n	8007e48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df0:	2200      	movs	r2, #0
 8007df2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 f88e 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d022      	beq.n	8007e48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e16:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e22:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e6      	bne.n	8007e02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e063      	b.n	8007f10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0304 	and.w	r3, r3, #4
 8007e52:	2b04      	cmp	r3, #4
 8007e54:	d149      	bne.n	8007eea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f857 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d03c      	beq.n	8007eea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e96:	e841 2300 	strex	r3, r2, [r1]
 8007e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1e6      	bne.n	8007e70 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	e853 3f00 	ldrex	r3, [r3]
 8007eb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f023 0301 	bic.w	r3, r3, #1
 8007eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ec2:	61fa      	str	r2, [r7, #28]
 8007ec4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec6:	69b9      	ldr	r1, [r7, #24]
 8007ec8:	69fa      	ldr	r2, [r7, #28]
 8007eca:	e841 2300 	strex	r3, r2, [r1]
 8007ece:	617b      	str	r3, [r7, #20]
   return(result);
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1e5      	bne.n	8007ea2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2220      	movs	r2, #32
 8007eda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e012      	b.n	8007f10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2220      	movs	r2, #32
 8007ef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3758      	adds	r7, #88	@ 0x58
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	603b      	str	r3, [r7, #0]
 8007f24:	4613      	mov	r3, r2
 8007f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f28:	e04f      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d04b      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f32:	f7f9 fd2d 	bl	8001990 <HAL_GetTick>
 8007f36:	4602      	mov	r2, r0
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	1ad3      	subs	r3, r2, r3
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d302      	bcc.n	8007f48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d101      	bne.n	8007f4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e04e      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f003 0304 	and.w	r3, r3, #4
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d037      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b80      	cmp	r3, #128	@ 0x80
 8007f5e:	d034      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	2b40      	cmp	r3, #64	@ 0x40
 8007f64:	d031      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	f003 0308 	and.w	r3, r3, #8
 8007f70:	2b08      	cmp	r3, #8
 8007f72:	d110      	bne.n	8007f96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2208      	movs	r2, #8
 8007f7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f000 f839 	bl	8007ff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2208      	movs	r2, #8
 8007f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e029      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fa4:	d111      	bne.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007fae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f000 f81f 	bl	8007ff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	e00f      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69da      	ldr	r2, [r3, #28]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	bf0c      	ite	eq
 8007fda:	2301      	moveq	r3, #1
 8007fdc:	2300      	movne	r3, #0
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	79fb      	ldrb	r3, [r7, #7]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d0a0      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3710      	adds	r7, #16
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b095      	sub	sp, #84	@ 0x54
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800801a:	643b      	str	r3, [r7, #64]	@ 0x40
 800801c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e6      	bne.n	8007ffc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3308      	adds	r3, #8
 8008034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	61fb      	str	r3, [r7, #28]
   return(result);
 800803e:	69fa      	ldr	r2, [r7, #28]
 8008040:	4b1e      	ldr	r3, [pc, #120]	@ (80080bc <UART_EndRxTransfer+0xc8>)
 8008042:	4013      	ands	r3, r2
 8008044:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3308      	adds	r3, #8
 800804c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800804e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008050:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008056:	e841 2300 	strex	r3, r2, [r1]
 800805a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e5      	bne.n	800802e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008066:	2b01      	cmp	r3, #1
 8008068:	d118      	bne.n	800809c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	e853 3f00 	ldrex	r3, [r3]
 8008076:	60bb      	str	r3, [r7, #8]
   return(result);
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f023 0310 	bic.w	r3, r3, #16
 800807e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	461a      	mov	r2, r3
 8008086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008088:	61bb      	str	r3, [r7, #24]
 800808a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808c:	6979      	ldr	r1, [r7, #20]
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	e841 2300 	strex	r3, r2, [r1]
 8008094:	613b      	str	r3, [r7, #16]
   return(result);
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1e6      	bne.n	800806a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2220      	movs	r2, #32
 80080a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80080b0:	bf00      	nop
 80080b2:	3754      	adds	r7, #84	@ 0x54
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr
 80080bc:	effffffe 	.word	0xeffffffe

080080c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d101      	bne.n	80080d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80080d2:	2302      	movs	r3, #2
 80080d4:	e027      	b.n	8008126 <HAL_UARTEx_DisableFifoMode+0x66>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2224      	movs	r2, #36	@ 0x24
 80080e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f022 0201 	bic.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008104:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2220      	movs	r2, #32
 8008118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b084      	sub	sp, #16
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008142:	2b01      	cmp	r3, #1
 8008144:	d101      	bne.n	800814a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008146:	2302      	movs	r3, #2
 8008148:	e02d      	b.n	80081a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2201      	movs	r2, #1
 800814e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2224      	movs	r2, #36	@ 0x24
 8008156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 0201 	bic.w	r2, r2, #1
 8008170:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	430a      	orrs	r2, r1
 8008184:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f850 	bl	800822c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2220      	movs	r2, #32
 8008198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081c2:	2302      	movs	r3, #2
 80081c4:	e02d      	b.n	8008222 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2224      	movs	r2, #36	@ 0x24
 80081d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f022 0201 	bic.w	r2, r2, #1
 80081ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f812 	bl	800822c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2220      	movs	r2, #32
 8008214:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
	...

0800822c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008238:	2b00      	cmp	r3, #0
 800823a:	d108      	bne.n	800824e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800824c:	e031      	b.n	80082b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800824e:	2310      	movs	r3, #16
 8008250:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008252:	2310      	movs	r3, #16
 8008254:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	0e5b      	lsrs	r3, r3, #25
 800825e:	b2db      	uxtb	r3, r3
 8008260:	f003 0307 	and.w	r3, r3, #7
 8008264:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	0f5b      	lsrs	r3, r3, #29
 800826e:	b2db      	uxtb	r3, r3
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008276:	7bbb      	ldrb	r3, [r7, #14]
 8008278:	7b3a      	ldrb	r2, [r7, #12]
 800827a:	4911      	ldr	r1, [pc, #68]	@ (80082c0 <UARTEx_SetNbDataToProcess+0x94>)
 800827c:	5c8a      	ldrb	r2, [r1, r2]
 800827e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008282:	7b3a      	ldrb	r2, [r7, #12]
 8008284:	490f      	ldr	r1, [pc, #60]	@ (80082c4 <UARTEx_SetNbDataToProcess+0x98>)
 8008286:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008288:	fb93 f3f2 	sdiv	r3, r3, r2
 800828c:	b29a      	uxth	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	7b7a      	ldrb	r2, [r7, #13]
 8008298:	4909      	ldr	r1, [pc, #36]	@ (80082c0 <UARTEx_SetNbDataToProcess+0x94>)
 800829a:	5c8a      	ldrb	r2, [r1, r2]
 800829c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082a0:	7b7a      	ldrb	r2, [r7, #13]
 80082a2:	4908      	ldr	r1, [pc, #32]	@ (80082c4 <UARTEx_SetNbDataToProcess+0x98>)
 80082a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082b2:	bf00      	nop
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	08019ba4 	.word	0x08019ba4
 80082c4:	08019bac 	.word	0x08019bac

080082c8 <nx_stm32_eth_driver>:
/*                                                                        */
/**************************************************************************/
/****** DRIVER SPECIFIC ****** Start of part/vendor specific global driver entry function name.  */
VOID  nx_stm32_eth_driver(NX_IP_DRIVER *driver_req_ptr)
/****** DRIVER SPECIFIC ****** End of part/vendor specific global driver entry function name.  */
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
#ifdef NX_ENABLE_VLAN
NX_INTERFACE *interface_ptr;
#endif /* NX_ENABLE_VLAN */

  /* Default to successful return.  */
  driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	605a      	str	r2, [r3, #4]
  }
#endif /* NX_ENABLE_VLAN */

  /* Process according to the driver request type in the IP control
  block.  */
  switch (driver_req_ptr -> nx_ip_driver_command)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2b1d      	cmp	r3, #29
 80082dc:	d862      	bhi.n	80083a4 <nx_stm32_eth_driver+0xdc>
 80082de:	a201      	add	r2, pc, #4	@ (adr r2, 80082e4 <nx_stm32_eth_driver+0x1c>)
 80082e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e4:	0800837d 	.word	0x0800837d
 80082e8:	08008365 	.word	0x08008365
 80082ec:	0800836d 	.word	0x0800836d
 80082f0:	08008375 	.word	0x08008375
 80082f4:	0800837d 	.word	0x0800837d
 80082f8:	0800837d 	.word	0x0800837d
 80082fc:	0800837d 	.word	0x0800837d
 8008300:	0800837d 	.word	0x0800837d
 8008304:	08008385 	.word	0x08008385
 8008308:	0800838d 	.word	0x0800838d
 800830c:	08008395 	.word	0x08008395
 8008310:	080083a5 	.word	0x080083a5
 8008314:	080083a5 	.word	0x080083a5
 8008318:	080083a5 	.word	0x080083a5
 800831c:	080083a5 	.word	0x080083a5
 8008320:	080083a5 	.word	0x080083a5
 8008324:	080083a5 	.word	0x080083a5
 8008328:	080083a5 	.word	0x080083a5
 800832c:	0800839d 	.word	0x0800839d
 8008330:	0800835d 	.word	0x0800835d
 8008334:	080083a5 	.word	0x080083a5
 8008338:	080083a5 	.word	0x080083a5
 800833c:	080083a5 	.word	0x080083a5
 8008340:	080083a5 	.word	0x080083a5
 8008344:	080083a5 	.word	0x080083a5
 8008348:	080083a5 	.word	0x080083a5
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083a5 	.word	0x080083a5
 8008354:	080083a5 	.word	0x080083a5
 8008358:	0800837d 	.word	0x0800837d
  {

  case NX_LINK_INTERFACE_ATTACH:

    /* Process link interface attach requests.  */
    _nx_driver_interface_attach(driver_req_ptr);
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 f829 	bl	80083b4 <_nx_driver_interface_attach>
    break;
 8008362:	e023      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_INITIALIZE:
    {

      /* Process link initialize requests.  */
      _nx_driver_initialize(driver_req_ptr);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f839 	bl	80083dc <_nx_driver_initialize>
      break;
 800836a:	e01f      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_ENABLE:
    {

      /* Process link enable requests.  */
      _nx_driver_enable(driver_req_ptr);
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 f8a9 	bl	80084c4 <_nx_driver_enable>
      break;
 8008372:	e01b      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_DISABLE:
    {

      /* Process link disable requests.  */
      _nx_driver_disable(driver_req_ptr);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f949 	bl	800860c <_nx_driver_disable>
      break;
 800837a:	e017      	b.n	80083ac <nx_stm32_eth_driver+0xe4>
  case NX_LINK_PACKET_SEND:
  case NX_LINK_RAW_PACKET_SEND:
    {

      /* Process packet send requests.  */
      _nx_driver_packet_send(driver_req_ptr);
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f96f 	bl	8008660 <_nx_driver_packet_send>
      break;
 8008382:	e013      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_MULTICAST_JOIN:
    {

      /* Process multicast join requests.  */
      _nx_driver_multicast_join(driver_req_ptr);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fa3d 	bl	8008804 <_nx_driver_multicast_join>
      break;
 800838a:	e00f      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_MULTICAST_LEAVE:
    {

      /* Process multicast leave requests.  */
      _nx_driver_multicast_leave(driver_req_ptr);
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 fa4f 	bl	8008830 <_nx_driver_multicast_leave>
      break;
 8008392:	e00b      	b.n	80083ac <nx_stm32_eth_driver+0xe4>

  case NX_LINK_GET_STATUS:
    {

      /* Process get status requests.  */
      _nx_driver_get_status(driver_req_ptr);
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fa61 	bl	800885c <_nx_driver_get_status>
      break;
 800839a:	e007      	b.n	80083ac <nx_stm32_eth_driver+0xe4>
    {

      /* Process driver deferred requests.  */

      /* Process a device driver function on behave of the IP thread. */
      _nx_driver_deferred_processing(driver_req_ptr);
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f000 fa73 	bl	8008888 <_nx_driver_deferred_processing>

      break;
 80083a2:	e003      	b.n	80083ac <nx_stm32_eth_driver+0xe4>


    /* Invalid driver request.  */

    /* Return the unhandled command status.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_UNHANDLED_COMMAND;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2244      	movs	r2, #68	@ 0x44
 80083a8:	605a      	str	r2, [r3, #4]

  }
}
 80083aa:	bf00      	nop
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <_nx_driver_interface_attach>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_interface_attach(NX_IP_DRIVER *driver_req_ptr)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]


  /* Setup the driver's interface.  This example is for a simple one-interface
  Ethernet driver. Additional logic is necessary for multiple port devices.  */
  nx_driver_information.nx_driver_information_interface =  driver_req_ptr -> nx_ip_driver_interface;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	4a05      	ldr	r2, [pc, #20]	@ (80083d8 <_nx_driver_interface_attach+0x24>)
 80083c2:	60d3      	str	r3, [r2, #12]
#ifdef NX_ENABLE_INTERFACE_CAPABILITY
  driver_req_ptr -> nx_ip_driver_interface -> nx_interface_capability_flag = NX_DRIVER_CAPABILITY;
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

  /* Return successful status.  */
  driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	605a      	str	r2, [r3, #4]
}
 80083ca:	bf00      	nop
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	24000748 	.word	0x24000748

080083dc <_nx_driver_initialize>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_initialize(NX_IP_DRIVER *driver_req_ptr)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b088      	sub	sp, #32
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  UINT            status;
  CHAR           *payload_address;       /* Address of the first payload*/
  VOID           *rounded_pool_start;    /* Rounded stating address     */

  /* Setup the IP pointer from the driver request.  */
  ip_ptr =  driver_req_ptr -> nx_ip_driver_ptr;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	61fb      	str	r3, [r7, #28]

  /* Setup interface pointer.  */
  interface_ptr = driver_req_ptr -> nx_ip_driver_interface;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	69db      	ldr	r3, [r3, #28]
 80083ee:	61bb      	str	r3, [r7, #24]

  /* Initialize the driver's information structure.  */

  /* Default IP pointer to NULL.  */
  nx_driver_information.nx_driver_information_ip_ptr =               NX_NULL;
 80083f0:	4b31      	ldr	r3, [pc, #196]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 80083f2:	2200      	movs	r2, #0
 80083f4:	601a      	str	r2, [r3, #0]

  /* Setup the driver state to not initialized.  */
  nx_driver_information.nx_driver_information_state =                NX_DRIVER_STATE_NOT_INITIALIZED;
 80083f6:	4b30      	ldr	r3, [pc, #192]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 80083f8:	2201      	movs	r2, #1
 80083fa:	605a      	str	r2, [r3, #4]

  /* Setup the default packet pool for the driver's received packets.  */
  nx_driver_information.nx_driver_information_packet_pool_ptr = ip_ptr -> nx_ip_default_packet_pool;
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	f8d3 363c 	ldr.w	r3, [r3, #1596]	@ 0x63c
 8008402:	4a2d      	ldr	r2, [pc, #180]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 8008404:	6093      	str	r3, [r2, #8]

  /* Get the rounded start pool start. */
  rounded_pool_start = nx_driver_information.nx_driver_information_packet_pool_ptr->nx_packet_pool_start;
 8008406:	4b2c      	ldr	r3, [pc, #176]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	6a1b      	ldr	r3, [r3, #32]
 800840c:	617b      	str	r3, [r7, #20]

  /* Calculate the address of payload. */
  payload_address = (CHAR *)((ALIGN_TYPE)rounded_pool_start + sizeof(NX_PACKET));
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	333c      	adds	r3, #60	@ 0x3c
 8008412:	613b      	str	r3, [r7, #16]

  /* Align the address of payload. */
  payload_address = (CHAR *)((((ALIGN_TYPE)payload_address + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	3303      	adds	r3, #3
 8008418:	f023 0303 	bic.w	r3, r3, #3
 800841c:	613b      	str	r3, [r7, #16]

  /* Calculate the header size. */
  header_size = (ULONG)((ALIGN_TYPE)payload_address - (ALIGN_TYPE)rounded_pool_start);
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	1ad3      	subs	r3, r2, r3
 8008424:	4a25      	ldr	r2, [pc, #148]	@ (80084bc <_nx_driver_initialize+0xe0>)
 8008426:	6013      	str	r3, [r2, #0]

  /* Clear the deferred events for the driver.  */
  nx_driver_information.nx_driver_information_deferred_events =       0;
 8008428:	4b23      	ldr	r3, [pc, #140]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 800842a:	2200      	movs	r2, #0
 800842c:	611a      	str	r2, [r3, #16]

  /* Call the hardware-specific ethernet controller initialization.  */
  status =  _nx_driver_hardware_initialize(driver_req_ptr);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fac6 	bl	80089c0 <_nx_driver_hardware_initialize>
 8008434:	60f8      	str	r0, [r7, #12]

  /* Determine if the request was successful.  */
  if (status == NX_SUCCESS)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d136      	bne.n	80084aa <_nx_driver_initialize+0xce>
  {

    /* Successful hardware initialization.  */

    /* Setup driver information to point to IP pointer.  */
    nx_driver_information.nx_driver_information_ip_ptr = driver_req_ptr -> nx_ip_driver_ptr;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	699b      	ldr	r3, [r3, #24]
 8008440:	4a1d      	ldr	r2, [pc, #116]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 8008442:	6013      	str	r3, [r2, #0]

    /* Setup the link maximum transfer unit. */
    interface_ptr -> nx_interface_ip_mtu_size =  NX_DRIVER_ETHERNET_MTU - NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800844a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the physical address of this IP instance.  Increment the
    physical address lsw to simulate multiple nodes hanging on the
    ethernet.  */
    interface_ptr -> nx_interface_physical_address_msw =
      (ULONG)(( eth_handle.Init.MACAddr[0] << 8) | ( eth_handle.Init.MACAddr[1]));
 800844c:	4b1c      	ldr	r3, [pc, #112]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	021b      	lsls	r3, r3, #8
 8008454:	4a1a      	ldr	r2, [pc, #104]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 8008456:	6852      	ldr	r2, [r2, #4]
 8008458:	3201      	adds	r2, #1
 800845a:	7812      	ldrb	r2, [r2, #0]
 800845c:	4313      	orrs	r3, r2
 800845e:	461a      	mov	r2, r3
    interface_ptr -> nx_interface_physical_address_msw =
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	60da      	str	r2, [r3, #12]
    interface_ptr -> nx_interface_physical_address_lsw =
      (ULONG)(( eth_handle.Init.MACAddr[2] << 24) | ( eth_handle.Init.MACAddr[3] << 16) |
 8008464:	4b16      	ldr	r3, [pc, #88]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	3302      	adds	r3, #2
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	061a      	lsls	r2, r3, #24
 800846e:	4b14      	ldr	r3, [pc, #80]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	3303      	adds	r3, #3
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	041b      	lsls	r3, r3, #16
 8008478:	431a      	orrs	r2, r3
              ( eth_handle.Init.MACAddr[4] << 8) | ( eth_handle.Init.MACAddr[5]));
 800847a:	4b11      	ldr	r3, [pc, #68]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	3304      	adds	r3, #4
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	021b      	lsls	r3, r3, #8
      (ULONG)(( eth_handle.Init.MACAddr[2] << 24) | ( eth_handle.Init.MACAddr[3] << 16) |
 8008484:	4313      	orrs	r3, r2
              ( eth_handle.Init.MACAddr[4] << 8) | ( eth_handle.Init.MACAddr[5]));
 8008486:	4a0e      	ldr	r2, [pc, #56]	@ (80084c0 <_nx_driver_initialize+0xe4>)
 8008488:	6852      	ldr	r2, [r2, #4]
 800848a:	3205      	adds	r2, #5
 800848c:	7812      	ldrb	r2, [r2, #0]
 800848e:	4313      	orrs	r3, r2
      (ULONG)(( eth_handle.Init.MACAddr[2] << 24) | ( eth_handle.Init.MACAddr[3] << 16) |
 8008490:	461a      	mov	r2, r3
    interface_ptr -> nx_interface_physical_address_lsw =
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	611a      	str	r2, [r3, #16]

    /* Indicate to the IP software that IP to physical mapping
    is required.  */
    interface_ptr -> nx_interface_address_mapping_needed =  NX_TRUE;
 8008496:	69bb      	ldr	r3, [r7, #24]
 8008498:	2201      	movs	r2, #1
 800849a:	715a      	strb	r2, [r3, #5]

    /* Move the driver's state to initialized.  */
    nx_driver_information.nx_driver_information_state = NX_DRIVER_STATE_INITIALIZED;
 800849c:	4b06      	ldr	r3, [pc, #24]	@ (80084b8 <_nx_driver_initialize+0xdc>)
 800849e:	2203      	movs	r2, #3
 80084a0:	605a      	str	r2, [r3, #4]

    /* Indicate successful initialize.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	605a      	str	r2, [r3, #4]
  {

    /* Initialization failed.  Indicate that the request failed.  */
    driver_req_ptr -> nx_ip_driver_status =   NX_DRIVER_ERROR;
  }
}
 80084a8:	e002      	b.n	80084b0 <_nx_driver_initialize+0xd4>
    driver_req_ptr -> nx_ip_driver_status =   NX_DRIVER_ERROR;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	225a      	movs	r2, #90	@ 0x5a
 80084ae:	605a      	str	r2, [r3, #4]
}
 80084b0:	bf00      	nop
 80084b2:	3720      	adds	r7, #32
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	24000748 	.word	0x24000748
 80084bc:	24000794 	.word	0x24000794
 80084c0:	240005a8 	.word	0x240005a8

080084c4 <_nx_driver_enable>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_enable(NX_IP_DRIVER *driver_req_ptr)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b0a2      	sub	sp, #136	@ 0x88
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]

  NX_IP           *ip_ptr;
  ETH_MACConfigTypeDef MACConf;
  UINT            status, duplex, speed = 0;
 80084cc:	2300      	movs	r3, #0
 80084ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  INT             PHYLinkState;
  uint32_t tickstart;

  /* Setup the IP pointer from the driver request.  */
  ip_ptr =  driver_req_ptr -> nx_ip_driver_ptr;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	67fb      	str	r3, [r7, #124]	@ 0x7c

  /* See if we can honor the NX_LINK_ENABLE request.  */
  if (nx_driver_information.nx_driver_information_state < NX_DRIVER_STATE_INITIALIZED)
 80084d8:	4b4a      	ldr	r3, [pc, #296]	@ (8008604 <_nx_driver_enable+0x140>)
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d803      	bhi.n	80084e8 <_nx_driver_enable+0x24>
  {

    /* Mark the request as not successful.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	225a      	movs	r2, #90	@ 0x5a
 80084e4:	605a      	str	r2, [r3, #4]
    return;
 80084e6:	e089      	b.n	80085fc <_nx_driver_enable+0x138>
  }

  /* Check if it is enabled by someone already */
  if (nx_driver_information.nx_driver_information_state >=  NX_DRIVER_STATE_LINK_ENABLED)
 80084e8:	4b46      	ldr	r3, [pc, #280]	@ (8008604 <_nx_driver_enable+0x140>)
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	2b03      	cmp	r3, #3
 80084ee:	d903      	bls.n	80084f8 <_nx_driver_enable+0x34>
  {

    /* Yes, the request has already been made.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_ALREADY_ENABLED;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2215      	movs	r2, #21
 80084f4:	605a      	str	r2, [r3, #4]
    return;
 80084f6:	e081      	b.n	80085fc <_nx_driver_enable+0x138>
  }

  if (nx_eth_phy_init() != ETH_PHY_STATUS_OK)
 80084f8:	f000 fcfc 	bl	8008ef4 <nx_eth_phy_init>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d003      	beq.n	800850a <_nx_driver_enable+0x46>
  {
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	225a      	movs	r2, #90	@ 0x5a
 8008506:	605a      	str	r2, [r3, #4]
    return;
 8008508:	e078      	b.n	80085fc <_nx_driver_enable+0x138>
  }

  tickstart = HAL_GetTick();
 800850a:	f7f9 fa41 	bl	8001990 <HAL_GetTick>
 800850e:	67b8      	str	r0, [r7, #120]	@ 0x78

  do{

    PHYLinkState = nx_eth_phy_get_link_state();
 8008510:	f000 fd0c 	bl	8008f2c <nx_eth_phy_get_link_state>
 8008514:	6778      	str	r0, [r7, #116]	@ 0x74

  }while((PHYLinkState <= ETH_PHY_STATUS_LINK_DOWN) && ((HAL_GetTick() - tickstart) < PHY_LINK_TIMEOUT));
 8008516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008518:	2b01      	cmp	r3, #1
 800851a:	dc08      	bgt.n	800852e <_nx_driver_enable+0x6a>
 800851c:	f7f9 fa38 	bl	8001990 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	f241 3287 	movw	r2, #4999	@ 0x1387
 800852a:	4293      	cmp	r3, r2
 800852c:	d9f0      	bls.n	8008510 <_nx_driver_enable+0x4c>

  /* Get link state */
  if(PHYLinkState <= ETH_PHY_STATUS_LINK_DOWN)
 800852e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008530:	2b01      	cmp	r3, #1
 8008532:	dc03      	bgt.n	800853c <_nx_driver_enable+0x78>
  {
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	225a      	movs	r2, #90	@ 0x5a
 8008538:	605a      	str	r2, [r3, #4]
    return;
 800853a:	e05f      	b.n	80085fc <_nx_driver_enable+0x138>
  }
  else
  {
    switch (PHYLinkState)
 800853c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800853e:	3b02      	subs	r3, #2
 8008540:	2b03      	cmp	r3, #3
 8008542:	d82b      	bhi.n	800859c <_nx_driver_enable+0xd8>
 8008544:	a201      	add	r2, pc, #4	@ (adr r2, 800854c <_nx_driver_enable+0x88>)
 8008546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800854a:	bf00      	nop
 800854c:	0800855d 	.word	0x0800855d
 8008550:	0800856f 	.word	0x0800856f
 8008554:	0800857f 	.word	0x0800857f
 8008558:	0800858f 	.word	0x0800858f
      duplex = ETH_HALFDUPLEX_MODE;
      speed = ETH_SPEED_1000M;
      break;
#endif
case ETH_PHY_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800855c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      speed = ETH_SPEED_100M;
 8008564:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008568:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      break;
 800856c:	e01f      	b.n	80085ae <_nx_driver_enable+0xea>
    case ETH_PHY_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800856e:	2300      	movs	r3, #0
 8008570:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      speed = ETH_SPEED_100M;
 8008574:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008578:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      break;
 800857c:	e017      	b.n	80085ae <_nx_driver_enable+0xea>
    case ETH_PHY_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800857e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      speed = ETH_SPEED_10M;
 8008586:	2300      	movs	r3, #0
 8008588:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      break;
 800858c:	e00f      	b.n	80085ae <_nx_driver_enable+0xea>
    case ETH_PHY_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800858e:	2300      	movs	r3, #0
 8008590:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      speed = ETH_SPEED_10M;
 8008594:	2300      	movs	r3, #0
 8008596:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      break;
 800859a:	e008      	b.n	80085ae <_nx_driver_enable+0xea>
    default:
      duplex = ETH_FULLDUPLEX_MODE;
 800859c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80085a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      speed = ETH_SPEED_100M;
 80085a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      break;
 80085ac:	bf00      	nop
    }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&eth_handle, &MACConf);
 80085ae:	f107 030c 	add.w	r3, r7, #12
 80085b2:	4619      	mov	r1, r3
 80085b4:	4814      	ldr	r0, [pc, #80]	@ (8008608 <_nx_driver_enable+0x144>)
 80085b6:	f7fa f907 	bl	80027c8 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80085ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085be:	627b      	str	r3, [r7, #36]	@ 0x24
    MACConf.Speed = speed;
 80085c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80085c4:	623b      	str	r3, [r7, #32]
if (speed == ETH_SPEED_1000M)
    MACConf.PortSelect = DISABLE;
else
    MACConf.PortSelect = ENABLE;
#endif
    HAL_ETH_SetMACConfig(&eth_handle, &MACConf);
 80085c6:	f107 030c 	add.w	r3, r7, #12
 80085ca:	4619      	mov	r1, r3
 80085cc:	480e      	ldr	r0, [pc, #56]	@ (8008608 <_nx_driver_enable+0x144>)
 80085ce:	f7fa fb6b 	bl	8002ca8 <HAL_ETH_SetMACConfig>
  }

  /* Call hardware specific enable.  */
  status =  _nx_driver_hardware_enable(driver_req_ptr);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 fa7a 	bl	8008acc <_nx_driver_hardware_enable>
 80085d8:	6738      	str	r0, [r7, #112]	@ 0x70

  /* Was the hardware enable successful?  */
  if (status == NX_SUCCESS)
 80085da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d10a      	bne.n	80085f6 <_nx_driver_enable+0x132>
  {

    /* Update the driver state to link enabled.  */
    nx_driver_information.nx_driver_information_state = NX_DRIVER_STATE_LINK_ENABLED;
 80085e0:	4b08      	ldr	r3, [pc, #32]	@ (8008604 <_nx_driver_enable+0x140>)
 80085e2:	2204      	movs	r2, #4
 80085e4:	605a      	str	r2, [r3, #4]

    /* Mark request as successful.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	605a      	str	r2, [r3, #4]

    /* Mark the IP instance as link up.  */
    ip_ptr -> nx_ip_driver_link_up =  NX_TRUE;
 80085ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 2c3a 	strb.w	r2, [r3, #3130]	@ 0xc3a
 80085f4:	e002      	b.n	80085fc <_nx_driver_enable+0x138>
  }
  else
  {

    /* Enable failed.  Indicate that the request failed.  */
    driver_req_ptr -> nx_ip_driver_status =   NX_DRIVER_ERROR;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	225a      	movs	r2, #90	@ 0x5a
 80085fa:	605a      	str	r2, [r3, #4]
  }
}
 80085fc:	3788      	adds	r7, #136	@ 0x88
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	24000748 	.word	0x24000748
 8008608:	240005a8 	.word	0x240005a8

0800860c <_nx_driver_disable>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_disable(NX_IP_DRIVER *driver_req_ptr)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  NX_IP           *ip_ptr;
  UINT            status;


  /* Setup the IP pointer from the driver request.  */
  ip_ptr =  driver_req_ptr -> nx_ip_driver_ptr;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	699b      	ldr	r3, [r3, #24]
 8008618:	60fb      	str	r3, [r7, #12]

  /* Check if the link is enabled.  */
  if (nx_driver_information.nx_driver_information_state !=  NX_DRIVER_STATE_LINK_ENABLED)
 800861a:	4b10      	ldr	r3, [pc, #64]	@ (800865c <_nx_driver_disable+0x50>)
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	2b04      	cmp	r3, #4
 8008620:	d003      	beq.n	800862a <_nx_driver_disable+0x1e>
  {

    /* The link is not enabled, so just return an error.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	225a      	movs	r2, #90	@ 0x5a
 8008626:	605a      	str	r2, [r3, #4]
    return;
 8008628:	e014      	b.n	8008654 <_nx_driver_disable+0x48>
  }

  /* Call hardware specific disable.  */
  status =  _nx_driver_hardware_disable(driver_req_ptr);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fa5c 	bl	8008ae8 <_nx_driver_hardware_disable>
 8008630:	60b8      	str	r0, [r7, #8]

  /* Was the hardware disable successful?  */
  if (status == NX_SUCCESS)
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d10a      	bne.n	800864e <_nx_driver_disable+0x42>
  {

    /* Mark the IP instance as link down.  */
    ip_ptr -> nx_ip_driver_link_up =  NX_FALSE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 2c3a 	strb.w	r2, [r3, #3130]	@ 0xc3a

    /* Update the driver state back to initialized.  */
    nx_driver_information.nx_driver_information_state =  NX_DRIVER_STATE_INITIALIZED;
 8008640:	4b06      	ldr	r3, [pc, #24]	@ (800865c <_nx_driver_disable+0x50>)
 8008642:	2203      	movs	r2, #3
 8008644:	605a      	str	r2, [r3, #4]

    /* Mark request as successful.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	605a      	str	r2, [r3, #4]
 800864c:	e002      	b.n	8008654 <_nx_driver_disable+0x48>
  }
  else
  {

    /* Disable failed, return an error.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	225a      	movs	r2, #90	@ 0x5a
 8008652:	605a      	str	r2, [r3, #4]
  }
}
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	24000748 	.word	0x24000748

08008660 <_nx_driver_packet_send>:
        driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
    }
}
#else
static VOID  _nx_driver_packet_send(NX_IP_DRIVER *driver_req_ptr)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  ULONG           *ethernet_frame_ptr;
  UINT            status;


  /* Setup the IP pointer from the driver request.  */
  ip_ptr =  driver_req_ptr -> nx_ip_driver_ptr;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	617b      	str	r3, [r7, #20]

  /* Check to make sure the link is up.  */
  if (nx_driver_information.nx_driver_information_state != NX_DRIVER_STATE_LINK_ENABLED)
 800866e:	4b64      	ldr	r3, [pc, #400]	@ (8008800 <_nx_driver_packet_send+0x1a0>)
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	2b04      	cmp	r3, #4
 8008674:	d008      	beq.n	8008688 <_nx_driver_packet_send+0x28>
  {

    /* Inidate an unsuccessful packet send.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	225a      	movs	r2, #90	@ 0x5a
 800867a:	605a      	str	r2, [r3, #4]

    /* Link is not up, simply free the packet.  */
    nx_packet_transmit_release(driver_req_ptr -> nx_ip_driver_packet);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	3310      	adds	r3, #16
 8008680:	4618      	mov	r0, r3
 8008682:	f00c fc1b 	bl	8014ebc <_nxe_packet_transmit_release>
    return;
 8008686:	e0b7      	b.n	80087f8 <_nx_driver_packet_send+0x198>
  }

  /* Process driver send packet.  */

  /* Place the ethernet frame at the front of the packet.  */
  packet_ptr =  driver_req_ptr -> nx_ip_driver_packet;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	60bb      	str	r3, [r7, #8]

  /* Adjust the prepend pointer.  */
  packet_ptr -> nx_packet_prepend_ptr =
    packet_ptr -> nx_packet_prepend_ptr - NX_DRIVER_ETHERNET_FRAME_SIZE;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	689a      	ldr	r2, [r3, #8]
  packet_ptr -> nx_packet_prepend_ptr =
 8008692:	68bb      	ldr	r3, [r7, #8]
    packet_ptr -> nx_packet_prepend_ptr - NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008694:	3a0e      	subs	r2, #14
  packet_ptr -> nx_packet_prepend_ptr =
 8008696:	609a      	str	r2, [r3, #8]

  /* Adjust the packet length.  */
  packet_ptr -> nx_packet_length = packet_ptr -> nx_packet_length + NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	320e      	adds	r2, #14
 80086a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Setup the ethernet frame pointer to build the ethernet frame.  Backup another 2
  * bytes to get 32-bit word alignment.  */
  ethernet_frame_ptr =  (ULONG *) (packet_ptr -> nx_packet_prepend_ptr - 2);
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	3b02      	subs	r3, #2
 80086a8:	613b      	str	r3, [r7, #16]

  /* Set up the hardware addresses in the Ethernet header. */
  *ethernet_frame_ptr       =  driver_req_ptr -> nx_ip_driver_physical_address_msw;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	689a      	ldr	r2, [r3, #8]
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	601a      	str	r2, [r3, #0]
  *(ethernet_frame_ptr + 1) =  driver_req_ptr -> nx_ip_driver_physical_address_lsw;
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	3304      	adds	r3, #4
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	68d2      	ldr	r2, [r2, #12]
 80086ba:	601a      	str	r2, [r3, #0]

  *(ethernet_frame_ptr + 2) =  (ip_ptr -> nx_ip_arp_physical_address_msw << 16) |
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f8d3 3c40 	ldr.w	r3, [r3, #3136]	@ 0xc40
 80086c2:	0419      	lsls	r1, r3, #16
    (ip_ptr -> nx_ip_arp_physical_address_lsw >> 16);
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f8d3 3c44 	ldr.w	r3, [r3, #3140]	@ 0xc44
 80086ca:	0c1a      	lsrs	r2, r3, #16
  *(ethernet_frame_ptr + 2) =  (ip_ptr -> nx_ip_arp_physical_address_msw << 16) |
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	3308      	adds	r3, #8
 80086d0:	430a      	orrs	r2, r1
 80086d2:	601a      	str	r2, [r3, #0]
  *(ethernet_frame_ptr + 3) =  (ip_ptr -> nx_ip_arp_physical_address_lsw << 16);
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	f8d3 2c44 	ldr.w	r2, [r3, #3140]	@ 0xc44
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	330c      	adds	r3, #12
 80086de:	0412      	lsls	r2, r2, #16
 80086e0:	601a      	str	r2, [r3, #0]

  /* Set up the frame type field in the Ethernet harder. */
  if ((driver_req_ptr -> nx_ip_driver_command == NX_LINK_ARP_SEND)||
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b05      	cmp	r3, #5
 80086e8:	d003      	beq.n	80086f2 <_nx_driver_packet_send+0x92>
      (driver_req_ptr -> nx_ip_driver_command == NX_LINK_ARP_RESPONSE_SEND))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
  if ((driver_req_ptr -> nx_ip_driver_command == NX_LINK_ARP_SEND)||
 80086ee:	2b06      	cmp	r3, #6
 80086f0:	d10a      	bne.n	8008708 <_nx_driver_packet_send+0xa8>
  {

    *(ethernet_frame_ptr + 3) |= NX_DRIVER_ETHERNET_ARP;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	330c      	adds	r3, #12
 80086f6:	6819      	ldr	r1, [r3, #0]
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	f103 020c 	add.w	r2, r3, #12
 80086fe:	f640 0306 	movw	r3, #2054	@ 0x806
 8008702:	430b      	orrs	r3, r1
 8008704:	6013      	str	r3, [r2, #0]
 8008706:	e026      	b.n	8008756 <_nx_driver_packet_send+0xf6>
  }
  else if(driver_req_ptr -> nx_ip_driver_command == NX_LINK_RARP_SEND)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2b07      	cmp	r3, #7
 800870e:	d10a      	bne.n	8008726 <_nx_driver_packet_send+0xc6>
  {

    *(ethernet_frame_ptr + 3) |= NX_DRIVER_ETHERNET_RARP;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	330c      	adds	r3, #12
 8008714:	6819      	ldr	r1, [r3, #0]
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	f103 020c 	add.w	r2, r3, #12
 800871c:	f248 0335 	movw	r3, #32821	@ 0x8035
 8008720:	430b      	orrs	r3, r1
 8008722:	6013      	str	r3, [r2, #0]
 8008724:	e017      	b.n	8008756 <_nx_driver_packet_send+0xf6>
  }

#ifdef FEATURE_NX_IPV6
  else if(packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800872c:	2b06      	cmp	r3, #6
 800872e:	d10a      	bne.n	8008746 <_nx_driver_packet_send+0xe6>
  {

    *(ethernet_frame_ptr + 3) |= NX_DRIVER_ETHERNET_IPV6;
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	330c      	adds	r3, #12
 8008734:	6819      	ldr	r1, [r3, #0]
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	f103 020c 	add.w	r2, r3, #12
 800873c:	f248 63dd 	movw	r3, #34525	@ 0x86dd
 8008740:	430b      	orrs	r3, r1
 8008742:	6013      	str	r3, [r2, #0]
 8008744:	e007      	b.n	8008756 <_nx_driver_packet_send+0xf6>
#endif /* FEATURE_NX_IPV6 */

  else
  {

    *(ethernet_frame_ptr + 3) |= NX_DRIVER_ETHERNET_IP;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	330c      	adds	r3, #12
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	330c      	adds	r3, #12
 8008750:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008754:	601a      	str	r2, [r3, #0]
  }

  /* Endian swapping if NX_LITTLE_ENDIAN is defined.  */
  NX_CHANGE_ULONG_ENDIAN(*(ethernet_frame_ptr));
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	ba1a      	rev	r2, r3
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	601a      	str	r2, [r3, #0]
  NX_CHANGE_ULONG_ENDIAN(*(ethernet_frame_ptr + 1));
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	3304      	adds	r3, #4
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	3304      	adds	r3, #4
 800876a:	ba12      	rev	r2, r2
 800876c:	601a      	str	r2, [r3, #0]
  NX_CHANGE_ULONG_ENDIAN(*(ethernet_frame_ptr + 2));
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	3308      	adds	r3, #8
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	3308      	adds	r3, #8
 8008778:	ba12      	rev	r2, r2
 800877a:	601a      	str	r2, [r3, #0]
  NX_CHANGE_ULONG_ENDIAN(*(ethernet_frame_ptr + 3));
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	330c      	adds	r3, #12
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	330c      	adds	r3, #12
 8008786:	ba12      	rev	r2, r2
 8008788:	601a      	str	r2, [r3, #0]

  /* Determine if the packet exceeds the driver's MTU.  */
  if (packet_ptr -> nx_packet_length > NX_DRIVER_ETHERNET_MTU)
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878e:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 8008792:	4293      	cmp	r3, r2
 8008794:	d912      	bls.n	80087bc <_nx_driver_packet_send+0x15c>
  {

    /* This packet exceeds the size of the driver's MTU. Simply throw it away! */

    /* Remove the Ethernet header.  */
    NX_DRIVER_ETHERNET_HEADER_REMOVE(packet_ptr);
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	689a      	ldr	r2, [r3, #8]
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	320e      	adds	r2, #14
 800879e:	609a      	str	r2, [r3, #8]
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	3a0e      	subs	r2, #14
 80087a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Indicate an unsuccessful packet send.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	225a      	movs	r2, #90	@ 0x5a
 80087ae:	605a      	str	r2, [r3, #4]

    /* Link is not up, simply free the packet.  */
    nx_packet_transmit_release(packet_ptr);
 80087b0:	f107 0308 	add.w	r3, r7, #8
 80087b4:	4618      	mov	r0, r3
 80087b6:	f00c fb81 	bl	8014ebc <_nxe_packet_transmit_release>
    return;
 80087ba:	e01d      	b.n	80087f8 <_nx_driver_packet_send+0x198>
  }

  /* Transmit the packet through the Ethernet controller low level access routine. */
  status = _nx_driver_hardware_packet_send(packet_ptr);
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	4618      	mov	r0, r3
 80087c0:	f000 f9a0 	bl	8008b04 <_nx_driver_hardware_packet_send>
 80087c4:	60f8      	str	r0, [r7, #12]

  /* Determine if there was an error.  */
  if (status != NX_SUCCESS)
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d012      	beq.n	80087f2 <_nx_driver_packet_send+0x192>
  {

    /* Driver's hardware send packet routine failed to send the packet.  */

    /* Remove the Ethernet header.  */
    NX_DRIVER_ETHERNET_HEADER_REMOVE(packet_ptr);
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	689a      	ldr	r2, [r3, #8]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	320e      	adds	r2, #14
 80087d4:	609a      	str	r2, [r3, #8]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	3a0e      	subs	r2, #14
 80087de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Indicate an unsuccessful packet send.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	225a      	movs	r2, #90	@ 0x5a
 80087e4:	605a      	str	r2, [r3, #4]

    /* Link is not up, simply free the packet.  */
    nx_packet_transmit_release(packet_ptr);
 80087e6:	f107 0308 	add.w	r3, r7, #8
 80087ea:	4618      	mov	r0, r3
 80087ec:	f00c fb66 	bl	8014ebc <_nxe_packet_transmit_release>
 80087f0:	e002      	b.n	80087f8 <_nx_driver_packet_send+0x198>
  }
  else
  {

    /* Set the status of the request.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	605a      	str	r2, [r3, #4]
  }
}
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	24000748 	.word	0x24000748

08008804 <_nx_driver_multicast_join>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_multicast_join(NX_IP_DRIVER *driver_req_ptr)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]

  UINT        status;


  /* Call hardware specific multicast join function. */
  status =  _nx_driver_hardware_multicast_join(driver_req_ptr);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 fa29 	bl	8008c64 <_nx_driver_hardware_multicast_join>
 8008812:	60f8      	str	r0, [r7, #12]

  /* Determine if there was an error.  */
  if (status != NX_SUCCESS)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d003      	beq.n	8008822 <_nx_driver_multicast_join+0x1e>
  {

    /* Indicate an unsuccessful request.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	225a      	movs	r2, #90	@ 0x5a
 800881e:	605a      	str	r2, [r3, #4]
  {

    /* Indicate the request was successful.   */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
  }
}
 8008820:	e002      	b.n	8008828 <_nx_driver_multicast_join+0x24>
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	605a      	str	r2, [r3, #4]
}
 8008828:	bf00      	nop
 800882a:	3710      	adds	r7, #16
 800882c:	46bd      	mov	sp, r7
 800882e:	bd80      	pop	{r7, pc}

08008830 <_nx_driver_multicast_leave>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_multicast_leave(NX_IP_DRIVER *driver_req_ptr)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]

  UINT        status;


  /* Call hardware specific multicast leave function. */
  status =  _nx_driver_hardware_multicast_leave(driver_req_ptr);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 fa2f 	bl	8008c9c <_nx_driver_hardware_multicast_leave>
 800883e:	60f8      	str	r0, [r7, #12]

  /* Determine if there was an error.  */
  if (status != NX_SUCCESS)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d003      	beq.n	800884e <_nx_driver_multicast_leave+0x1e>
  {

    /* Indicate an unsuccessful request.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	225a      	movs	r2, #90	@ 0x5a
 800884a:	605a      	str	r2, [r3, #4]
  {

    /* Indicate the request was successful.   */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
  }
}
 800884c:	e002      	b.n	8008854 <_nx_driver_multicast_leave+0x24>
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2200      	movs	r2, #0
 8008852:	605a      	str	r2, [r3, #4]
}
 8008854:	bf00      	nop
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <_nx_driver_get_status>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_get_status(NX_IP_DRIVER *driver_req_ptr)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]

  UINT        status;


  /* Call hardware specific get status function. */
  status =  _nx_driver_hardware_get_status(driver_req_ptr);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fa39 	bl	8008cdc <_nx_driver_hardware_get_status>
 800886a:	60f8      	str	r0, [r7, #12]

  /* Determine if there was an error.  */
  if (status != NX_SUCCESS)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <_nx_driver_get_status+0x1e>
  {

    /* Indicate an unsuccessful request.  */
    driver_req_ptr -> nx_ip_driver_status =  NX_DRIVER_ERROR;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	225a      	movs	r2, #90	@ 0x5a
 8008876:	605a      	str	r2, [r3, #4]
  {

    /* Indicate the request was successful.   */
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
  }
}
 8008878:	e002      	b.n	8008880 <_nx_driver_get_status+0x24>
    driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	605a      	str	r2, [r3, #4]
}
 8008880:	bf00      	nop
 8008882:	3710      	adds	r7, #16
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <_nx_driver_deferred_processing>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_driver_deferred_processing(NX_IP_DRIVER *driver_req_ptr)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008890:	f3ef 8310 	mrs	r3, PRIMASK
 8008894:	613b      	str	r3, [r7, #16]
#endif
    return(posture);
 8008896:	693b      	ldr	r3, [r7, #16]

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8008898:	60fb      	str	r3, [r7, #12]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800889a:	b672      	cpsid	i
#endif
    return(int_posture);
 800889c:	68fb      	ldr	r3, [r7, #12]
  ULONG       deferred_events;
#ifdef MULTI_QUEUE_FEATURE
  ULONG       buff_in_use;
#endif
  /* Disable interrupts.  */
  TX_DISABLE
 800889e:	61fb      	str	r3, [r7, #28]

  /* Pickup deferred events.  */
  deferred_events =  nx_driver_information.nx_driver_information_deferred_events;
 80088a0:	4b10      	ldr	r3, [pc, #64]	@ (80088e4 <_nx_driver_deferred_processing+0x5c>)
 80088a2:	691b      	ldr	r3, [r3, #16]
 80088a4:	61bb      	str	r3, [r7, #24]
  nx_driver_information.nx_driver_information_deferred_events =  0;
 80088a6:	4b0f      	ldr	r3, [pc, #60]	@ (80088e4 <_nx_driver_deferred_processing+0x5c>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	611a      	str	r2, [r3, #16]
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f383 8810 	msr	PRIMASK, r3
}
 80088b6:	bf00      	nop
     _nx_driver_hardware_packet_received();
  }

#else
  /* Check for a transmit complete event.  */
  if(deferred_events & NX_DRIVER_DEFERRED_PACKET_TRANSMITTED)
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	f003 0304 	and.w	r3, r3, #4
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d002      	beq.n	80088c8 <_nx_driver_deferred_processing+0x40>
  {

    /* Process transmitted packet(s).  */
    HAL_ETH_ReleaseTxPacket(&eth_handle);
 80088c2:	4809      	ldr	r0, [pc, #36]	@ (80088e8 <_nx_driver_deferred_processing+0x60>)
 80088c4:	f7f9 fd43 	bl	800234e <HAL_ETH_ReleaseTxPacket>
  }
  /* Check for received packet.  */
  if(deferred_events & NX_DRIVER_DEFERRED_PACKET_RECEIVED)
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	f003 0301 	and.w	r3, r3, #1
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <_nx_driver_deferred_processing+0x4e>
  {

    /* Process received packet(s).  */
    _nx_driver_hardware_packet_received();
 80088d2:	f000 fa35 	bl	8008d40 <_nx_driver_hardware_packet_received>
  }
#endif
  /* Mark request as successful.  */
  driver_req_ptr->nx_ip_driver_status =  NX_SUCCESS;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	605a      	str	r2, [r3, #4]
}
 80088dc:	bf00      	nop
 80088de:	3720      	adds	r7, #32
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	24000748 	.word	0x24000748
 80088e8:	240005a8 	.word	0x240005a8

080088ec <_nx_driver_transfer_to_netx>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID _nx_driver_transfer_to_netx(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b082      	sub	sp, #8
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]


  /* Set the interface for the incoming packet.  */
  packet_ptr -> nx_packet_ip_interface = nx_driver_information.nx_driver_information_interface;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	4a2f      	ldr	r2, [pc, #188]	@ (80089b8 <_nx_driver_transfer_to_netx+0xcc>)
 80088fa:	68d2      	ldr	r2, [r2, #12]
 80088fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Pickup the packet header to determine where the packet needs to be
  sent.  */
  packet_type =  (USHORT)(((UINT) (*(packet_ptr -> nx_packet_prepend_ptr+12))) << 8) |
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	330c      	adds	r3, #12
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	021b      	lsls	r3, r3, #8
 8008908:	b29b      	uxth	r3, r3
    ((UINT) (*(packet_ptr -> nx_packet_prepend_ptr+13)));
 800890a:	683a      	ldr	r2, [r7, #0]
 800890c:	6892      	ldr	r2, [r2, #8]
 800890e:	320d      	adds	r2, #13
 8008910:	7812      	ldrb	r2, [r2, #0]
  packet_type =  (USHORT)(((UINT) (*(packet_ptr -> nx_packet_prepend_ptr+12))) << 8) |
 8008912:	4313      	orrs	r3, r2
 8008914:	b29a      	uxth	r2, r3
 8008916:	4b29      	ldr	r3, [pc, #164]	@ (80089bc <_nx_driver_transfer_to_netx+0xd0>)
 8008918:	801a      	strh	r2, [r3, #0]

  /* Route the incoming packet according to its ethernet type.  */
  if (packet_type == NX_DRIVER_ETHERNET_IP || packet_type == NX_DRIVER_ETHERNET_IPV6)
 800891a:	4b28      	ldr	r3, [pc, #160]	@ (80089bc <_nx_driver_transfer_to_netx+0xd0>)
 800891c:	881b      	ldrh	r3, [r3, #0]
 800891e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008922:	d005      	beq.n	8008930 <_nx_driver_transfer_to_netx+0x44>
 8008924:	4b25      	ldr	r3, [pc, #148]	@ (80089bc <_nx_driver_transfer_to_netx+0xd0>)
 8008926:	881b      	ldrh	r3, [r3, #0]
 8008928:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800892c:	4293      	cmp	r3, r2
 800892e:	d10f      	bne.n	8008950 <_nx_driver_transfer_to_netx+0x64>
    cases, the actual packet length after the Ethernet header should
    be derived from the length in the IP header (lower 16 bits of
    the first 32-bit word).  */

    /* Clean off the Ethernet header.  */
    packet_ptr -> nx_packet_prepend_ptr += NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	689a      	ldr	r2, [r3, #8]
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	320e      	adds	r2, #14
 8008938:	609a      	str	r2, [r3, #8]

    /* Adjust the packet length.  */
    packet_ptr -> nx_packet_length -= NX_DRIVER_ETHERNET_FRAME_SIZE;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	3a0e      	subs	r2, #14
 8008942:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Route to the ip receive function.  */
    _nx_ip_packet_deferred_receive(ip_ptr, packet_ptr);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	4619      	mov	r1, r3
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f003 fc51 	bl	800c1f0 <_nx_ip_packet_deferred_receive>
  else
  {
    /* Invalid ethernet header... release the packet.  */
    nx_packet_release(packet_ptr);
  }
}
 800894e:	e02f      	b.n	80089b0 <_nx_driver_transfer_to_netx+0xc4>
  else if (packet_type == NX_DRIVER_ETHERNET_ARP)
 8008950:	4b1a      	ldr	r3, [pc, #104]	@ (80089bc <_nx_driver_transfer_to_netx+0xd0>)
 8008952:	881b      	ldrh	r3, [r3, #0]
 8008954:	f640 0206 	movw	r2, #2054	@ 0x806
 8008958:	4293      	cmp	r3, r2
 800895a:	d10f      	bne.n	800897c <_nx_driver_transfer_to_netx+0x90>
    packet_ptr -> nx_packet_prepend_ptr += NX_DRIVER_ETHERNET_FRAME_SIZE;
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	689a      	ldr	r2, [r3, #8]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	320e      	adds	r2, #14
 8008964:	609a      	str	r2, [r3, #8]
    packet_ptr -> nx_packet_length -= NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	3a0e      	subs	r2, #14
 800896e:	625a      	str	r2, [r3, #36]	@ 0x24
    _nx_arp_packet_deferred_receive(ip_ptr, packet_ptr);
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 fcd0 	bl	800931a <_nx_arp_packet_deferred_receive>
}
 800897a:	e019      	b.n	80089b0 <_nx_driver_transfer_to_netx+0xc4>
  else if (packet_type == NX_DRIVER_ETHERNET_RARP)
 800897c:	4b0f      	ldr	r3, [pc, #60]	@ (80089bc <_nx_driver_transfer_to_netx+0xd0>)
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	f248 0235 	movw	r2, #32821	@ 0x8035
 8008984:	4293      	cmp	r3, r2
 8008986:	d10f      	bne.n	80089a8 <_nx_driver_transfer_to_netx+0xbc>
    packet_ptr -> nx_packet_prepend_ptr += NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	689a      	ldr	r2, [r3, #8]
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	320e      	adds	r2, #14
 8008990:	609a      	str	r2, [r3, #8]
    packet_ptr -> nx_packet_length -= NX_DRIVER_ETHERNET_FRAME_SIZE;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	3a0e      	subs	r2, #14
 800899a:	625a      	str	r2, [r3, #36]	@ 0x24
    _nx_rarp_packet_deferred_receive(ip_ptr, packet_ptr);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f006 fd05 	bl	800f3b0 <_nx_rarp_packet_deferred_receive>
}
 80089a6:	e003      	b.n	80089b0 <_nx_driver_transfer_to_netx+0xc4>
    nx_packet_release(packet_ptr);
 80089a8:	463b      	mov	r3, r7
 80089aa:	4618      	mov	r0, r3
 80089ac:	f00c fa4e 	bl	8014e4c <_nxe_packet_release>
}
 80089b0:	bf00      	nop
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	24000748 	.word	0x24000748
 80089bc:	240007e0 	.word	0x240007e0

080089c0 <_nx_driver_hardware_initialize>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_initialize(NX_IP_DRIVER *driver_req_ptr)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b08c      	sub	sp, #48	@ 0x30
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
#ifdef ETH_MULTIQUEUE_SUPPORTED
  uint32_t ch;
#endif

  /* Default to successful return.  */
  driver_req_ptr -> nx_ip_driver_status =  NX_SUCCESS;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	605a      	str	r2, [r3, #4]

  /* Setup indices.  */
  nx_driver_information.nx_driver_information_receive_current_index = 0;
 80089ce:	4b3b      	ldr	r3, [pc, #236]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	615a      	str	r2, [r3, #20]
  nx_driver_information.nx_driver_information_transmit_current_index = 0;
 80089d4:	4b39      	ldr	r3, [pc, #228]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 80089d6:	2200      	movs	r2, #0
 80089d8:	619a      	str	r2, [r3, #24]
  nx_driver_information.nx_driver_information_transmit_release_index = 0;
 80089da:	4b38      	ldr	r3, [pc, #224]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 80089dc:	2200      	movs	r2, #0
 80089de:	61da      	str	r2, [r3, #28]
  for (ch = 0; ch < ETH_DMA_TX_CH_CNT; ch++)
  {
    nx_driver_information.nx_driver_information_number_of_transmit_buffers_in_use[ch] = 0;
  }
#else
  nx_driver_information.nx_driver_information_number_of_transmit_buffers_in_use = 0;
 80089e0:	4b36      	ldr	r3, [pc, #216]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 80089e2:	2200      	movs	r2, #0
 80089e4:	621a      	str	r2, [r3, #32]
#endif

  /* Make sure there are receive packets... otherwise, return an error.  */
  if (nx_driver_information.nx_driver_information_packet_pool_ptr == NULL)
 80089e6:	4b35      	ldr	r3, [pc, #212]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d101      	bne.n	80089f2 <_nx_driver_hardware_initialize+0x32>
  {

    /* There must be receive packets. If not, return an error!  */
    return(NX_DRIVER_ERROR);
 80089ee:	235a      	movs	r3, #90	@ 0x5a
 80089f0:	e05f      	b.n	8008ab2 <_nx_driver_hardware_initialize+0xf2>
  nx_eth_init();
#endif /* NX_DRIVER_ETH_HW_IP_INIT */

  ETH_DMAConfigTypeDef dmaDefaultConf;

  memset(&dmaDefaultConf, 0, sizeof(ETH_DMAConfigTypeDef));
 80089f2:	f107 030c 	add.w	r3, r7, #12
 80089f6:	2224      	movs	r2, #36	@ 0x24
 80089f8:	2100      	movs	r1, #0
 80089fa:	4618      	mov	r0, r3
 80089fc:	f010 f8f8 	bl	8018bf0 <memset>
  HAL_ETH_GetDMAConfig(&eth_handle, &dmaDefaultConf);
 8008a00:	f107 030c 	add.w	r3, r7, #12
 8008a04:	4619      	mov	r1, r3
 8008a06:	482e      	ldr	r0, [pc, #184]	@ (8008ac0 <_nx_driver_hardware_initialize+0x100>)
 8008a08:	f7fa f8b2 	bl	8002b70 <HAL_ETH_GetDMAConfig>
#else

#if defined(ETH_DMASBMR_BLEN4) /* ETH AXI support*/
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_TX;
#else
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	60fb      	str	r3, [r7, #12]
#endif
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8008a10:	2301      	movs	r3, #1
 8008a12:	743b      	strb	r3, [r7, #16]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8008a14:	2301      	movs	r3, #1
 8008a16:	617b      	str	r3, [r7, #20]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8008a18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008a1c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8008a1e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008a22:	627b      	str	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8008a24:	2300      	movs	r3, #0
 8008a26:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
#ifndef STM32_ETH_HAL_LEGACY
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	767b      	strb	r3, [r7, #25]
#if defined(ETH_DMASBMR_BLEN4) /* ETH AXI support*/
  dmaDefaultConf.RxOSRLimit = ETH_RX_OSR_LIMIT_3;
  dmaDefaultConf.TxOSRLimit = ETH_TX_OSR_LIMIT_3;
  dmaDefaultConf.AXIBLENMaxSize = ETH_BLEN_MAX_SIZE_16;
#else
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	763b      	strb	r3, [r7, #24]
#endif
  dmaDefaultConf.SecondPacketOperate = ENABLE;
 8008a32:	2301      	movs	r3, #1
 8008a34:	f887 3020 	strb.w	r3, [r7, #32]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  dmaDefaultConf.MaximumSegmentSize = 536;
 8008a3e:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8008a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.DescriptorSkipLength =  DISABLE;
#endif
#endif /* ETH_MULTIQUEUE_SUPPORTED */

  /* enable OSF bit to enhance throughput */
  HAL_ETH_SetDMAConfig(&eth_handle, &dmaDefaultConf);
 8008a44:	f107 030c 	add.w	r3, r7, #12
 8008a48:	4619      	mov	r1, r3
 8008a4a:	481d      	ldr	r0, [pc, #116]	@ (8008ac0 <_nx_driver_hardware_initialize+0x100>)
 8008a4c:	f7fa f946 	bl	8002cdc <HAL_ETH_SetDMAConfig>
#ifdef STM32_ETH_PROMISCUOUS_ENABLE
  FilterConfig.PromiscuousMode = ENABLE;
#else
  FilterConfig.PromiscuousMode = DISABLE;
 8008a50:	4b1c      	ldr	r3, [pc, #112]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a52:	2200      	movs	r2, #0
 8008a54:	701a      	strb	r2, [r3, #0]
#endif
  FilterConfig.HashUnicast = DISABLE;
 8008a56:	4b1b      	ldr	r3, [pc, #108]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a58:	2200      	movs	r2, #0
 8008a5a:	70da      	strb	r2, [r3, #3]
  FilterConfig.HashMulticast = DISABLE;
 8008a5c:	4b19      	ldr	r3, [pc, #100]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a5e:	2200      	movs	r2, #0
 8008a60:	711a      	strb	r2, [r3, #4]
  FilterConfig.DestAddrInverseFiltering = DISABLE;
 8008a62:	4b18      	ldr	r3, [pc, #96]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a64:	2200      	movs	r2, #0
 8008a66:	721a      	strb	r2, [r3, #8]
  FilterConfig.PassAllMulticast = DISABLE;
 8008a68:	4b16      	ldr	r3, [pc, #88]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	715a      	strb	r2, [r3, #5]
  FilterConfig.BroadcastFilter = ENABLE;
 8008a6e:	4b15      	ldr	r3, [pc, #84]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a70:	2201      	movs	r2, #1
 8008a72:	725a      	strb	r2, [r3, #9]
  FilterConfig.SrcAddrInverseFiltering = DISABLE;
 8008a74:	4b13      	ldr	r3, [pc, #76]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	71da      	strb	r2, [r3, #7]
  FilterConfig.SrcAddrFiltering = DISABLE;
 8008a7a:	4b12      	ldr	r3, [pc, #72]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	719a      	strb	r2, [r3, #6]
  FilterConfig.HachOrPerfectFilter = DISABLE;
 8008a80:	4b10      	ldr	r3, [pc, #64]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	709a      	strb	r2, [r3, #2]
  FilterConfig.ReceiveAllMode = DISABLE;
 8008a86:	4b0f      	ldr	r3, [pc, #60]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a88:	2200      	movs	r2, #0
 8008a8a:	705a      	strb	r2, [r3, #1]
  FilterConfig.ControlPacketsFilter = 0x00;
 8008a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ac4 <_nx_driver_hardware_initialize+0x104>)
 8008a8e:	2200      	movs	r2, #0
 8008a90:	60da      	str	r2, [r3, #12]

  /* Set Tx packet config common parameters */
  memset(&TxPacketCfg, 0, sizeof(ETH_TxPacketConfigTypeDef));
 8008a92:	2238      	movs	r2, #56	@ 0x38
 8008a94:	2100      	movs	r1, #0
 8008a96:	480c      	ldr	r0, [pc, #48]	@ (8008ac8 <_nx_driver_hardware_initialize+0x108>)
 8008a98:	f010 f8aa 	bl	8018bf0 <memset>
  TxPacketCfg.Attributes = ETH_TX_PACKETS_FEATURES_CSUM ;
 8008a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac8 <_nx_driver_hardware_initialize+0x108>)
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]
  TxPacketCfg.CRCPadCtrl = ETH_CRC_PAD_DISABLE;
 8008aa2:	4b09      	ldr	r3, [pc, #36]	@ (8008ac8 <_nx_driver_hardware_initialize+0x108>)
 8008aa4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8008aa8:	611a      	str	r2, [r3, #16]

  /* Clear the number of buffers in use counter.  */
  nx_driver_information.nx_driver_information_multicast_count = 0;
 8008aaa:	4b04      	ldr	r3, [pc, #16]	@ (8008abc <_nx_driver_hardware_initialize+0xfc>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Return success!  */
  return(NX_SUCCESS);
 8008ab0:	2300      	movs	r3, #0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3730      	adds	r7, #48	@ 0x30
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	24000748 	.word	0x24000748
 8008ac0:	240005a8 	.word	0x240005a8
 8008ac4:	240007d0 	.word	0x240007d0
 8008ac8:	24000798 	.word	0x24000798

08008acc <_nx_driver_hardware_enable>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_enable(NX_IP_DRIVER *driver_req_ptr)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]

  /* Call STM32 library to start Ethernet operation.  */
  HAL_ETH_Start_IT(&eth_handle);
 8008ad4:	4803      	ldr	r0, [pc, #12]	@ (8008ae4 <_nx_driver_hardware_enable+0x18>)
 8008ad6:	f7f9 f9ef 	bl	8001eb8 <HAL_ETH_Start_IT>

  /* Return success!  */
  return(NX_SUCCESS);
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	240005a8 	.word	0x240005a8

08008ae8 <_nx_driver_hardware_disable>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_disable(NX_IP_DRIVER *driver_req_ptr)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]

  HAL_ETH_Stop(&eth_handle);
 8008af0:	4803      	ldr	r0, [pc, #12]	@ (8008b00 <_nx_driver_hardware_disable+0x18>)
 8008af2:	f7f9 fa55 	bl	8001fa0 <HAL_ETH_Stop>

  /* Return success!  */
  return(NX_SUCCESS);
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3708      	adds	r7, #8
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	240005a8 	.word	0x240005a8

08008b04 <_nx_driver_hardware_packet_send>:
  return  NX_SUCCESS;
}

#else
static UINT  _nx_driver_hardware_packet_send(NX_PACKET *packet_ptr)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b08a      	sub	sp, #40	@ 0x28
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  NX_PACKET       *pktIdx;
  UINT            buffLen = 0;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	623b      	str	r3, [r7, #32]

  static ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];
  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8008b10:	2230      	movs	r2, #48	@ 0x30
 8008b12:	2100      	movs	r1, #0
 8008b14:	484f      	ldr	r0, [pc, #316]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008b16:	f010 f86b 	bl	8018bf0 <memset>


  int i = 0;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	61fb      	str	r3, [r7, #28]

  for (pktIdx = packet_ptr;pktIdx != NX_NULL ; pktIdx = pktIdx -> nx_packet_next)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b22:	e079      	b.n	8008c18 <_nx_driver_hardware_packet_send+0x114>
  {
    if (i >= ETH_TX_DESC_CNT)
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	2b03      	cmp	r3, #3
 8008b28:	d901      	bls.n	8008b2e <_nx_driver_hardware_packet_send+0x2a>
    {
      return NX_DRIVER_ERROR;
 8008b2a:	235a      	movs	r3, #90	@ 0x5a
 8008b2c:	e08d      	b.n	8008c4a <_nx_driver_hardware_packet_send+0x146>
    }

    Txbuffer[i].buffer = pktIdx->nx_packet_prepend_ptr;
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	6899      	ldr	r1, [r3, #8]
 8008b32:	4848      	ldr	r0, [pc, #288]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008b34:	69fa      	ldr	r2, [r7, #28]
 8008b36:	4613      	mov	r3, r2
 8008b38:	005b      	lsls	r3, r3, #1
 8008b3a:	4413      	add	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4403      	add	r3, r0
 8008b40:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = (pktIdx -> nx_packet_append_ptr - pktIdx->nx_packet_prepend_ptr);
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b44:	68da      	ldr	r2, [r3, #12]
 8008b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	1ad3      	subs	r3, r2, r3
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	4941      	ldr	r1, [pc, #260]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008b50:	69fa      	ldr	r2, [r7, #28]
 8008b52:	4613      	mov	r3, r2
 8008b54:	005b      	lsls	r3, r3, #1
 8008b56:	4413      	add	r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	6018      	str	r0, [r3, #0]
    buffLen += (pktIdx -> nx_packet_append_ptr - pktIdx->nx_packet_prepend_ptr);
 8008b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b62:	68da      	ldr	r2, [r3, #12]
 8008b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	4413      	add	r3, r2
 8008b70:	623b      	str	r3, [r7, #32]

    if(i>0)
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	dd10      	ble.n	8008b9a <_nx_driver_hardware_packet_send+0x96>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	1e5a      	subs	r2, r3, #1
 8008b7c:	69f9      	ldr	r1, [r7, #28]
 8008b7e:	460b      	mov	r3, r1
 8008b80:	005b      	lsls	r3, r3, #1
 8008b82:	440b      	add	r3, r1
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	4933      	ldr	r1, [pc, #204]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008b88:	4419      	add	r1, r3
 8008b8a:	4832      	ldr	r0, [pc, #200]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	005b      	lsls	r3, r3, #1
 8008b90:	4413      	add	r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4403      	add	r3, r0
 8008b96:	3308      	adds	r3, #8
 8008b98:	6019      	str	r1, [r3, #0]
    }

    if (pktIdx-> nx_packet_next ==NULL)
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d109      	bne.n	8008bb6 <_nx_driver_hardware_packet_send+0xb2>
    {
      Txbuffer[i].next = NULL;
 8008ba2:	492c      	ldr	r1, [pc, #176]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008ba4:	69fa      	ldr	r2, [r7, #28]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	005b      	lsls	r3, r3, #1
 8008baa:	4413      	add	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	440b      	add	r3, r1
 8008bb0:	3308      	adds	r3, #8
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	601a      	str	r2, [r3, #0]
    }

    i++;
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	61fb      	str	r3, [r7, #28]
    clean_cache_by_addr((uint32_t*)(pktIdx -> nx_packet_data_start), pktIdx -> nx_packet_data_end - pktIdx -> nx_packet_data_start);
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbe:	691a      	ldr	r2, [r3, #16]
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc2:	6959      	ldr	r1, [r3, #20]
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	1acb      	subs	r3, r1, r3
 8008bca:	61ba      	str	r2, [r7, #24]
 8008bcc:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	dd1d      	ble.n	8008c10 <_nx_driver_hardware_packet_send+0x10c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	f003 021f 	and.w	r2, r3, #31
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	4413      	add	r3, r2
 8008bde:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008be4:	f3bf 8f4f 	dsb	sy
}
 8008be8:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8008bea:	4a1b      	ldr	r2, [pc, #108]	@ (8008c58 <_nx_driver_hardware_packet_send+0x154>)
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	3320      	adds	r3, #32
 8008bf6:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	3b20      	subs	r3, #32
 8008bfc:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	dcf2      	bgt.n	8008bea <_nx_driver_hardware_packet_send+0xe6>
  __ASM volatile ("dsb 0xF":::"memory");
 8008c04:	f3bf 8f4f 	dsb	sy
}
 8008c08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008c0a:	f3bf 8f6f 	isb	sy
}
 8008c0e:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8008c10:	bf00      	nop
  for (pktIdx = packet_ptr;pktIdx != NX_NULL ; pktIdx = pktIdx -> nx_packet_next)
 8008c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d182      	bne.n	8008b24 <_nx_driver_hardware_packet_send+0x20>
  else if (packet_ptr -> nx_packet_interface_capability_flag & NX_INTERFACE_CAPABILITY_IPV4_TX_CHECKSUM)
  {
    TxPacketCfg.ChecksumCtrl = ETH_CHECKSUM_IPHDR_INSERT;
  }
#else
  TxPacketCfg.ChecksumCtrl = ETH_CHECKSUM_DISABLE;
 8008c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8008c5c <_nx_driver_hardware_packet_send+0x158>)
 8008c20:	2200      	movs	r2, #0
 8008c22:	615a      	str	r2, [r3, #20]
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

  TxPacketCfg.Length = buffLen;
 8008c24:	4a0d      	ldr	r2, [pc, #52]	@ (8008c5c <_nx_driver_hardware_packet_send+0x158>)
 8008c26:	6a3b      	ldr	r3, [r7, #32]
 8008c28:	6053      	str	r3, [r2, #4]
  TxPacketCfg.TxBuffer = Txbuffer;
 8008c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c5c <_nx_driver_hardware_packet_send+0x158>)
 8008c2c:	4a09      	ldr	r2, [pc, #36]	@ (8008c54 <_nx_driver_hardware_packet_send+0x150>)
 8008c2e:	609a      	str	r2, [r3, #8]
  TxPacketCfg.pData = (uint32_t *)packet_ptr;
 8008c30:	4a0a      	ldr	r2, [pc, #40]	@ (8008c5c <_nx_driver_hardware_packet_send+0x158>)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6353      	str	r3, [r2, #52]	@ 0x34

  if(HAL_ETH_Transmit_IT(&eth_handle, &TxPacketCfg))
 8008c36:	4909      	ldr	r1, [pc, #36]	@ (8008c5c <_nx_driver_hardware_packet_send+0x158>)
 8008c38:	4809      	ldr	r0, [pc, #36]	@ (8008c60 <_nx_driver_hardware_packet_send+0x15c>)
 8008c3a:	f7f9 fa01 	bl	8002040 <HAL_ETH_Transmit_IT>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <_nx_driver_hardware_packet_send+0x144>
  {
    return(NX_DRIVER_ERROR);
 8008c44:	235a      	movs	r3, #90	@ 0x5a
 8008c46:	e000      	b.n	8008c4a <_nx_driver_hardware_packet_send+0x146>
  }

  return(NX_SUCCESS);
 8008c48:	2300      	movs	r3, #0
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3728      	adds	r7, #40	@ 0x28
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	240007e4 	.word	0x240007e4
 8008c58:	e000ed00 	.word	0xe000ed00
 8008c5c:	24000798 	.word	0x24000798
 8008c60:	240005a8 	.word	0x240005a8

08008c64 <_nx_driver_hardware_multicast_join>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_multicast_join(NX_IP_DRIVER *driver_req_ptr)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b082      	sub	sp, #8
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]


  /* Increase the multicast count.  */
  nx_driver_information.nx_driver_information_multicast_count++;
 8008c6c:	4b08      	ldr	r3, [pc, #32]	@ (8008c90 <_nx_driver_hardware_multicast_join+0x2c>)
 8008c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c70:	3301      	adds	r3, #1
 8008c72:	4a07      	ldr	r2, [pc, #28]	@ (8008c90 <_nx_driver_hardware_multicast_join+0x2c>)
 8008c74:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Enable multicast frame reception.  */
  FilterConfig.PassAllMulticast = ENABLE;
 8008c76:	4b07      	ldr	r3, [pc, #28]	@ (8008c94 <_nx_driver_hardware_multicast_join+0x30>)
 8008c78:	2201      	movs	r2, #1
 8008c7a:	715a      	strb	r2, [r3, #5]
  HAL_ETH_SetMACFilterConfig(&eth_handle, &FilterConfig);
 8008c7c:	4905      	ldr	r1, [pc, #20]	@ (8008c94 <_nx_driver_hardware_multicast_join+0x30>)
 8008c7e:	4806      	ldr	r0, [pc, #24]	@ (8008c98 <_nx_driver_hardware_multicast_join+0x34>)
 8008c80:	f7fa f896 	bl	8002db0 <HAL_ETH_SetMACFilterConfig>

  /* Return success.  */
  return(NX_SUCCESS);
 8008c84:	2300      	movs	r3, #0
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3708      	adds	r7, #8
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	24000748 	.word	0x24000748
 8008c94:	240007d0 	.word	0x240007d0
 8008c98:	240005a8 	.word	0x240005a8

08008c9c <_nx_driver_hardware_multicast_leave>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_multicast_leave(NX_IP_DRIVER *driver_req_ptr)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b082      	sub	sp, #8
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]

  /* Decrease the multicast count.  */
  nx_driver_information.nx_driver_information_multicast_count--;
 8008ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8008cd0 <_nx_driver_hardware_multicast_leave+0x34>)
 8008ca6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	4a09      	ldr	r2, [pc, #36]	@ (8008cd0 <_nx_driver_hardware_multicast_leave+0x34>)
 8008cac:	6493      	str	r3, [r2, #72]	@ 0x48

  /* If multicast count reaches zero, disable multicast frame reception.  */
  if (nx_driver_information.nx_driver_information_multicast_count == 0)
 8008cae:	4b08      	ldr	r3, [pc, #32]	@ (8008cd0 <_nx_driver_hardware_multicast_leave+0x34>)
 8008cb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d106      	bne.n	8008cc4 <_nx_driver_hardware_multicast_leave+0x28>
  {

    /* Disable multicast frame reception.  */
    FilterConfig.PassAllMulticast = DISABLE;
 8008cb6:	4b07      	ldr	r3, [pc, #28]	@ (8008cd4 <_nx_driver_hardware_multicast_leave+0x38>)
 8008cb8:	2200      	movs	r2, #0
 8008cba:	715a      	strb	r2, [r3, #5]
    HAL_ETH_SetMACFilterConfig(&eth_handle, &FilterConfig);
 8008cbc:	4905      	ldr	r1, [pc, #20]	@ (8008cd4 <_nx_driver_hardware_multicast_leave+0x38>)
 8008cbe:	4806      	ldr	r0, [pc, #24]	@ (8008cd8 <_nx_driver_hardware_multicast_leave+0x3c>)
 8008cc0:	f7fa f876 	bl	8002db0 <HAL_ETH_SetMACFilterConfig>
  }

  /* Return success.  */
  return(NX_SUCCESS);
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3708      	adds	r7, #8
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	bf00      	nop
 8008cd0:	24000748 	.word	0x24000748
 8008cd4:	240007d0 	.word	0x240007d0
 8008cd8:	240005a8 	.word	0x240005a8

08008cdc <_nx_driver_hardware_get_status>:
/*  xx-xx-xxxx     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static UINT  _nx_driver_hardware_get_status(NX_IP_DRIVER *driver_req_ptr)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  INT PHYLinkState;

  /* Get link status. */
  PHYLinkState = nx_eth_phy_get_link_state();
 8008ce4:	f000 f922 	bl	8008f2c <nx_eth_phy_get_link_state>
 8008ce8:	60f8      	str	r0, [r7, #12]

  /* Check link status. */
  if(PHYLinkState <= ETH_PHY_STATUS_LINK_DOWN)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	dc04      	bgt.n	8008cfa <_nx_driver_hardware_get_status+0x1e>
  {
    /* Update Link status if physical link is down. */
    *(driver_req_ptr->nx_ip_driver_return_ptr) = NX_FALSE;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	695b      	ldr	r3, [r3, #20]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	601a      	str	r2, [r3, #0]
 8008cf8:	e003      	b.n	8008d02 <_nx_driver_hardware_get_status+0x26>
  }
  else
  {
    /* Update Link status if physical link is up. */
    *(driver_req_ptr->nx_ip_driver_return_ptr) = NX_TRUE;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	695b      	ldr	r3, [r3, #20]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	601a      	str	r2, [r3, #0]
  }

  /* Return success. */
  return NX_SUCCESS;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3710      	adds	r7, #16
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  NX_PACKET * release_packet = (NX_PACKET *) buff;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	60fb      	str	r3, [r7, #12]

  /* Remove the Ethernet header and release the packet.  */
  NX_DRIVER_ETHERNET_HEADER_REMOVE(release_packet);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	689a      	ldr	r2, [r3, #8]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	320e      	adds	r2, #14
 8008d20:	609a      	str	r2, [r3, #8]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	3a0e      	subs	r2, #14
 8008d2a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Release the packet.  */
  nx_packet_transmit_release(release_packet);
 8008d2c:	f107 030c 	add.w	r3, r7, #12
 8008d30:	4618      	mov	r0, r3
 8008d32:	f00c f8c3 	bl	8014ebc <_nxe_packet_transmit_release>
}
 8008d36:	bf00      	nop
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
	...

08008d40 <_nx_driver_hardware_packet_received>:
  }
}
#endif /* NX_DRIVER_ENABLE_PTP */

static VOID  _nx_driver_hardware_packet_received(VOID)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
#ifdef NX_DRIVER_ENABLE_PTP
  ULONG      ts[2] = {0, 0};
  ETH_TimeStampTypeDef timestamp;
#endif /* NX_DRIVER_ENABLE_PTP */

  while (HAL_ETH_ReadData(&eth_handle, (void **)&received_packet_ptr) == HAL_OK)
 8008d46:	e006      	b.n	8008d56 <_nx_driver_hardware_packet_received+0x16>

    /* Transfer the packet to NetX.  */
    _nx_driver_transfer_to_netx(nx_driver_information.nx_driver_information_ip_ptr, received_packet_ptr, ts);
#else
    /* Transfer the packet to NetX.  */
    _nx_driver_transfer_to_netx(nx_driver_information.nx_driver_information_ip_ptr, received_packet_ptr);
 8008d48:	4b09      	ldr	r3, [pc, #36]	@ (8008d70 <_nx_driver_hardware_packet_received+0x30>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	4611      	mov	r1, r2
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7ff fdcb 	bl	80088ec <_nx_driver_transfer_to_netx>
  while (HAL_ETH_ReadData(&eth_handle, (void **)&received_packet_ptr) == HAL_OK)
 8008d56:	1d3b      	adds	r3, r7, #4
 8008d58:	4619      	mov	r1, r3
 8008d5a:	4806      	ldr	r0, [pc, #24]	@ (8008d74 <_nx_driver_hardware_packet_received+0x34>)
 8008d5c:	f7f9 f9c1 	bl	80020e2 <HAL_ETH_ReadData>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d0f0      	beq.n	8008d48 <_nx_driver_hardware_packet_received+0x8>

#endif /* NX_DRIVER_ENABLE_PTP */
  }
}
 8008d66:	bf00      	nop
 8008d68:	bf00      	nop
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	24000748 	.word	0x24000748
 8008d74:	240005a8 	.word	0x240005a8

08008d78 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t ** buff)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b088      	sub	sp, #32
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  NX_PACKET     *packet_ptr;
  if (nx_packet_allocate(nx_driver_information.nx_driver_information_packet_pool_ptr, &packet_ptr,
 8008d80:	4b23      	ldr	r3, [pc, #140]	@ (8008e10 <HAL_ETH_RxAllocateCallback+0x98>)
 8008d82:	6898      	ldr	r0, [r3, #8]
 8008d84:	f107 010c 	add.w	r1, r7, #12
 8008d88:	2300      	movs	r3, #0
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f00b ff32 	bl	8014bf4 <_nxe_packet_allocate>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d134      	bne.n	8008e00 <HAL_ETH_RxAllocateCallback+0x88>
                         NX_RECEIVE_PACKET, NX_NO_WAIT) == NX_SUCCESS)
  {
    /* Adjust the packet.  */
    packet_ptr -> nx_packet_prepend_ptr += 2;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	689a      	ldr	r2, [r3, #8]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	3202      	adds	r2, #2
 8008d9e:	609a      	str	r2, [r3, #8]
    invalidate_cache_by_addr((uint32_t*)packet_ptr -> nx_packet_data_start, packet_ptr -> nx_packet_data_end - packet_ptr -> nx_packet_data_start);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	691a      	ldr	r2, [r3, #16]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6959      	ldr	r1, [r3, #20]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	1acb      	subs	r3, r1, r3
 8008dae:	61fa      	str	r2, [r7, #28]
 8008db0:	61bb      	str	r3, [r7, #24]
    if ( dsize > 0 ) { 
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	dd1d      	ble.n	8008df4 <HAL_ETH_RxAllocateCallback+0x7c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	f003 021f 	and.w	r2, r3, #31
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8008dc8:	f3bf 8f4f 	dsb	sy
}
 8008dcc:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8008dce:	4a11      	ldr	r2, [pc, #68]	@ (8008e14 <HAL_ETH_RxAllocateCallback+0x9c>)
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	3320      	adds	r3, #32
 8008dda:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	3b20      	subs	r3, #32
 8008de0:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	dcf2      	bgt.n	8008dce <HAL_ETH_RxAllocateCallback+0x56>
  __ASM volatile ("dsb 0xF":::"memory");
 8008de8:	f3bf 8f4f 	dsb	sy
}
 8008dec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008dee:	f3bf 8f6f 	isb	sy
}
 8008df2:	bf00      	nop
}
 8008df4:	bf00      	nop
    *buff = packet_ptr -> nx_packet_prepend_ptr;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Rx Buffer Pool is exhausted. */
    *buff = NULL;
  }
}
 8008dfe:	e002      	b.n	8008e06 <HAL_ETH_RxAllocateCallback+0x8e>
    *buff = NULL;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	601a      	str	r2, [r3, #0]
}
 8008e06:	bf00      	nop
 8008e08:	3720      	adds	r7, #32
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	24000748 	.word	0x24000748
 8008e14:	e000ed00 	.word	0xe000ed00

08008e18 <HAL_ETH_RxLinkCallback>:
/*                                                                        */
/*    HAL_ETH_ReadData              Read a received packet                */
/*                                                                        */
/**************************************************************************/
void HAL_ETH_RxLinkCallback(void **first_packet_ptr, void **last_packet_ptr, uint8_t *buff, uint16_t Length)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b089      	sub	sp, #36	@ 0x24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	607a      	str	r2, [r7, #4]
 8008e24:	807b      	strh	r3, [r7, #2]
  NX_PACKET **first_nx_packet_ptr = (NX_PACKET **)first_packet_ptr;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	61fb      	str	r3, [r7, #28]
  NX_PACKET **last_nx_packet_ptr = (NX_PACKET **)last_packet_ptr;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	61bb      	str	r3, [r7, #24]
  NX_PACKET  *received_packet_ptr;

  /* Indicate the offset of the received data.  */
  uint8_t *data_buffer_ptr = buff - 2U - header_size;
 8008e2e:	4b14      	ldr	r3, [pc, #80]	@ (8008e80 <HAL_ETH_RxLinkCallback+0x68>)
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	f06f 0301 	mvn.w	r3, #1
 8008e36:	1a9b      	subs	r3, r3, r2
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	617b      	str	r3, [r7, #20]

  received_packet_ptr = (NX_PACKET *)data_buffer_ptr;
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	613b      	str	r3, [r7, #16]
  received_packet_ptr->nx_packet_append_ptr = received_packet_ptr->nx_packet_prepend_ptr + Length;
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	689a      	ldr	r2, [r3, #8]
 8008e46:	887b      	ldrh	r3, [r7, #2]
 8008e48:	441a      	add	r2, r3
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	60da      	str	r2, [r3, #12]
  received_packet_ptr->nx_packet_length = Length;
 8008e4e:	887a      	ldrh	r2, [r7, #2]
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check whether this is the first packet. */
  if (*first_nx_packet_ptr == NULL)
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d103      	bne.n	8008e64 <HAL_ETH_RxLinkCallback+0x4c>
  {
    /* Add the first buffer of the packet. */
    *first_nx_packet_ptr = received_packet_ptr;
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	601a      	str	r2, [r3, #0]
 8008e62:	e003      	b.n	8008e6c <HAL_ETH_RxLinkCallback+0x54>
  }
  /* This is not the first packet. */
  else
  {
    /* Add the rest of the buffer to the end of the packet. */
    (*last_nx_packet_ptr)->nx_packet_next = received_packet_ptr;
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	693a      	ldr	r2, [r7, #16]
 8008e6a:	605a      	str	r2, [r3, #4]
  }
  /* Save the current packet in order to use it in the next iteration. */
  *last_nx_packet_ptr  = received_packet_ptr;
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	693a      	ldr	r2, [r7, #16]
 8008e70:	601a      	str	r2, [r3, #0]
}
 8008e72:	bf00      	nop
 8008e74:	3724      	adds	r7, #36	@ 0x24
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	24000794 	.word	0x24000794

08008e84 <HAL_ETH_RxCpltCallback>:
}
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */


void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]

  ULONG deffered_events;
  deffered_events = nx_driver_information.nx_driver_information_deferred_events;
 8008e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb8 <HAL_ETH_RxCpltCallback+0x34>)
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	60fb      	str	r3, [r7, #12]

  if ((channel & ETH_DMA_CH1) == ETH_DMA_CH1)
    nx_driver_information.nx_driver_information_deferred_events |= NX_DRIVER_DEFERRED_PACKET_RECEIVED_CH1;

#else
  nx_driver_information.nx_driver_information_deferred_events |= NX_DRIVER_DEFERRED_PACKET_RECEIVED;
 8008e92:	4b09      	ldr	r3, [pc, #36]	@ (8008eb8 <HAL_ETH_RxCpltCallback+0x34>)
 8008e94:	691b      	ldr	r3, [r3, #16]
 8008e96:	f043 0301 	orr.w	r3, r3, #1
 8008e9a:	4a07      	ldr	r2, [pc, #28]	@ (8008eb8 <HAL_ETH_RxCpltCallback+0x34>)
 8008e9c:	6113      	str	r3, [r2, #16]
#endif /* MULTI_QUEUE_FEATURE */
  if (!deffered_events)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d104      	bne.n	8008eae <HAL_ETH_RxCpltCallback+0x2a>
  {
    /* Call NetX deferred driver processing.  */
    _nx_ip_driver_deferred_processing(nx_driver_information.nx_driver_information_ip_ptr);
 8008ea4:	4b04      	ldr	r3, [pc, #16]	@ (8008eb8 <HAL_ETH_RxCpltCallback+0x34>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f002 fe47 	bl	800bb3c <_nx_ip_driver_deferred_processing>
  }
}
 8008eae:	bf00      	nop
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	24000748 	.word	0x24000748

08008ebc <HAL_ETH_TxCpltCallback>:

void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  ULONG deffered_events;
  deffered_events = nx_driver_information.nx_driver_information_deferred_events;
 8008ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8008ef0 <HAL_ETH_TxCpltCallback+0x34>)
 8008ec6:	691b      	ldr	r3, [r3, #16]
 8008ec8:	60fb      	str	r3, [r7, #12]
    nx_driver_information.nx_driver_information_deferred_events |= NX_DRIVER_DEFERRED_PACKET_TRANSMITTED_CH0;

  if ((channel & ETH_DMA_CH1) == ETH_DMA_CH1)
    nx_driver_information.nx_driver_information_deferred_events |= NX_DRIVER_DEFERRED_PACKET_TRANSMITTED_CH1;
#else
    nx_driver_information.nx_driver_information_deferred_events |= NX_DRIVER_DEFERRED_PACKET_TRANSMITTED;
 8008eca:	4b09      	ldr	r3, [pc, #36]	@ (8008ef0 <HAL_ETH_TxCpltCallback+0x34>)
 8008ecc:	691b      	ldr	r3, [r3, #16]
 8008ece:	f043 0304 	orr.w	r3, r3, #4
 8008ed2:	4a07      	ldr	r2, [pc, #28]	@ (8008ef0 <HAL_ETH_TxCpltCallback+0x34>)
 8008ed4:	6113      	str	r3, [r2, #16]
#endif /* MULTI_QUEUE_FEATURE */

  if (!deffered_events)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d104      	bne.n	8008ee6 <HAL_ETH_TxCpltCallback+0x2a>
  {
    /* Call NetX deferred driver processing.  */
    _nx_ip_driver_deferred_processing(nx_driver_information.nx_driver_information_ip_ptr);
 8008edc:	4b04      	ldr	r3, [pc, #16]	@ (8008ef0 <HAL_ETH_TxCpltCallback+0x34>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f002 fe2b 	bl	800bb3c <_nx_ip_driver_deferred_processing>
  }
}
 8008ee6:	bf00      	nop
 8008ee8:	3710      	adds	r7, #16
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	24000748 	.word	0x24000748

08008ef4 <nx_eth_phy_init>:
  * @param  none
  * @retval ETH_PHY_STATUS_OK on success, ETH_PHY_STATUS_ERROR otherwise
  */

int32_t nx_eth_phy_init(void)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
    int32_t ret = ETH_PHY_STATUS_ERROR;
 8008efa:	f04f 33ff 	mov.w	r3, #4294967295
 8008efe:	607b      	str	r3, [r7, #4]
    /* Set PHY IO functions */

    LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8008f00:	4908      	ldr	r1, [pc, #32]	@ (8008f24 <nx_eth_phy_init+0x30>)
 8008f02:	4809      	ldr	r0, [pc, #36]	@ (8008f28 <nx_eth_phy_init+0x34>)
 8008f04:	f7f8 fbed 	bl	80016e2 <LAN8742_RegisterBusIO>
    /* Initialize the LAN8742 ETH PHY */

    if (LAN8742_Init(&LAN8742) == LAN8742_STATUS_OK)
 8008f08:	4807      	ldr	r0, [pc, #28]	@ (8008f28 <nx_eth_phy_init+0x34>)
 8008f0a:	f7f8 fc1c 	bl	8001746 <LAN8742_Init>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d101      	bne.n	8008f18 <nx_eth_phy_init+0x24>
    {
        ret = ETH_PHY_STATUS_OK;
 8008f14:	2300      	movs	r3, #0
 8008f16:	607b      	str	r3, [r7, #4]
    }

    return ret;
 8008f18:	687b      	ldr	r3, [r7, #4]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	24000010 	.word	0x24000010
 8008f28:	24000814 	.word	0x24000814

08008f2c <nx_eth_phy_get_link_state>:
  * @param  none
  * @retval the link status.
  */

int32_t nx_eth_phy_get_link_state(void)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
    int32_t  linkstate = LAN8742_GetLinkState(&LAN8742);
 8008f32:	4804      	ldr	r0, [pc, #16]	@ (8008f44 <nx_eth_phy_get_link_state+0x18>)
 8008f34:	f7f8 fc54 	bl	80017e0 <LAN8742_GetLinkState>
 8008f38:	6078      	str	r0, [r7, #4]

    return linkstate;
 8008f3a:	687b      	ldr	r3, [r7, #4]
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	24000814 	.word	0x24000814

08008f48 <lan8742_io_init>:
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */

int32_t lan8742_io_init(void)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&eth_handle);
 8008f4c:	4802      	ldr	r0, [pc, #8]	@ (8008f58 <lan8742_io_init+0x10>)
 8008f4e:	f7f9 fedf 	bl	8002d10 <HAL_ETH_SetMDIOClockRange>

  return ETH_PHY_STATUS_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	bd80      	pop	{r7, pc}
 8008f58:	240005a8 	.word	0x240005a8

08008f5c <lan8742_io_deinit>:
  * @brief  De-Initialize the MDIO interface
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t lan8742_io_deinit (void)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	af00      	add	r7, sp, #0
    return ETH_PHY_STATUS_OK;
 8008f60:	2300      	movs	r3, #0
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <lan8742_io_read_reg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t lan8742_io_read_reg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&eth_handle, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	68f9      	ldr	r1, [r7, #12]
 8008f7e:	4807      	ldr	r0, [pc, #28]	@ (8008f9c <lan8742_io_read_reg+0x30>)
 8008f80:	f7f9 fb7a 	bl	8002678 <HAL_ETH_ReadPHYRegister>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <lan8742_io_read_reg+0x24>
  {
    return ETH_PHY_STATUS_ERROR;
 8008f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008f8e:	e000      	b.n	8008f92 <lan8742_io_read_reg+0x26>
  }

  return ETH_PHY_STATUS_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	240005a8 	.word	0x240005a8

08008fa0 <lan8742_io_write_reg>:

int32_t lan8742_io_write_reg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&eth_handle, DevAddr, RegAddr, RegVal) != HAL_OK)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	68ba      	ldr	r2, [r7, #8]
 8008fb0:	68f9      	ldr	r1, [r7, #12]
 8008fb2:	4807      	ldr	r0, [pc, #28]	@ (8008fd0 <lan8742_io_write_reg+0x30>)
 8008fb4:	f7f9 fbb4 	bl	8002720 <HAL_ETH_WritePHYRegister>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d002      	beq.n	8008fc4 <lan8742_io_write_reg+0x24>
  {
    return ETH_PHY_STATUS_ERROR;
 8008fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008fc2:	e000      	b.n	8008fc6 <lan8742_io_write_reg+0x26>
  }

  return ETH_PHY_STATUS_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	240005a8 	.word	0x240005a8

08008fd4 <lan8742_io_get_tick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t lan8742_io_get_tick(void)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008fd8:	f7f8 fcda 	bl	8001990 <HAL_GetTick>
 8008fdc:	4603      	mov	r3, r0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	bd80      	pop	{r7, pc}

08008fe2 <_nx_arp_dynamic_entry_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_arp_dynamic_entry_delete(NX_IP *ip_ptr, NX_ARP *arp_ptr)
{
 8008fe2:	b580      	push	{r7, lr}
 8008fe4:	b088      	sub	sp, #32
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
 8008fea:	6039      	str	r1, [r7, #0]
TX_INTERRUPT_SAVE_AREA
NX_PACKET *packet_ptr, *next_packet_ptr;


    /* Determine if this ARP entry is already active.  */
    if (arp_ptr -> nx_arp_active_list_head)
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	69db      	ldr	r3, [r3, #28]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d052      	beq.n	800909a <_nx_arp_dynamic_entry_delete+0xb8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ff8:	613b      	str	r3, [r7, #16]
    return(posture);
 8008ffa:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8008ffc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008ffe:	b672      	cpsid	i
    return(int_posture);
 8009000:	68fb      	ldr	r3, [r7, #12]
    {

        /* Remove this dynamic ARP entry from the associated list.  */

        /* Disable interrupts.  */
        TX_DISABLE
 8009002:	61bb      	str	r3, [r7, #24]

        /* Determine if this is the only ARP entry on the list.  */
        if (arp_ptr == arp_ptr -> nx_arp_active_next)
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	695b      	ldr	r3, [r3, #20]
 8009008:	683a      	ldr	r2, [r7, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d104      	bne.n	8009018 <_nx_arp_dynamic_entry_delete+0x36>
        {

            /* Remove the entry from the list.  */
            *(arp_ptr -> nx_arp_active_list_head) =  NX_NULL;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	69db      	ldr	r3, [r3, #28]
 8009012:	2200      	movs	r2, #0
 8009014:	601a      	str	r2, [r3, #0]
 8009016:	e014      	b.n	8009042 <_nx_arp_dynamic_entry_delete+0x60>
        {

            /* Remove the entry from a list of more than one entry.  */

            /* Update the list head pointer.  */
            if (*(arp_ptr -> nx_arp_active_list_head) == arp_ptr)
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	69db      	ldr	r3, [r3, #28]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	429a      	cmp	r2, r3
 8009022:	d104      	bne.n	800902e <_nx_arp_dynamic_entry_delete+0x4c>
            {
                *(arp_ptr -> nx_arp_active_list_head) =  arp_ptr -> nx_arp_active_next;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	69db      	ldr	r3, [r3, #28]
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	6952      	ldr	r2, [r2, #20]
 800902c:	601a      	str	r2, [r3, #0]
            }

            /* Update the links of the adjacent ARP entries.  */
            (arp_ptr -> nx_arp_active_next) -> nx_arp_active_previous = arp_ptr -> nx_arp_active_previous;
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	695b      	ldr	r3, [r3, #20]
 8009032:	683a      	ldr	r2, [r7, #0]
 8009034:	6992      	ldr	r2, [r2, #24]
 8009036:	619a      	str	r2, [r3, #24]
            (arp_ptr -> nx_arp_active_previous) -> nx_arp_active_next =  arp_ptr -> nx_arp_active_next;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	699b      	ldr	r3, [r3, #24]
 800903c:	683a      	ldr	r2, [r7, #0]
 800903e:	6952      	ldr	r2, [r2, #20]
 8009040:	615a      	str	r2, [r3, #20]
        }

        /* No longer active, clear the active list head.  */
        arp_ptr -> nx_arp_active_list_head =  NX_NULL;
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	2200      	movs	r2, #0
 8009046:	61da      	str	r2, [r3, #28]

        /* Decrease the number of active ARP entries.  */
        ip_ptr -> nx_ip_arp_dynamic_active_count--;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 800904e:	1e5a      	subs	r2, r3, #1
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8c3 2bec 	str.w	r2, [r3, #3052]	@ 0xbec

        /* Pickup the queued packets head pointer.  */
        next_packet_ptr =  arp_ptr -> nx_arp_packets_waiting;
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800905a:	61fb      	str	r3, [r7, #28]

        /* Clear the queued packets head pointer.  */
        arp_ptr -> nx_arp_packets_waiting =  NX_NULL;
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	2200      	movs	r2, #0
 8009060:	631a      	str	r2, [r3, #48]	@ 0x30
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f383 8810 	msr	PRIMASK, r3
}
 800906c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Loop to remove all queued packets.  */
        while (next_packet_ptr)
 800906e:	e011      	b.n	8009094 <_nx_arp_dynamic_entry_delete+0xb2>
        {

            /* Pickup the packet pointer at the head of the queue.  */
            packet_ptr =  next_packet_ptr;
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	617b      	str	r3, [r7, #20]

            /* Move to the next packet in the queue.  */
            next_packet_ptr =  next_packet_ptr -> nx_packet_queue_next;
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	69db      	ldr	r3, [r3, #28]
 8009078:	61fb      	str	r3, [r7, #28]

            /* Clear the next packet queue pointer.  */
            packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	2200      	movs	r2, #0
 800907e:	61da      	str	r2, [r3, #28]

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP send packets dropped count.  */
            ip_ptr -> nx_ip_send_packets_dropped++;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 8009086:	1c5a      	adds	r2, r3, #1
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
#endif

            /* Release the packet that was queued from the previous ARP entry.  */
            _nx_packet_transmit_release(packet_ptr);
 800908e:	6978      	ldr	r0, [r7, #20]
 8009090:	f006 f948 	bl	800f324 <_nx_packet_transmit_release>
        while (next_packet_ptr)
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1ea      	bne.n	8009070 <_nx_arp_dynamic_entry_delete+0x8e>
        }
    }

    return(NX_SUCCESS);
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3720      	adds	r7, #32
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <_nx_arp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_arp_enable(NX_IP *ip_ptr, VOID *arp_cache_memory, ULONG arp_cache_size)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b088      	sub	sp, #32
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_ARP_ENABLE, ip_ptr, arp_cache_memory, arp_cache_size, 0, NX_TRACE_ARP_EVENTS, 0, 0);

    /* Clear the entire ARP cache.  */
    memset((void *)arp_cache_memory, 0, arp_cache_size);
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	2100      	movs	r1, #0
 80090b4:	68b8      	ldr	r0, [r7, #8]
 80090b6:	f00f fd9b 	bl	8018bf0 <memset>

    /* Pickup starting address of ARP entry array.  */
    entry_ptr =  (NX_ARP *)arp_cache_memory;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	61bb      	str	r3, [r7, #24]

    /* Determine how many ARP entries will fit in this cache area.  */
    arp_entries =  arp_cache_size / sizeof(NX_ARP);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	4a2d      	ldr	r2, [pc, #180]	@ (8009178 <_nx_arp_enable+0xd4>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	091b      	lsrs	r3, r3, #4
 80090c8:	617b      	str	r3, [r7, #20]

    /* Initialize the forward pointers of available ARP entries.  */
    for (i = 0; i < (arp_entries - 1); i++)
 80090ca:	2300      	movs	r3, #0
 80090cc:	61fb      	str	r3, [r7, #28]
 80090ce:	e00a      	b.n	80090e6 <_nx_arp_enable+0x42>
    {
        /* Setup each entry to point to the next entry.  */
        entry_ptr -> nx_arp_pool_next =  entry_ptr + 1;
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80090d6:	69bb      	ldr	r3, [r7, #24]
 80090d8:	60da      	str	r2, [r3, #12]
        entry_ptr++;
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	3334      	adds	r3, #52	@ 0x34
 80090de:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < (arp_entries - 1); i++)
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	3301      	adds	r3, #1
 80090e4:	61fb      	str	r3, [r7, #28]
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	3b01      	subs	r3, #1
 80090ea:	69fa      	ldr	r2, [r7, #28]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d3ef      	bcc.n	80090d0 <_nx_arp_enable+0x2c>
    }

    /* The entry now points to the last entry in the ARP array.  Set its
       next pointer to the first entry.  */
    entry_ptr -> nx_arp_pool_next =  (NX_ARP *)arp_cache_memory;
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	60da      	str	r2, [r3, #12]

    /* Initialize the backward pointers of available ARP entries.  */
    for (i = 0; i < (arp_entries - 1); i++)
 80090f6:	2300      	movs	r3, #0
 80090f8:	61fb      	str	r3, [r7, #28]
 80090fa:	e00a      	b.n	8009112 <_nx_arp_enable+0x6e>
    {
        /* Setup each entry to point to the previous entry.  */
        entry_ptr -> nx_arp_pool_previous =  entry_ptr - 1;
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	f1a3 0234 	sub.w	r2, r3, #52	@ 0x34
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	611a      	str	r2, [r3, #16]
        entry_ptr--;
 8009106:	69bb      	ldr	r3, [r7, #24]
 8009108:	3b34      	subs	r3, #52	@ 0x34
 800910a:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < (arp_entries - 1); i++)
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	3301      	adds	r3, #1
 8009110:	61fb      	str	r3, [r7, #28]
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	3b01      	subs	r3, #1
 8009116:	69fa      	ldr	r2, [r7, #28]
 8009118:	429a      	cmp	r2, r3
 800911a:	d3ef      	bcc.n	80090fc <_nx_arp_enable+0x58>
    }

    /* The entry now points to the first entry, set the previous pointer
       to the last entry.  */
    entry_ptr -> nx_arp_pool_previous =  (entry_ptr + (arp_entries - 1));
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	2234      	movs	r2, #52	@ 0x34
 8009120:	fb02 f303 	mul.w	r3, r2, r3
 8009124:	3b34      	subs	r3, #52	@ 0x34
 8009126:	69ba      	ldr	r2, [r7, #24]
 8009128:	441a      	add	r2, r3
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	611a      	str	r2, [r3, #16]
       information in the IP structure.  */

    /* Setup the list head pointers in the IP instance.  At first all ARP
       entries are associated with the dynamic ARP list.  The static ARP list
       is NULL until static ARP entry calls are made.  */
    ip_ptr -> nx_ip_arp_static_list =   NX_NULL;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2200      	movs	r2, #0
 8009132:	f8c3 2be4 	str.w	r2, [r3, #3044]	@ 0xbe4
    ip_ptr -> nx_ip_arp_dynamic_list =  (NX_ARP *)arp_cache_memory;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	68ba      	ldr	r2, [r7, #8]
 800913a:	f8c3 2be8 	str.w	r2, [r3, #3048]	@ 0xbe8

    /* Store the initial ARP cache information in the IP control block.  */
    ip_ptr -> nx_ip_arp_cache_memory  =  arp_cache_memory;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	68ba      	ldr	r2, [r7, #8]
 8009142:	f8c3 2c0c 	str.w	r2, [r3, #3084]	@ 0xc0c
    ip_ptr -> nx_ip_arp_total_entries =  arp_entries;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	f8c3 2c10 	str.w	r2, [r3, #3088]	@ 0xc10

    /* Setup the ARP periodic update routine.  */
    ip_ptr -> nx_ip_arp_periodic_update =  _nx_arp_periodic_update;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	4a0a      	ldr	r2, [pc, #40]	@ (800917c <_nx_arp_enable+0xd8>)
 8009152:	f8c3 2bfc 	str.w	r2, [r3, #3068]	@ 0xbfc

    /* Setup the ARP queue process routine.  */
    ip_ptr -> nx_ip_arp_queue_process =  _nx_arp_queue_process;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	4a09      	ldr	r2, [pc, #36]	@ (8009180 <_nx_arp_enable+0xdc>)
 800915a:	f8c3 2c00 	str.w	r2, [r3, #3072]	@ 0xc00

    /* Setup the ARP send packet routine.  */
    ip_ptr -> nx_ip_arp_packet_send =  _nx_arp_packet_send;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	4a08      	ldr	r2, [pc, #32]	@ (8009184 <_nx_arp_enable+0xe0>)
 8009162:	f8c3 2c04 	str.w	r2, [r3, #3076]	@ 0xc04

    /* Setup the ARP allocate service request pointer.  */
    ip_ptr -> nx_ip_arp_allocate =  _nx_arp_entry_allocate;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	4a07      	ldr	r2, [pc, #28]	@ (8009188 <_nx_arp_enable+0xe4>)
 800916a:	f8c3 2bf8 	str.w	r2, [r3, #3064]	@ 0xbf8

    /* Return successful completion.  */
    return(NX_SUCCESS);
 800916e:	2300      	movs	r3, #0
    NX_PARAMETER_NOT_USED(arp_cache_memory);
    NX_PARAMETER_NOT_USED(arp_cache_size);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 8009170:	4618      	mov	r0, r3
 8009172:	3720      	adds	r7, #32
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}
 8009178:	4ec4ec4f 	.word	0x4ec4ec4f
 800917c:	08009979 	.word	0x08009979
 8009180:	08009b77 	.word	0x08009b77
 8009184:	08009831 	.word	0x08009831
 8009188:	0800918d 	.word	0x0800918d

0800918c <_nx_arp_entry_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_arp_entry_allocate(NX_IP *ip_ptr, NX_ARP **arp_list_ptr, UINT is_static)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b08a      	sub	sp, #40	@ 0x28
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	60b9      	str	r1, [r7, #8]
 8009196:	607a      	str	r2, [r7, #4]
NX_ARP *arp_entry;
UINT    status;


    /* Determine if there is an ARP entry available in the dynamic list.  */
    if (ip_ptr -> nx_ip_arp_dynamic_list)
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f000 80b4 	beq.w	800930c <_nx_arp_entry_allocate+0x180>
    {

        /* Yes there are one or more free entries.  */

        /* Pickup pointer to last used dynamic ARP entry.  */
        arp_entry =  (ip_ptr -> nx_ip_arp_dynamic_list) -> nx_arp_pool_previous;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	623b      	str	r3, [r7, #32]

        /* Remove from the dynamic list. */
        _nx_arp_dynamic_entry_delete(ip_ptr, arp_entry);
 80091ae:	6a39      	ldr	r1, [r7, #32]
 80091b0:	68f8      	ldr	r0, [r7, #12]
 80091b2:	f7ff ff16 	bl	8008fe2 <_nx_arp_dynamic_entry_delete>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80091b6:	f3ef 8310 	mrs	r3, PRIMASK
 80091ba:	61bb      	str	r3, [r7, #24]
    return(posture);
 80091bc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80091be:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80091c0:	b672      	cpsid	i
    return(int_posture);
 80091c2:	697b      	ldr	r3, [r7, #20]

        /* Disable interrupts temporarily.  */
        TX_DISABLE
 80091c4:	61fb      	str	r3, [r7, #28]

        /* Link the ARP entry at the head of the IP list.  */

        /* Determine if the ARP entry is being added to an empty list.  */
        if (*arp_list_ptr)
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d014      	beq.n	80091f8 <_nx_arp_entry_allocate+0x6c>
        {

            /* Add the ARP entry to the beginning of the nonempty ARP
               list.  */
            arp_entry -> nx_arp_active_list_head =  arp_list_ptr;
 80091ce:	6a3b      	ldr	r3, [r7, #32]
 80091d0:	68ba      	ldr	r2, [r7, #8]
 80091d2:	61da      	str	r2, [r3, #28]
            arp_entry -> nx_arp_active_next =      *arp_list_ptr;
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	6a3b      	ldr	r3, [r7, #32]
 80091da:	615a      	str	r2, [r3, #20]
            arp_entry -> nx_arp_active_previous =  (*arp_list_ptr) -> nx_arp_active_previous;
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	699a      	ldr	r2, [r3, #24]
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	619a      	str	r2, [r3, #24]
            (arp_entry -> nx_arp_active_previous) -> nx_arp_active_next =  arp_entry;
 80091e6:	6a3b      	ldr	r3, [r7, #32]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	6a3a      	ldr	r2, [r7, #32]
 80091ec:	615a      	str	r2, [r3, #20]
            (*arp_list_ptr) -> nx_arp_active_previous =  arp_entry;
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	6a3a      	ldr	r2, [r7, #32]
 80091f4:	619a      	str	r2, [r3, #24]
 80091f6:	e00b      	b.n	8009210 <_nx_arp_entry_allocate+0x84>
        }
        else
        {
            /* Empty list, just put the ARP entry at the beginning.  */
            arp_entry -> nx_arp_active_list_head =  arp_list_ptr;
 80091f8:	6a3b      	ldr	r3, [r7, #32]
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	61da      	str	r2, [r3, #28]
            arp_entry -> nx_arp_active_next =       arp_entry;
 80091fe:	6a3b      	ldr	r3, [r7, #32]
 8009200:	6a3a      	ldr	r2, [r7, #32]
 8009202:	615a      	str	r2, [r3, #20]
            arp_entry -> nx_arp_active_previous =   arp_entry;
 8009204:	6a3b      	ldr	r3, [r7, #32]
 8009206:	6a3a      	ldr	r2, [r7, #32]
 8009208:	619a      	str	r2, [r3, #24]

            /* Now setup the list head.  */
            *arp_list_ptr =  arp_entry;
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	6a3a      	ldr	r2, [r7, #32]
 800920e:	601a      	str	r2, [r3, #0]
        }

        /* Determine if this is a static entry. */
        if (is_static == NX_TRUE)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d141      	bne.n	800929a <_nx_arp_entry_allocate+0x10e>
        {

            /* Remove this entry from the ARP dynamic list.  */

            /* Determine if this is the only ARP entry on the dynamic list.  */
            if (arp_entry == arp_entry -> nx_arp_pool_next)
 8009216:	6a3b      	ldr	r3, [r7, #32]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	6a3a      	ldr	r2, [r7, #32]
 800921c:	429a      	cmp	r2, r3
 800921e:	d104      	bne.n	800922a <_nx_arp_entry_allocate+0x9e>
            {

                /* Remove the sole entry from the dynamic list head.  */
                ip_ptr -> nx_ip_arp_dynamic_list =  NX_NULL;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	f8c3 2be8 	str.w	r2, [r3, #3048]	@ 0xbe8
 8009228:	e009      	b.n	800923e <_nx_arp_entry_allocate+0xb2>
            {

                /* Remove the entry from a list of more than one entry.  */

                /* Update the links of the adjacent ARP dynamic pool entries.  */
                (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous = arp_entry -> nx_arp_pool_previous;
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	6a3a      	ldr	r2, [r7, #32]
 8009230:	6912      	ldr	r2, [r2, #16]
 8009232:	611a      	str	r2, [r3, #16]
                (arp_entry -> nx_arp_pool_previous) -> nx_arp_pool_next = arp_entry -> nx_arp_pool_next;
 8009234:	6a3b      	ldr	r3, [r7, #32]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	6a3a      	ldr	r2, [r7, #32]
 800923a:	68d2      	ldr	r2, [r2, #12]
 800923c:	60da      	str	r2, [r3, #12]
            }

            /* Add the entry to the ARP static list.  */

            /* Determine if the ARP static list is empty.  */
            if (ip_ptr -> nx_ip_arp_static_list == NX_NULL)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f8d3 3be4 	ldr.w	r3, [r3, #3044]	@ 0xbe4
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10a      	bne.n	800925e <_nx_arp_entry_allocate+0xd2>
            {

                /* Just place this single ARP entry on the list.  */
                arp_entry -> nx_arp_pool_next =     arp_entry;
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	6a3a      	ldr	r2, [r7, #32]
 800924c:	60da      	str	r2, [r3, #12]
                arp_entry -> nx_arp_pool_previous = arp_entry;
 800924e:	6a3b      	ldr	r3, [r7, #32]
 8009250:	6a3a      	ldr	r2, [r7, #32]
 8009252:	611a      	str	r2, [r3, #16]
                ip_ptr -> nx_ip_arp_static_list =   arp_entry;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6a3a      	ldr	r2, [r7, #32]
 8009258:	f8c3 2be4 	str.w	r2, [r3, #3044]	@ 0xbe4
 800925c:	e015      	b.n	800928a <_nx_arp_entry_allocate+0xfe>
            }
            else
            {

                /* Add to the end of the ARP static list.  */
                arp_entry -> nx_arp_pool_next = ip_ptr -> nx_ip_arp_static_list;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f8d3 2be4 	ldr.w	r2, [r3, #3044]	@ 0xbe4
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	60da      	str	r2, [r3, #12]
                arp_entry -> nx_arp_pool_previous = (ip_ptr -> nx_ip_arp_static_list) -> nx_arp_pool_previous;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f8d3 3be4 	ldr.w	r3, [r3, #3044]	@ 0xbe4
 800926e:	691a      	ldr	r2, [r3, #16]
 8009270:	6a3b      	ldr	r3, [r7, #32]
 8009272:	611a      	str	r2, [r3, #16]
                ((ip_ptr -> nx_ip_arp_static_list) -> nx_arp_pool_previous) -> nx_arp_pool_next = arp_entry;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f8d3 3be4 	ldr.w	r3, [r3, #3044]	@ 0xbe4
 800927a:	691b      	ldr	r3, [r3, #16]
 800927c:	6a3a      	ldr	r2, [r7, #32]
 800927e:	60da      	str	r2, [r3, #12]
                (ip_ptr -> nx_ip_arp_static_list) -> nx_arp_pool_previous = arp_entry;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f8d3 3be4 	ldr.w	r3, [r3, #3044]	@ 0xbe4
 8009286:	6a3a      	ldr	r2, [r7, #32]
 8009288:	611a      	str	r2, [r3, #16]
            }

#ifndef NX_DISABLE_ARP_INFO
            /* Increment the ARP static entry count.  */
            ip_ptr -> nx_ip_arp_static_entries++;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f8d3 3588 	ldr.w	r3, [r3, #1416]	@ 0x588
 8009290:	1c5a      	adds	r2, r3, #1
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f8c3 2588 	str.w	r2, [r3, #1416]	@ 0x588
 8009298:	e02c      	b.n	80092f4 <_nx_arp_entry_allocate+0x168>
        }
        else  /* Allocate entry from dynamic list. */
        {

            /* Move this ARP entry to the front of the general ARP dynamic entry pool.  */
            if (arp_entry != ip_ptr -> nx_ip_arp_dynamic_list)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 80092a0:	6a3a      	ldr	r2, [r7, #32]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d01f      	beq.n	80092e6 <_nx_arp_entry_allocate+0x15a>

                /* The current ARP entry is not at the front of the list, so it
                   must be moved.  */

                /* Link up the neighbors first.  */
                (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous = arp_entry -> nx_arp_pool_previous;
 80092a6:	6a3b      	ldr	r3, [r7, #32]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	6a3a      	ldr	r2, [r7, #32]
 80092ac:	6912      	ldr	r2, [r2, #16]
 80092ae:	611a      	str	r2, [r3, #16]
                (arp_entry -> nx_arp_pool_previous) -> nx_arp_pool_next = arp_entry -> nx_arp_pool_next;
 80092b0:	6a3b      	ldr	r3, [r7, #32]
 80092b2:	691b      	ldr	r3, [r3, #16]
 80092b4:	6a3a      	ldr	r2, [r7, #32]
 80092b6:	68d2      	ldr	r2, [r2, #12]
 80092b8:	60da      	str	r2, [r3, #12]

                /* Now link this ARP entry to the head of the list.  */
                arp_entry -> nx_arp_pool_next =  ip_ptr -> nx_ip_arp_dynamic_list;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f8d3 2be8 	ldr.w	r2, [r3, #3048]	@ 0xbe8
 80092c0:	6a3b      	ldr	r3, [r7, #32]
 80092c2:	60da      	str	r2, [r3, #12]
                arp_entry -> nx_arp_pool_previous =    (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous;
 80092c4:	6a3b      	ldr	r3, [r7, #32]
 80092c6:	68db      	ldr	r3, [r3, #12]
 80092c8:	691a      	ldr	r2, [r3, #16]
 80092ca:	6a3b      	ldr	r3, [r7, #32]
 80092cc:	611a      	str	r2, [r3, #16]
                (arp_entry -> nx_arp_pool_previous) -> nx_arp_pool_next =  arp_entry;
 80092ce:	6a3b      	ldr	r3, [r7, #32]
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	6a3a      	ldr	r2, [r7, #32]
 80092d4:	60da      	str	r2, [r3, #12]
                (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous =  arp_entry;
 80092d6:	6a3b      	ldr	r3, [r7, #32]
 80092d8:	68db      	ldr	r3, [r3, #12]
 80092da:	6a3a      	ldr	r2, [r7, #32]
 80092dc:	611a      	str	r2, [r3, #16]

                /* Now set the list head to this ARP entry.  */
                ip_ptr -> nx_ip_arp_dynamic_list =  arp_entry;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6a3a      	ldr	r2, [r7, #32]
 80092e2:	f8c3 2be8 	str.w	r2, [r3, #3048]	@ 0xbe8
            }

            /* Increment the number of active dynamic entries.  */
            ip_ptr -> nx_ip_arp_dynamic_active_count++;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 80092ec:	1c5a      	adds	r2, r3, #1
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f8c3 2bec 	str.w	r2, [r3, #3052]	@ 0xbec
        }

        /* Set the entry type.  */
        arp_entry -> nx_arp_route_static = is_static;
 80092f4:	6a3b      	ldr	r3, [r7, #32]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	601a      	str	r2, [r3, #0]
 80092fa:	69fb      	ldr	r3, [r7, #28]
 80092fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	f383 8810 	msr	PRIMASK, r3
}
 8009304:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Setup a successful status return.  */
        status =  NX_SUCCESS;
 8009306:	2300      	movs	r3, #0
 8009308:	627b      	str	r3, [r7, #36]	@ 0x24
 800930a:	e001      	b.n	8009310 <_nx_arp_entry_allocate+0x184>
    else
    {

        /* No more ARP entries are available, all the ARP entries must be
           allocated on the static list.  */
        status =  NX_NO_MORE_ENTRIES;
 800930c:	2317      	movs	r3, #23
 800930e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to the caller.  */
    return(status);
 8009310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009312:	4618      	mov	r0, r3
 8009314:	3728      	adds	r7, #40	@ 0x28
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <_nx_arp_packet_deferred_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_packet_deferred_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b088      	sub	sp, #32
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009324:	f3ef 8310 	mrs	r3, PRIMASK
 8009328:	61bb      	str	r3, [r7, #24]
    return(posture);
 800932a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800932c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800932e:	b672      	cpsid	i
    return(int_posture);
 8009330:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 8009332:	61fb      	str	r3, [r7, #28]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Check to see if ARP is enabled on this IP instance.  */
    if (!ip_ptr -> nx_ip_arp_queue_process)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	@ 0xc00
 800933a:	2b00      	cmp	r3, #0
 800933c:	d110      	bne.n	8009360 <_nx_arp_packet_deferred_receive+0x46>

        /* ARP is not enabled.  */

#ifndef NX_DISABLE_ARP_INFO
        /* Increment the ARP invalid messages count...  */
        ip_ptr -> nx_ip_arp_invalid_messages++;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
 8009344:	1c5a      	adds	r2, r3, #1
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8c3 2584 	str.w	r2, [r3, #1412]	@ 0x584
 800934c:	69fb      	ldr	r3, [r7, #28]
 800934e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	f383 8810 	msr	PRIMASK, r3
}
 8009356:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Since ARP is not enabled, just release the packet.  */
        _nx_packet_release(packet_ptr);
 8009358:	6838      	ldr	r0, [r7, #0]
 800935a:	f005 ff29 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 800935e:	e02f      	b.n	80093c0 <_nx_arp_packet_deferred_receive+0xa6>
    }

    /* Check to see if the ARP deferred processing queue is empty.  */
    if (ip_ptr -> nx_ip_arp_deferred_received_packet_head)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8d3 3bf0 	ldr.w	r3, [r3, #3056]	@ 0xbf0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d011      	beq.n	800938e <_nx_arp_packet_deferred_receive+0x74>
    {

        /* Not empty, just place the packet at the end of the ARP deferred queue.  */
        (ip_ptr -> nx_ip_arp_deferred_received_packet_tail) -> nx_packet_queue_next =  packet_ptr;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	@ 0xbf4
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	61da      	str	r2, [r3, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	2200      	movs	r2, #0
 8009378:	61da      	str	r2, [r3, #28]
        ip_ptr -> nx_ip_arp_deferred_received_packet_tail =  packet_ptr;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	f8c3 2bf4 	str.w	r2, [r3, #3060]	@ 0xbf4
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f383 8810 	msr	PRIMASK, r3
}
 800938c:	e018      	b.n	80093c0 <_nx_arp_packet_deferred_receive+0xa6>
    {

        /* Empty ARP deferred receive processing queue.  Just setup the head pointers and
           set the event flags to ensure the IP helper thread looks at the ARP deferred
           processing queue.  */
        ip_ptr -> nx_ip_arp_deferred_received_packet_head =  packet_ptr;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	683a      	ldr	r2, [r7, #0]
 8009392:	f8c3 2bf0 	str.w	r2, [r3, #3056]	@ 0xbf0
        ip_ptr -> nx_ip_arp_deferred_received_packet_tail =  packet_ptr;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	683a      	ldr	r2, [r7, #0]
 800939a:	f8c3 2bf4 	str.w	r2, [r3, #3060]	@ 0xbf4
        packet_ptr -> nx_packet_queue_next =                 NX_NULL;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	2200      	movs	r2, #0
 80093a2:	61da      	str	r2, [r3, #28]
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	f383 8810 	msr	PRIMASK, r3
}
 80093ae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Wakeup IP helper thread to process the ARP deferred receive.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_ARP_REC_EVENT, TX_OR);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 80093b6:	2200      	movs	r2, #0
 80093b8:	2110      	movs	r1, #16
 80093ba:	4618      	mov	r0, r3
 80093bc:	f00c fd12 	bl	8015de4 <_tx_event_flags_set>
    }
}
 80093c0:	3720      	adds	r7, #32
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
	...

080093c8 <_nx_arp_packet_receive>:
/*                                            fixed compiler errors,      */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 80093c8:	b590      	push	{r4, r7, lr}
 80093ca:	b097      	sub	sp, #92	@ 0x5c
 80093cc:	af02      	add	r7, sp, #8
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
ULONG         sender_physical_lsw;
ULONG         sender_ip_address;
ULONG         target_ip_address;
ULONG         message_type;
ULONG         index;
UCHAR         consumed = NX_FALSE;
 80093d2:	2300      	movs	r3, #0
 80093d4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
NX_INTERFACE *interface_ptr;


#ifndef NX_DISABLE_RX_SIZE_CHECKING
    /* Determine if the packet length is valid.  */
    if (packet_ptr -> nx_packet_length < NX_ARP_MESSAGE_SIZE)
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093dc:	2b1b      	cmp	r3, #27
 80093de:	d80a      	bhi.n	80093f6 <_nx_arp_packet_receive+0x2e>

        /* Invalid ARP message.  Release the packet and return.  */

#ifndef NX_DISABLE_ARP_INFO
        /* Increment the ARP invalid messages count.  */
        ip_ptr -> nx_ip_arp_invalid_messages++;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
 80093e6:	1c5a      	adds	r2, r3, #1
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8c3 2584 	str.w	r2, [r3, #1412]	@ 0x584
#endif

        /* Invalid ARP message.  Just release the packet.  */
        _nx_packet_release(packet_ptr);
 80093ee:	6838      	ldr	r0, [r7, #0]
 80093f0:	f005 fede 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 80093f4:	e217      	b.n	8009826 <_nx_arp_packet_receive+0x45e>
    }
#endif /* NX_DISABLE_RX_SIZE_CHECKING  */

    /* Setup a pointer to the ARP message.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    message_ptr =  (ULONG *)packet_ptr -> nx_packet_prepend_ptr;
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the ARP message.  */
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 1));
 80093fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093fe:	3304      	adds	r3, #4
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009404:	3304      	adds	r3, #4
 8009406:	ba12      	rev	r2, r2
 8009408:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 2));
 800940a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800940c:	3308      	adds	r3, #8
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009412:	3308      	adds	r3, #8
 8009414:	ba12      	rev	r2, r2
 8009416:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 3));
 8009418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800941a:	330c      	adds	r3, #12
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009420:	330c      	adds	r3, #12
 8009422:	ba12      	rev	r2, r2
 8009424:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 4));
 8009426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009428:	3310      	adds	r3, #16
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800942e:	3310      	adds	r3, #16
 8009430:	ba12      	rev	r2, r2
 8009432:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 5));
 8009434:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009436:	3314      	adds	r3, #20
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800943c:	3314      	adds	r3, #20
 800943e:	ba12      	rev	r2, r2
 8009440:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 6));
 8009442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009444:	3318      	adds	r3, #24
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800944a:	3318      	adds	r3, #24
 800944c:	ba12      	rev	r2, r2
 800944e:	601a      	str	r2, [r3, #0]

    /* Pickup the ARP message type.  */
    message_type =  (ULONG)(*(message_ptr + 1) & 0xFFFF);
 8009450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009452:	3304      	adds	r3, #4
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if the ARP message type is valid.  */
    if ((message_type != NX_ARP_OPTION_REQUEST) && (message_type != NX_ARP_OPTION_RESPONSE))
 800945a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800945c:	2b01      	cmp	r3, #1
 800945e:	d00d      	beq.n	800947c <_nx_arp_packet_receive+0xb4>
 8009460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009462:	2b02      	cmp	r3, #2
 8009464:	d00a      	beq.n	800947c <_nx_arp_packet_receive+0xb4>

        /* Invalid ARP message.  Release the packet and return.  */

#ifndef NX_DISABLE_ARP_INFO
        /* Increment the ARP invalid messages count.  */
        ip_ptr -> nx_ip_arp_invalid_messages++;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
 800946c:	1c5a      	adds	r2, r3, #1
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8c3 2584 	str.w	r2, [r3, #1412]	@ 0x584
#endif

        /* Invalid ARP message.  Just release the packet.  */
        _nx_packet_release(packet_ptr);
 8009474:	6838      	ldr	r0, [r7, #0]
 8009476:	f005 fe9b 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 800947a:	e1d4      	b.n	8009826 <_nx_arp_packet_receive+0x45e>
    }

    /* Pick up the sender's physical address from the message.  */
    sender_physical_msw =  (*(message_ptr + 2) >> 16);
 800947c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800947e:	3308      	adds	r3, #8
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	0c1b      	lsrs	r3, r3, #16
 8009484:	63bb      	str	r3, [r7, #56]	@ 0x38
    sender_physical_lsw =  (*(message_ptr + 2) << 16) | (*(message_ptr + 3) >> 16);
 8009486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009488:	3308      	adds	r3, #8
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	041a      	lsls	r2, r3, #16
 800948e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009490:	330c      	adds	r3, #12
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	0c1b      	lsrs	r3, r3, #16
 8009496:	4313      	orrs	r3, r2
 8009498:	637b      	str	r3, [r7, #52]	@ 0x34
    sender_ip_address =    (*(message_ptr + 3) << 16) | (*(message_ptr + 4) >> 16);
 800949a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800949c:	330c      	adds	r3, #12
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	041a      	lsls	r2, r3, #16
 80094a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094a4:	3310      	adds	r3, #16
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	0c1b      	lsrs	r3, r3, #16
 80094aa:	4313      	orrs	r3, r2
 80094ac:	633b      	str	r3, [r7, #48]	@ 0x30
    target_ip_address =    *(message_ptr + 6);
 80094ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094b0:	699b      	ldr	r3, [r3, #24]
 80094b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Does the packet have an interface assigned? */
    if (packet_ptr -> nx_packet_address.nx_packet_interface_ptr == NX_NULL)
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d104      	bne.n	80094c6 <_nx_arp_packet_receive+0xfe>
    {

        /* No, so default it to the primary interface. */
        packet_ptr -> nx_packet_address.nx_packet_interface_ptr = &ip_ptr -> nx_ip_interface[0];
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f603 4234 	addw	r2, r3, #3124	@ 0xc34
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Pickup the interface information from the incoming packet. */
    interface_ptr = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ca:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if it is an IP address conflict when IP address probing.  */
    if ((interface_ptr -> nx_interface_ip_address == 0) &&
 80094cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ce:	695b      	ldr	r3, [r3, #20]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d12e      	bne.n	8009532 <_nx_arp_packet_receive+0x16a>
        (interface_ptr -> nx_interface_ip_probe_address != 0) &&
 80094d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if ((interface_ptr -> nx_interface_ip_address == 0) &&
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d02a      	beq.n	8009532 <_nx_arp_packet_receive+0x16a>
        ((sender_ip_address == interface_ptr -> nx_interface_ip_probe_address) ||
 80094dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (interface_ptr -> nx_interface_ip_probe_address != 0) &&
 80094e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d007      	beq.n	80094f6 <_nx_arp_packet_receive+0x12e>
        ((sender_ip_address == interface_ptr -> nx_interface_ip_probe_address) ||
 80094e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d122      	bne.n	8009532 <_nx_arp_packet_receive+0x16a>
         ((sender_ip_address == 0) && (target_ip_address == interface_ptr -> nx_interface_ip_probe_address))))
 80094ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d11d      	bne.n	8009532 <_nx_arp_packet_receive+0x16a>
    {

        /* Make sure the sender physical address is not ours.  */
        if ((sender_physical_msw != interface_ptr -> nx_interface_physical_address_msw) ||
 80094f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f8:	68db      	ldr	r3, [r3, #12]
 80094fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d104      	bne.n	800950a <_nx_arp_packet_receive+0x142>
            (sender_physical_lsw != interface_ptr -> nx_interface_physical_address_lsw))
 8009500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009502:	691b      	ldr	r3, [r3, #16]
        if ((sender_physical_msw != interface_ptr -> nx_interface_physical_address_msw) ||
 8009504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009506:	429a      	cmp	r2, r3
 8009508:	d00f      	beq.n	800952a <_nx_arp_packet_receive+0x162>
        {

            /* Determine if there is a a IP address conflict notify handler.  */
            if (interface_ptr -> nx_interface_ip_conflict_notify_handler)
 800950a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800950c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800950e:	2b00      	cmp	r3, #0
 8009510:	d00b      	beq.n	800952a <_nx_arp_packet_receive+0x162>
            {

                /* A IP address conflict is present, call the notification handler.  */
                (interface_ptr -> nx_interface_ip_conflict_notify_handler)(ip_ptr, interface_ptr -> nx_interface_index, interface_ptr -> nx_interface_ip_probe_address,
 8009512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009514:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8009516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009518:	79db      	ldrb	r3, [r3, #7]
 800951a:	4619      	mov	r1, r3
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009522:	9300      	str	r3, [sp, #0]
 8009524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	47a0      	blx	r4
                                                                           sender_physical_msw, sender_physical_lsw);
            }
        }

        /* Release the packet. */
        _nx_packet_release(packet_ptr);
 800952a:	6838      	ldr	r0, [r7, #0]
 800952c:	f005 fe40 	bl	800f1b0 <_nx_packet_release>

        return;
 8009530:	e179      	b.n	8009826 <_nx_arp_packet_receive+0x45e>
    }

    /* Determine if it is an address conflict packet after set the IP address.  */
    if ((sender_ip_address != 0) && (sender_ip_address == interface_ptr -> nx_interface_ip_address))
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	2b00      	cmp	r3, #0
 8009536:	d040      	beq.n	80095ba <_nx_arp_packet_receive+0x1f2>
 8009538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953a:	695b      	ldr	r3, [r3, #20]
 800953c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800953e:	429a      	cmp	r2, r3
 8009540:	d13b      	bne.n	80095ba <_nx_arp_packet_receive+0x1f2>
    {

        /* Is it sent from other devices. */
        if ((sender_physical_msw != packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_msw) ||
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800954a:	429a      	cmp	r2, r3
 800954c:	d105      	bne.n	800955a <_nx_arp_packet_receive+0x192>
            (sender_physical_lsw != packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_lsw))
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009552:	691b      	ldr	r3, [r3, #16]
        if ((sender_physical_msw != packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_msw) ||
 8009554:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009556:	429a      	cmp	r2, r3
 8009558:	d02b      	beq.n	80095b2 <_nx_arp_packet_receive+0x1ea>
        {

            /* Yes it is.  */
            if (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_arp_defend_timeout == 0)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800955e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009560:	2b00      	cmp	r3, #0
 8009562:	d10a      	bne.n	800957a <_nx_arp_packet_receive+0x1b2>
            {

                /* Set defend timeout. */
                packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_arp_defend_timeout = NX_ARP_DEFEND_INTERVAL;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009568:	220a      	movs	r2, #10
 800956a:	641a      	str	r2, [r3, #64]	@ 0x40

                /* Send the announcement. */
                _nx_arp_packet_send(ip_ptr, sender_ip_address, packet_ptr -> nx_packet_address.nx_packet_interface_ptr);
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009570:	461a      	mov	r2, r3
 8009572:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f95b 	bl	8009830 <_nx_arp_packet_send>
            }

            /* Determine if there is a a IP address conflict notify handler.  */
            if (interface_ptr -> nx_interface_ip_conflict_notify_handler)
 800957a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00b      	beq.n	800959a <_nx_arp_packet_receive+0x1d2>
            {

                /* A IP address conflict is present, call the notification handler.  */
                (interface_ptr -> nx_interface_ip_conflict_notify_handler)(ip_ptr, interface_ptr -> nx_interface_index, interface_ptr -> nx_interface_ip_probe_address,
 8009582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009584:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8009586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009588:	79db      	ldrb	r3, [r3, #7]
 800958a:	4619      	mov	r1, r3
 800958c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	47a0      	blx	r4

            /* This is likely in response to our previous gratuitous ARP from another entity on the
               network has the same IP address.  */

            /* Determine if there is a gratuitous ARP response handler.  */
            if (ip_ptr -> nx_ip_arp_gratuitous_response_handler)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	@ 0xc08
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d006      	beq.n	80095b2 <_nx_arp_packet_receive+0x1ea>
            {

                /* Yes, call the gratuitous ARP response handler. Note that it is responsible
                   for releasing the packet!  */
                (ip_ptr -> nx_ip_arp_gratuitous_response_handler)(ip_ptr, packet_ptr);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	@ 0xc08
 80095aa:	6839      	ldr	r1, [r7, #0]
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	4798      	blx	r3

                return;
 80095b0:	e139      	b.n	8009826 <_nx_arp_packet_receive+0x45e>
            return;
#endif /* NX_ARP_DEFEND_BY_REPLY */
        }

        /* Release the conflict packet. */
        _nx_packet_release(packet_ptr);
 80095b2:	6838      	ldr	r0, [r7, #0]
 80095b4:	f005 fdfc 	bl	800f1b0 <_nx_packet_release>

        return;
 80095b8:	e135      	b.n	8009826 <_nx_arp_packet_receive+0x45e>
    }

    /* Determine what type of ARP message this is.  Note that ARP requests must
       also specify this IP instance's IP address.  */
    if ((message_type == NX_ARP_OPTION_REQUEST) && (target_ip_address == (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address)))
 80095ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095bc:	2b01      	cmp	r3, #1
 80095be:	f040 8093 	bne.w	80096e8 <_nx_arp_packet_receive+0x320>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095c6:	695b      	ldr	r3, [r3, #20]
 80095c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095ca:	429a      	cmp	r2, r3
 80095cc:	f040 808c 	bne.w	80096e8 <_nx_arp_packet_receive+0x320>
    {

#ifndef NX_DISABLE_ARP_INFO

        /* Increment the ARP requests received count.  */
        ip_ptr -> nx_ip_arp_requests_received++;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 3574 	ldr.w	r3, [r3, #1396]	@ 0x574
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8c3 2574 	str.w	r2, [r3, #1396]	@ 0x574

        /* Increment the ARP responses sent count.  */
        ip_ptr -> nx_ip_arp_responses_sent++;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8d3 3578 	ldr.w	r3, [r3, #1400]	@ 0x578
 80095e4:	1c5a      	adds	r2, r3, #1
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8c3 2578 	str.w	r2, [r3, #1400]	@ 0x578

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_ARP_RESPONSE_SEND, ip_ptr, sender_ip_address, packet_ptr, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Set the ARP message type to ARP response.  */
        *(message_ptr + 1) =  (*(message_ptr + 1) & 0xFFFF0000) | NX_ARP_OPTION_RESPONSE;
 80095ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ee:	3304      	adds	r3, #4
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	4b8e      	ldr	r3, [pc, #568]	@ (800982c <_nx_arp_packet_receive+0x464>)
 80095f4:	4013      	ands	r3, r2
 80095f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095f8:	3204      	adds	r2, #4
 80095fa:	f043 0302 	orr.w	r3, r3, #2
 80095fe:	6013      	str	r3, [r2, #0]


        /* Now fill in the new source and destination information for the ARP response.  */
        *(message_ptr + 2) =  (ULONG)(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_msw << 16) |
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	0419      	lsls	r1, r3, #16
            (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_lsw >> 16);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	0c1a      	lsrs	r2, r3, #16
        *(message_ptr + 2) =  (ULONG)(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_msw << 16) |
 8009610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009612:	3308      	adds	r3, #8
 8009614:	430a      	orrs	r2, r1
 8009616:	601a      	str	r2, [r3, #0]
        *(message_ptr + 3) =  (ULONG)(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_lsw << 16) |
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	0419      	lsls	r1, r3, #16
            (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address >> 16);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	0c1a      	lsrs	r2, r3, #16
        *(message_ptr + 3) =  (ULONG)(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_physical_address_lsw << 16) |
 8009628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800962a:	330c      	adds	r3, #12
 800962c:	430a      	orrs	r2, r1
 800962e:	601a      	str	r2, [r3, #0]
        *(message_ptr + 4) =  (ULONG)(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address << 16) | sender_physical_msw;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	0419      	lsls	r1, r3, #16
 8009638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800963a:	3310      	adds	r3, #16
 800963c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800963e:	430a      	orrs	r2, r1
 8009640:	601a      	str	r2, [r3, #0]
        *(message_ptr + 5) =  (ULONG)sender_physical_lsw;
 8009642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009644:	3314      	adds	r3, #20
 8009646:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009648:	601a      	str	r2, [r3, #0]
        *(message_ptr + 6) =  (ULONG)sender_ip_address;
 800964a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800964c:	3318      	adds	r3, #24
 800964e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009650:	601a      	str	r2, [r3, #0]

        /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
           swap the endian of the ARP message.  */
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 1));
 8009652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009654:	3304      	adds	r3, #4
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800965a:	3304      	adds	r3, #4
 800965c:	ba12      	rev	r2, r2
 800965e:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 2));
 8009660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009662:	3308      	adds	r3, #8
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009668:	3308      	adds	r3, #8
 800966a:	ba12      	rev	r2, r2
 800966c:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 3));
 800966e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009670:	330c      	adds	r3, #12
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009676:	330c      	adds	r3, #12
 8009678:	ba12      	rev	r2, r2
 800967a:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 4));
 800967c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800967e:	3310      	adds	r3, #16
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009684:	3310      	adds	r3, #16
 8009686:	ba12      	rev	r2, r2
 8009688:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 5));
 800968a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800968c:	3314      	adds	r3, #20
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009692:	3314      	adds	r3, #20
 8009694:	ba12      	rev	r2, r2
 8009696:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 6));
 8009698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800969a:	3318      	adds	r3, #24
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096a0:	3318      	adds	r3, #24
 80096a2:	ba12      	rev	r2, r2
 80096a4:	601a      	str	r2, [r3, #0]

        /* Make sure the packet length is set properly.  */
        packet_ptr -> nx_packet_length =  NX_ARP_MESSAGE_SIZE;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	221c      	movs	r2, #28
 80096aa:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup the append pointer, since the received ARP packet can be padded
           with unnecessary bytes.  */
        packet_ptr -> nx_packet_append_ptr =  packet_ptr -> nx_packet_prepend_ptr + NX_ARP_MESSAGE_SIZE;
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	f103 021c 	add.w	r2, r3, #28
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	60da      	str	r2, [r3, #12]

        /* Send the ARP request to the driver.  */
        driver_request.nx_ip_driver_ptr =      ip_ptr;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	623b      	str	r3, [r7, #32]
        driver_request.nx_ip_driver_command =  NX_LINK_ARP_RESPONSE_SEND;
 80096bc:	2306      	movs	r3, #6
 80096be:	60bb      	str	r3, [r7, #8]
        driver_request.nx_ip_driver_packet =   packet_ptr;
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	61bb      	str	r3, [r7, #24]
        driver_request.nx_ip_driver_physical_address_msw =  sender_physical_msw;
 80096c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c6:	613b      	str	r3, [r7, #16]
        driver_request.nx_ip_driver_physical_address_lsw =  sender_physical_lsw;
 80096c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ca:	617b      	str	r3, [r7, #20]
        driver_request.nx_ip_driver_interface            =  packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096d0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_IO_DRIVER_ARP_RESPONSE_SEND, ip_ptr, packet_ptr, packet_ptr -> nx_packet_length, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* No need to update interface.  When responding to an ARP request, use the same interface where the request was received. */
        (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_link_driver_entry)(&driver_request);
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096d8:	f107 0208 	add.w	r2, r7, #8
 80096dc:	4610      	mov	r0, r2
 80096de:	4798      	blx	r3

        /* Set the consumed as NX_TRUE, do not need to release the packet.  */
        consumed = NX_TRUE;
 80096e0:	2301      	movs	r3, #1
 80096e2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80096e6:	e011      	b.n	800970c <_nx_arp_packet_receive+0x344>
        /* We have a response to a previous ARP request or Gratuitous ARP from another network entity.  */

#ifndef NX_DISABLE_ARP_INFO

        /* Check for the message type to see which counter to increment.  */
        if (message_type == NX_ARP_OPTION_REQUEST)
 80096e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d107      	bne.n	80096fe <_nx_arp_packet_receive+0x336>
        {

            /* Increment the ARP requests received count.  */
            ip_ptr -> nx_ip_arp_requests_received++;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8d3 3574 	ldr.w	r3, [r3, #1396]	@ 0x574
 80096f4:	1c5a      	adds	r2, r3, #1
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8c3 2574 	str.w	r2, [r3, #1396]	@ 0x574
 80096fc:	e006      	b.n	800970c <_nx_arp_packet_receive+0x344>
        }
        else
        {

            /* Increment the ARP responses received count.  */
            ip_ptr -> nx_ip_arp_responses_received++;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f8d3 357c 	ldr.w	r3, [r3, #1404]	@ 0x57c
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8c3 257c 	str.w	r2, [r3, #1404]	@ 0x57c

    /* Now we need to search through the active ARP list for the IP address
       to see if there is a matching entry.  */

    /* Calculate the hash index for the sender IP address.  */
    index =  (UINT)((sender_ip_address + (sender_ip_address >> 8)) & NX_ARP_TABLE_MASK);
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	0a1a      	lsrs	r2, r3, #8
 8009710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009712:	4413      	add	r3, r2
 8009714:	f003 031f 	and.w	r3, r3, #31
 8009718:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Pickup the first ARP entry.  */
    arp_ptr = NX_NULL;
 800971a:	2300      	movs	r3, #0
 800971c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Ignore anything from any ARP packet with a zero sender IP address. */
    if (sender_ip_address != 0)
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	2b00      	cmp	r3, #0
 8009722:	d03c      	beq.n	800979e <_nx_arp_packet_receive+0x3d6>
    {
        /* Calculate the hash index for the sender IP address.  */
        index =  (UINT)((sender_ip_address + (sender_ip_address >> 8)) & NX_ROUTE_TABLE_MASK);
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	0a1a      	lsrs	r2, r3, #8
 8009728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972a:	4413      	add	r3, r2
 800972c:	f003 031f 	and.w	r3, r3, #31
 8009730:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Pickup the first ARP entry.  */
        arp_ptr =  ip_ptr -> nx_ip_arp_table[index];
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009736:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	4413      	add	r3, r2
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Loop to look for an ARP match.  */
    while (arp_ptr)
 8009742:	e02c      	b.n	800979e <_nx_arp_packet_receive+0x3d6>
    {

        /* Check for an IP match.  */
        if (arp_ptr -> nx_arp_ip_address == sender_ip_address)
 8009744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009746:	6a1b      	ldr	r3, [r3, #32]
 8009748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800974a:	429a      	cmp	r2, r3
 800974c:	d117      	bne.n	800977e <_nx_arp_packet_receive+0x3b6>
                }
            }
#endif /* NX_ENABLE_ARP_MAC_CHANGE_NOTIFICATION */

            /* No need to update the static ARP entry. */
            if (arp_ptr -> nx_arp_route_static)
 800974e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d127      	bne.n	80097a6 <_nx_arp_packet_receive+0x3de>
            {
                break;
            }

            /* Save the physical address found in this ARP response.  */
            arp_ptr -> nx_arp_physical_address_msw =  sender_physical_msw;
 8009756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009758:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800975a:	625a      	str	r2, [r3, #36]	@ 0x24
            arp_ptr -> nx_arp_physical_address_lsw =  sender_physical_lsw;
 800975c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800975e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009760:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Set the update rate to the expiration rate since we now have an ARP
               response.  */
            arp_ptr -> nx_arp_entry_next_update =  NX_ARP_EXPIRATION_RATE;
 8009762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009764:	2200      	movs	r2, #0
 8009766:	605a      	str	r2, [r3, #4]

            /* Reset the retry counter for this ARP entry.  */
            arp_ptr -> nx_arp_retries =  0;
 8009768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800976a:	2200      	movs	r2, #0
 800976c:	609a      	str	r2, [r3, #8]

            /* Set the interface attached to this packet. */
            arp_ptr -> nx_arp_ip_interface = interface_ptr;
 800976e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009772:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Call queue send function to send the packet queued up.  */
            _nx_arp_queue_send(ip_ptr, arp_ptr);
 8009774:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 fa30 	bl	8009bdc <_nx_arp_queue_send>

            /* Yes, we found a match.  Get out of the loop!  */
            break;
 800977c:	e014      	b.n	80097a8 <_nx_arp_packet_receive+0x3e0>
        }

        /* Move to the next active ARP entry.  */
        arp_ptr =  arp_ptr -> nx_arp_active_next;
 800977e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Determine if we are at the end of the ARP list.  */
        if (arp_ptr == ip_ptr -> nx_ip_arp_table[index])
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009788:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4413      	add	r3, r2
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009794:	429a      	cmp	r2, r3
 8009796:	d102      	bne.n	800979e <_nx_arp_packet_receive+0x3d6>
        {

            /* Clear the ARP pointer.  */
            arp_ptr =  NX_NULL;
 8009798:	2300      	movs	r3, #0
 800979a:	647b      	str	r3, [r7, #68]	@ 0x44
            break;
 800979c:	e004      	b.n	80097a8 <_nx_arp_packet_receive+0x3e0>
    while (arp_ptr)
 800979e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1cf      	bne.n	8009744 <_nx_arp_packet_receive+0x37c>
 80097a4:	e000      	b.n	80097a8 <_nx_arp_packet_receive+0x3e0>
                break;
 80097a6:	bf00      	nop
        }
    }

    /* Determine if we have a packet to release. */
    if (consumed == NX_FALSE)
 80097a8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d102      	bne.n	80097b6 <_nx_arp_packet_receive+0x3ee>
    {
        _nx_packet_release(packet_ptr);
 80097b0:	6838      	ldr	r0, [r7, #0]
 80097b2:	f005 fcfd 	bl	800f1b0 <_nx_packet_release>
    }

#ifndef NX_DISABLE_ARP_AUTO_ENTRY

    /* Determine if anything was found.  Ignore ARP messages with a zero IP sender address.   */
    if ((arp_ptr == NX_NULL) && (sender_ip_address != 0))
 80097b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d134      	bne.n	8009826 <_nx_arp_packet_receive+0x45e>
 80097bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d031      	beq.n	8009826 <_nx_arp_packet_receive+0x45e>
    {

        /* Calculate the hash index for the sender IP address.  */
        index =  (UINT)((sender_ip_address + (sender_ip_address >> 8)) & NX_ARP_TABLE_MASK);
 80097c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c4:	0a1a      	lsrs	r2, r3, #8
 80097c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c8:	4413      	add	r3, r2
 80097ca:	f003 031f 	and.w	r3, r3, #31
 80097ce:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Allocate a new ARP entry in advance of the need to send to the IP
           address.  */
        if (((ip_ptr -> nx_ip_arp_allocate)(ip_ptr, &(ip_ptr -> nx_ip_arp_table[index]), NX_FALSE)) == NX_SUCCESS)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 3bf8 	ldr.w	r3, [r3, #3064]	@ 0xbf8
 80097d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80097d8:	f502 7236 	add.w	r2, r2, #728	@ 0x2d8
 80097dc:	0092      	lsls	r2, r2, #2
 80097de:	6879      	ldr	r1, [r7, #4]
 80097e0:	440a      	add	r2, r1
 80097e2:	1d11      	adds	r1, r2, #4
 80097e4:	2200      	movs	r2, #0
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	4798      	blx	r3
 80097ea:	4603      	mov	r3, r0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d11a      	bne.n	8009826 <_nx_arp_packet_receive+0x45e>
        {

            /* Setup a pointer to the new ARP entry.  */
            arp_ptr =  (ip_ptr -> nx_ip_arp_table[index]) -> nx_arp_active_previous;
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097f4:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	4413      	add	r3, r2
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Setup the IP address and clear the physical mapping.  */
            arp_ptr -> nx_arp_ip_address =            sender_ip_address;
 8009802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009806:	621a      	str	r2, [r3, #32]
            arp_ptr -> nx_arp_physical_address_msw =  sender_physical_msw;
 8009808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800980a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800980c:	625a      	str	r2, [r3, #36]	@ 0x24
            arp_ptr -> nx_arp_physical_address_lsw =  sender_physical_lsw;
 800980e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009810:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009812:	629a      	str	r2, [r3, #40]	@ 0x28
            arp_ptr -> nx_arp_entry_next_update =     NX_ARP_EXPIRATION_RATE;
 8009814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009816:	2200      	movs	r2, #0
 8009818:	605a      	str	r2, [r3, #4]
            arp_ptr -> nx_arp_retries =               0;
 800981a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800981c:	2200      	movs	r2, #0
 800981e:	609a      	str	r2, [r3, #8]
            arp_ptr -> nx_arp_ip_interface         =  interface_ptr;
 8009820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009822:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009824:	62da      	str	r2, [r3, #44]	@ 0x2c
        }
    }
#endif /* NX_DISABLE_ARP_AUTO_ENTRY */
}
 8009826:	3754      	adds	r7, #84	@ 0x54
 8009828:	46bd      	mov	sp, r7
 800982a:	bd90      	pop	{r4, r7, pc}
 800982c:	ffff0000 	.word	0xffff0000

08009830 <_nx_arp_packet_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_packet_send(NX_IP *ip_ptr, ULONG destination_ip, NX_INTERFACE *nx_interface)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b08e      	sub	sp, #56	@ 0x38
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
NX_PACKET   *request_ptr;
ULONG       *message_ptr;
NX_IP_DRIVER driver_request;

    /* nx_interface must not be NX_NULL. */
    NX_ASSERT(nx_interface != NX_NULL);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d104      	bne.n	800984c <_nx_arp_packet_send+0x1c>
 8009842:	f04f 30ff 	mov.w	r0, #4294967295
 8009846:	f00d fd13 	bl	8017270 <_tx_thread_sleep>
 800984a:	e7fa      	b.n	8009842 <_nx_arp_packet_send+0x12>
    if (_nx_packet_allocate(ip_ptr -> nx_ip_auxiliary_packet_pool, &request_ptr, (NX_PHYSICAL_HEADER + NX_ARP_MESSAGE_SIZE), NX_NO_WAIT))
    {
        if (ip_ptr -> nx_ip_auxiliary_packet_pool != ip_ptr -> nx_ip_default_packet_pool)
#endif /* NX_ENABLE_DUAL_PACKET_POOL */
        {
            if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool, &request_ptr, (NX_PHYSICAL_HEADER + NX_ARP_MESSAGE_SIZE), NX_NO_WAIT))
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 8009852:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8009856:	2300      	movs	r3, #0
 8009858:	222c      	movs	r2, #44	@ 0x2c
 800985a:	f005 f909 	bl	800ea70 <_nx_packet_allocate>
 800985e:	4603      	mov	r3, r0
 8009860:	2b00      	cmp	r3, #0
 8009862:	f040 8083 	bne.w	800996c <_nx_arp_packet_send+0x13c>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, request_ptr);

    /* Stamp the packet with the outgoing interface information. */
    /*lint -e{644} suppress variable might not be initialized, since "request_ptr" was initialized in _nx_packet_allocate. */
    request_ptr -> nx_packet_address.nx_packet_interface_ptr = nx_interface;
 8009866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	635a      	str	r2, [r3, #52]	@ 0x34

#ifndef NX_DISABLE_ARP_INFO
    /* Increment the ARP requests sent count.  */
    ip_ptr -> nx_ip_arp_requests_sent++;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f8d3 3570 	ldr.w	r3, [r3, #1392]	@ 0x570
 8009872:	1c5a      	adds	r2, r3, #1
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f8c3 2570 	str.w	r2, [r3, #1392]	@ 0x570
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_ARP_REQUEST_SEND, ip_ptr, destination_ip, request_ptr, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Build the ARP request packet.  */

    /* Setup the size of the ARP message.  */
    request_ptr -> nx_packet_length =  NX_ARP_MESSAGE_SIZE;
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	221c      	movs	r2, #28
 800987e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the prepend pointer.  */
    request_ptr -> nx_packet_prepend_ptr -= NX_ARP_MESSAGE_SIZE;
 8009880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009882:	689a      	ldr	r2, [r3, #8]
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009886:	3a1c      	subs	r2, #28
 8009888:	609a      	str	r2, [r3, #8]

    /* Setup the pointer to the message area.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    message_ptr =  (ULONG *)request_ptr -> nx_packet_prepend_ptr;
 800988a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Write the Hardware type into the message.  */
    *message_ptr =      (ULONG)(NX_ARP_HARDWARE_TYPE << 16) | (NX_ARP_PROTOCOL_TYPE);
 8009890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009892:	f44f 3284 	mov.w	r2, #67584	@ 0x10800
 8009896:	601a      	str	r2, [r3, #0]
    *(message_ptr + 1) =  (ULONG)(NX_ARP_HARDWARE_SIZE << 24) | (NX_ARP_PROTOCOL_SIZE << 16) |
 8009898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800989a:	3304      	adds	r3, #4
 800989c:	4a35      	ldr	r2, [pc, #212]	@ (8009974 <_nx_arp_packet_send+0x144>)
 800989e:	601a      	str	r2, [r3, #0]
        NX_ARP_OPTION_REQUEST;

    /*lint -e{613} suppress possible use of null pointer, since nx_interface must not be NULL.  */
    *(message_ptr + 2) =  (ULONG)(nx_interface -> nx_interface_physical_address_msw << 16) |
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	0419      	lsls	r1, r3, #16
        (nx_interface -> nx_interface_physical_address_lsw >> 16);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	0c1a      	lsrs	r2, r3, #16
    *(message_ptr + 2) =  (ULONG)(nx_interface -> nx_interface_physical_address_msw << 16) |
 80098ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ae:	3308      	adds	r3, #8
 80098b0:	430a      	orrs	r2, r1
 80098b2:	601a      	str	r2, [r3, #0]
    *(message_ptr + 3) =  (ULONG)(nx_interface -> nx_interface_physical_address_lsw << 16) |
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	0419      	lsls	r1, r3, #16
        (nx_interface -> nx_interface_ip_address >> 16);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	695b      	ldr	r3, [r3, #20]
 80098be:	0c1a      	lsrs	r2, r3, #16
    *(message_ptr + 3) =  (ULONG)(nx_interface -> nx_interface_physical_address_lsw << 16) |
 80098c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c2:	330c      	adds	r3, #12
 80098c4:	430a      	orrs	r2, r1
 80098c6:	601a      	str	r2, [r3, #0]
    *(message_ptr + 4) =  (ULONG)(nx_interface -> nx_interface_ip_address << 16);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	695a      	ldr	r2, [r3, #20]
 80098cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ce:	3310      	adds	r3, #16
 80098d0:	0412      	lsls	r2, r2, #16
 80098d2:	601a      	str	r2, [r3, #0]
    *(message_ptr + 5) =  (ULONG)0;
 80098d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098d6:	3314      	adds	r3, #20
 80098d8:	2200      	movs	r2, #0
 80098da:	601a      	str	r2, [r3, #0]
    *(message_ptr + 6) =  (ULONG)destination_ip;
 80098dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098de:	3318      	adds	r3, #24
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	601a      	str	r2, [r3, #0]

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the ARP message.  */
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr));
 80098e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	ba1a      	rev	r2, r3
 80098ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ec:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 1));
 80098ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f0:	3304      	adds	r3, #4
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f6:	3304      	adds	r3, #4
 80098f8:	ba12      	rev	r2, r2
 80098fa:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 2));
 80098fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098fe:	3308      	adds	r3, #8
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009904:	3308      	adds	r3, #8
 8009906:	ba12      	rev	r2, r2
 8009908:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 3));
 800990a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800990c:	330c      	adds	r3, #12
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009912:	330c      	adds	r3, #12
 8009914:	ba12      	rev	r2, r2
 8009916:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 4));
 8009918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991a:	3310      	adds	r3, #16
 800991c:	681a      	ldr	r2, [r3, #0]
 800991e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009920:	3310      	adds	r3, #16
 8009922:	ba12      	rev	r2, r2
 8009924:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 5));
 8009926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009928:	3314      	adds	r3, #20
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800992e:	3314      	adds	r3, #20
 8009930:	ba12      	rev	r2, r2
 8009932:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(*(message_ptr + 6));
 8009934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009936:	3318      	adds	r3, #24
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800993c:	3318      	adds	r3, #24
 800993e:	ba12      	rev	r2, r2
 8009940:	601a      	str	r2, [r3, #0]

    /* Set up the driver request. */
    driver_request.nx_ip_driver_ptr =                   ip_ptr;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	62bb      	str	r3, [r7, #40]	@ 0x28
    driver_request.nx_ip_driver_command =               NX_LINK_ARP_SEND;
 8009946:	2305      	movs	r3, #5
 8009948:	613b      	str	r3, [r7, #16]
    driver_request.nx_ip_driver_packet =                request_ptr;
 800994a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994c:	623b      	str	r3, [r7, #32]
    driver_request.nx_ip_driver_physical_address_msw =  0xFFFFUL;
 800994e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009952:	61bb      	str	r3, [r7, #24]
    driver_request.nx_ip_driver_physical_address_lsw =  0xFFFFFFFFUL;
 8009954:	f04f 33ff 	mov.w	r3, #4294967295
 8009958:	61fb      	str	r3, [r7, #28]
    driver_request.nx_ip_driver_interface            =  nx_interface;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, request_ptr);

    /* Send the ARP request to the driver.  */
    /*lint -e{613} suppress possible use of null pointer, since nx_interface must not be NULL.  */
    (nx_interface -> nx_interface_link_driver_entry)(&driver_request);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009962:	f107 0210 	add.w	r2, r7, #16
 8009966:	4610      	mov	r0, r2
 8009968:	4798      	blx	r3
 800996a:	e000      	b.n	800996e <_nx_arp_packet_send+0x13e>
                return;
 800996c:	bf00      	nop
}
 800996e:	3738      	adds	r7, #56	@ 0x38
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}
 8009974:	06040001 	.word	0x06040001

08009978 <_nx_arp_periodic_update>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_periodic_update(NX_IP *ip_ptr)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08a      	sub	sp, #40	@ 0x28
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
NX_PACKET *packet_ptr;
NX_PACKET *next_packet_ptr;


    /* Pickup pointer to ARP dynamic list.  */
    arp_entry =  ip_ptr -> nx_ip_arp_dynamic_list;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 8009986:	623b      	str	r3, [r7, #32]

    /* Loop through the active ARP entries to see if they need updating.  */
    for (i = 0; i < ip_ptr -> nx_ip_arp_dynamic_active_count; i++)
 8009988:	2300      	movs	r3, #0
 800998a:	627b      	str	r3, [r7, #36]	@ 0x24
 800998c:	e0b1      	b.n	8009af2 <_nx_arp_periodic_update+0x17a>
    {

        /* Check this ARP entry to see if it need updating.  */
        if (arp_entry -> nx_arp_entry_next_update)
 800998e:	6a3b      	ldr	r3, [r7, #32]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	f000 80a7 	beq.w	8009ae6 <_nx_arp_periodic_update+0x16e>
        {

            /* Decrement the next update field.  */
            arp_entry -> nx_arp_entry_next_update--;
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	1e5a      	subs	r2, r3, #1
 800999e:	6a3b      	ldr	r3, [r7, #32]
 80099a0:	605a      	str	r2, [r3, #4]

            /* Determine if an ARP expiration is present.  */
            if (!arp_entry -> nx_arp_entry_next_update)
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f040 809d 	bne.w	8009ae6 <_nx_arp_periodic_update+0x16e>
            {

                /* Yes, an ARP expiration is present.   */

                /* Determine if the retry counter has been exceeded.  */
                if (arp_entry -> nx_arp_retries == NX_ARP_MAXIMUM_RETRIES)
 80099ac:	6a3b      	ldr	r3, [r7, #32]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	2b12      	cmp	r3, #18
 80099b2:	f040 8088 	bne.w	8009ac6 <_nx_arp_periodic_update+0x14e>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80099b6:	f3ef 8310 	mrs	r3, PRIMASK
 80099ba:	613b      	str	r3, [r7, #16]
    return(posture);
 80099bc:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 80099be:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 80099c0:	b672      	cpsid	i
    return(int_posture);
 80099c2:	68fb      	ldr	r3, [r7, #12]

                    /* The number of retries has been exceeded. The entry is removed
                       from the active list and any queued packet is released.  */

                    /* Disable interrupts.  */
                    TX_DISABLE
 80099c4:	61bb      	str	r3, [r7, #24]

                    /* This ARP entry has expired, remove it from the active ARP list.  Check to make
                       sure it is still active.  */
                    if (arp_entry -> nx_arp_active_list_head)
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	69db      	ldr	r3, [r3, #28]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d028      	beq.n	8009a20 <_nx_arp_periodic_update+0xa8>
                    {

                        /* Determine if this is the only ARP entry on the list.  */
                        if (arp_entry == arp_entry -> nx_arp_active_next)
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	6a3a      	ldr	r2, [r7, #32]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d104      	bne.n	80099e2 <_nx_arp_periodic_update+0x6a>
                        {

                            /* Remove the entry from the list.  */
                            *(arp_entry -> nx_arp_active_list_head) =  NX_NULL;
 80099d8:	6a3b      	ldr	r3, [r7, #32]
 80099da:	69db      	ldr	r3, [r3, #28]
 80099dc:	2200      	movs	r2, #0
 80099de:	601a      	str	r2, [r3, #0]
 80099e0:	e014      	b.n	8009a0c <_nx_arp_periodic_update+0x94>
                        {

                            /* Remove the entry from a list of more than one entry.  */

                            /* Update the list head pointer.  */
                            if (*(arp_entry -> nx_arp_active_list_head) == arp_entry)
 80099e2:	6a3b      	ldr	r3, [r7, #32]
 80099e4:	69db      	ldr	r3, [r3, #28]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	6a3a      	ldr	r2, [r7, #32]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d104      	bne.n	80099f8 <_nx_arp_periodic_update+0x80>
                            {
                                *(arp_entry -> nx_arp_active_list_head) =  arp_entry -> nx_arp_active_next;
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	69db      	ldr	r3, [r3, #28]
 80099f2:	6a3a      	ldr	r2, [r7, #32]
 80099f4:	6952      	ldr	r2, [r2, #20]
 80099f6:	601a      	str	r2, [r3, #0]
                            }

                            /* Update the links of the adjacent ARP entries.  */
                            (arp_entry -> nx_arp_active_next) -> nx_arp_active_previous =
 80099f8:	6a3b      	ldr	r3, [r7, #32]
 80099fa:	695b      	ldr	r3, [r3, #20]
                                arp_entry -> nx_arp_active_previous;
 80099fc:	6a3a      	ldr	r2, [r7, #32]
 80099fe:	6992      	ldr	r2, [r2, #24]
                            (arp_entry -> nx_arp_active_next) -> nx_arp_active_previous =
 8009a00:	619a      	str	r2, [r3, #24]
                            (arp_entry -> nx_arp_active_previous) -> nx_arp_active_next =
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	699b      	ldr	r3, [r3, #24]
                                arp_entry -> nx_arp_active_next;
 8009a06:	6a3a      	ldr	r2, [r7, #32]
 8009a08:	6952      	ldr	r2, [r2, #20]
                            (arp_entry -> nx_arp_active_previous) -> nx_arp_active_next =
 8009a0a:	615a      	str	r2, [r3, #20]
                        }

                        /* Decrease the number of active ARP entries.  */
                        ip_ptr -> nx_ip_arp_dynamic_active_count--;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 8009a12:	1e5a      	subs	r2, r3, #1
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8c3 2bec 	str.w	r2, [r3, #3052]	@ 0xbec

                        /* Clear the active head pointer.  */
                        arp_entry -> nx_arp_active_list_head =  NX_NULL;
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	61da      	str	r2, [r3, #28]
                    }

                    /* Determine if this is the only ARP entry on the dynamic list.  */
                    if (arp_entry != arp_entry -> nx_arp_pool_next)
 8009a20:	6a3b      	ldr	r3, [r7, #32]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	6a3a      	ldr	r2, [r7, #32]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d02a      	beq.n	8009a80 <_nx_arp_periodic_update+0x108>
                        /* No. Place the ARP entry at the end of the dynamic ARP pool, which is where new
                           ARP requests are allocated from.  */

                        /* Remove the entry from a list of more than one entry.  */
                        /* Update the links of the adjacent ARP dynamic pool entries.  */
                        (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous =
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	68db      	ldr	r3, [r3, #12]
                            arp_entry -> nx_arp_pool_previous;
 8009a2e:	6a3a      	ldr	r2, [r7, #32]
 8009a30:	6912      	ldr	r2, [r2, #16]
                        (arp_entry -> nx_arp_pool_next) -> nx_arp_pool_previous =
 8009a32:	611a      	str	r2, [r3, #16]
                        (arp_entry -> nx_arp_pool_previous) -> nx_arp_pool_next =
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	691b      	ldr	r3, [r3, #16]
                            arp_entry -> nx_arp_pool_next;
 8009a38:	6a3a      	ldr	r2, [r7, #32]
 8009a3a:	68d2      	ldr	r2, [r2, #12]
                        (arp_entry -> nx_arp_pool_previous) -> nx_arp_pool_next =
 8009a3c:	60da      	str	r2, [r3, #12]

                        /* Update the list head pointer.  */
                        if (ip_ptr -> nx_ip_arp_dynamic_list == arp_entry)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 8009a44:	6a3a      	ldr	r2, [r7, #32]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d104      	bne.n	8009a54 <_nx_arp_periodic_update+0xdc>
                        {
                            ip_ptr -> nx_ip_arp_dynamic_list =  arp_entry -> nx_arp_pool_next;
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	68da      	ldr	r2, [r3, #12]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f8c3 2be8 	str.w	r2, [r3, #3048]	@ 0xbe8
                        }


                        /* Add ARP entry to the end of the list.  */
                        arp_entry -> nx_arp_pool_next =
                            ip_ptr -> nx_ip_arp_dynamic_list;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 2be8 	ldr.w	r2, [r3, #3048]	@ 0xbe8
                        arp_entry -> nx_arp_pool_next =
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	60da      	str	r2, [r3, #12]
                        arp_entry -> nx_arp_pool_previous =
                            (ip_ptr -> nx_ip_arp_dynamic_list) -> nx_arp_pool_previous;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 8009a64:	691a      	ldr	r2, [r3, #16]
                        arp_entry -> nx_arp_pool_previous =
 8009a66:	6a3b      	ldr	r3, [r7, #32]
 8009a68:	611a      	str	r2, [r3, #16]
                        ((ip_ptr -> nx_ip_arp_dynamic_list) -> nx_arp_pool_previous) -> nx_arp_pool_next =
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	6a3a      	ldr	r2, [r7, #32]
 8009a74:	60da      	str	r2, [r3, #12]
                            arp_entry;
                        (ip_ptr -> nx_ip_arp_dynamic_list) -> nx_arp_pool_previous =   arp_entry;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 3be8 	ldr.w	r3, [r3, #3048]	@ 0xbe8
 8009a7c:	6a3a      	ldr	r2, [r7, #32]
 8009a7e:	611a      	str	r2, [r3, #16]
                    }

                    /* Pickup the queued packets head pointer.  */
                    next_packet_ptr =  arp_entry -> nx_arp_packets_waiting;
 8009a80:	6a3b      	ldr	r3, [r7, #32]
 8009a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a84:	61fb      	str	r3, [r7, #28]

                    /* Clear the queued packets head pointer.  */
                    arp_entry -> nx_arp_packets_waiting =  NX_NULL;
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	f383 8810 	msr	PRIMASK, r3
}
 8009a96:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Loop to remove all queued packets.  */
                    while (next_packet_ptr)
 8009a98:	e011      	b.n	8009abe <_nx_arp_periodic_update+0x146>
                    {

                        /* Pickup the packet pointer at the head of the queue.  */
                        packet_ptr =  next_packet_ptr;
 8009a9a:	69fb      	ldr	r3, [r7, #28]
 8009a9c:	617b      	str	r3, [r7, #20]

                        /* Move to the next packet in the queue.  */
                        next_packet_ptr =  next_packet_ptr -> nx_packet_queue_next;
 8009a9e:	69fb      	ldr	r3, [r7, #28]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	61fb      	str	r3, [r7, #28]

                        /* Clear the next packet queue pointer.  */
                        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	61da      	str	r2, [r3, #28]

#ifndef NX_DISABLE_IP_INFO

                        /* Increment the IP send packets dropped count.  */
                        ip_ptr -> nx_ip_send_packets_dropped++;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 8009ab0:	1c5a      	adds	r2, r3, #1
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
#endif

                        /* Release the packet that was queued for the expired ARP entry.  */
                        _nx_packet_transmit_release(packet_ptr);
 8009ab8:	6978      	ldr	r0, [r7, #20]
 8009aba:	f005 fc33 	bl	800f324 <_nx_packet_transmit_release>
                    while (next_packet_ptr)
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1ea      	bne.n	8009a9a <_nx_arp_periodic_update+0x122>
 8009ac4:	e00f      	b.n	8009ae6 <_nx_arp_periodic_update+0x16e>
                {

                    /* We haven't yet had a response to this ARP request so send it again!  */

                    /* Increment the ARP retry counter.  */
                    arp_entry -> nx_arp_retries++;
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	6a3b      	ldr	r3, [r7, #32]
 8009ace:	609a      	str	r2, [r3, #8]

                    /* Setup the ARP update rate to the maximum value again.  */
                    arp_entry -> nx_arp_entry_next_update =  NX_ARP_UPDATE_RATE;
 8009ad0:	6a3b      	ldr	r3, [r7, #32]
 8009ad2:	220a      	movs	r2, #10
 8009ad4:	605a      	str	r2, [r3, #4]

                    /* Send the ARP request out.  */
                    _nx_arp_packet_send(ip_ptr, arp_entry -> nx_arp_ip_address, arp_entry -> nx_arp_ip_interface);
 8009ad6:	6a3b      	ldr	r3, [r7, #32]
 8009ad8:	6a19      	ldr	r1, [r3, #32]
 8009ada:	6a3b      	ldr	r3, [r7, #32]
 8009adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ade:	461a      	mov	r2, r3
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f7ff fea5 	bl	8009830 <_nx_arp_packet_send>
                }
            }
        }

        /* Move to the next ARP entry.  */
        arp_entry =  arp_entry -> nx_arp_pool_next;
 8009ae6:	6a3b      	ldr	r3, [r7, #32]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	623b      	str	r3, [r7, #32]
    for (i = 0; i < ip_ptr -> nx_ip_arp_dynamic_active_count; i++)
 8009aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aee:	3301      	adds	r3, #1
 8009af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 3bec 	ldr.w	r3, [r3, #3052]	@ 0xbec
 8009af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009afa:	429a      	cmp	r2, r3
 8009afc:	f4ff af47 	bcc.w	800998e <_nx_arp_periodic_update+0x16>
    }


    /* Reduce the defend timeout of interfaces.  */
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 8009b00:	2300      	movs	r3, #0
 8009b02:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b04:	e02f      	b.n	8009b66 <_nx_arp_periodic_update+0x1ee>
    {
        if (ip_ptr -> nx_ip_interface[i].nx_interface_valid == NX_FALSE)
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	214c      	movs	r1, #76	@ 0x4c
 8009b0c:	fb01 f303 	mul.w	r3, r1, r3
 8009b10:	4413      	add	r3, r2
 8009b12:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d01e      	beq.n	8009b5a <_nx_arp_periodic_update+0x1e2>
        {
            continue;
        }

        if (ip_ptr -> nx_ip_interface[i].nx_interface_arp_defend_timeout == 0)
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b20:	214c      	movs	r1, #76	@ 0x4c
 8009b22:	fb01 f303 	mul.w	r3, r1, r3
 8009b26:	4413      	add	r3, r2
 8009b28:	f603 4374 	addw	r3, r3, #3188	@ 0xc74
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d015      	beq.n	8009b5e <_nx_arp_periodic_update+0x1e6>
        {
            continue;
        }

        ip_ptr -> nx_ip_interface[i].nx_interface_arp_defend_timeout--;
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b36:	214c      	movs	r1, #76	@ 0x4c
 8009b38:	fb01 f303 	mul.w	r3, r1, r3
 8009b3c:	4413      	add	r3, r2
 8009b3e:	f603 4374 	addw	r3, r3, #3188	@ 0xc74
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	1e5a      	subs	r2, r3, #1
 8009b46:	6879      	ldr	r1, [r7, #4]
 8009b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4a:	204c      	movs	r0, #76	@ 0x4c
 8009b4c:	fb00 f303 	mul.w	r3, r0, r3
 8009b50:	440b      	add	r3, r1
 8009b52:	f603 4374 	addw	r3, r3, #3188	@ 0xc74
 8009b56:	601a      	str	r2, [r3, #0]
 8009b58:	e002      	b.n	8009b60 <_nx_arp_periodic_update+0x1e8>
            continue;
 8009b5a:	bf00      	nop
 8009b5c:	e000      	b.n	8009b60 <_nx_arp_periodic_update+0x1e8>
            continue;
 8009b5e:	bf00      	nop
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	3301      	adds	r3, #1
 8009b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d0cc      	beq.n	8009b06 <_nx_arp_periodic_update+0x18e>
    }
}
 8009b6c:	bf00      	nop
 8009b6e:	bf00      	nop
 8009b70:	3728      	adds	r7, #40	@ 0x28
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <_nx_arp_queue_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_queue_process(NX_IP *ip_ptr)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b088      	sub	sp, #32
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]

NX_PACKET *packet_ptr;


    /* Loop to process all ARP deferred packet requests.  */
    while (ip_ptr -> nx_ip_arp_deferred_received_packet_head)
 8009b7e:	e023      	b.n	8009bc8 <_nx_arp_queue_process+0x52>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009b80:	f3ef 8310 	mrs	r3, PRIMASK
 8009b84:	617b      	str	r3, [r7, #20]
    return(posture);
 8009b86:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009b88:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009b8a:	b672      	cpsid	i
    return(int_posture);
 8009b8c:	693b      	ldr	r3, [r7, #16]
    {

        /* Remove the first packet and process it!  */

        /* Disable interrupts.  */
        TX_DISABLE
 8009b8e:	61fb      	str	r3, [r7, #28]

        /* Pickup the first packet.  */
        packet_ptr =  ip_ptr -> nx_ip_arp_deferred_received_packet_head;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 3bf0 	ldr.w	r3, [r3, #3056]	@ 0xbf0
 8009b96:	61bb      	str	r3, [r7, #24]

        /* Move the head pointer to the next packet.  */
        ip_ptr -> nx_ip_arp_deferred_received_packet_head =  packet_ptr -> nx_packet_queue_next;
 8009b98:	69bb      	ldr	r3, [r7, #24]
 8009b9a:	69da      	ldr	r2, [r3, #28]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f8c3 2bf0 	str.w	r2, [r3, #3056]	@ 0xbf0

        /* Check for end of ARP deferred processing queue.  */
        if (ip_ptr -> nx_ip_arp_deferred_received_packet_head == NX_NULL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8d3 3bf0 	ldr.w	r3, [r3, #3056]	@ 0xbf0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d103      	bne.n	8009bb4 <_nx_arp_queue_process+0x3e>
        {

            /* Yes, the ARP deferred queue is empty.  Set the tail pointer to NULL.  */
            ip_ptr -> nx_ip_arp_deferred_received_packet_tail =  NX_NULL;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f8c3 2bf4 	str.w	r2, [r3, #3060]	@ 0xbf4
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f383 8810 	msr	PRIMASK, r3
}
 8009bbe:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual ARP packet receive function.  */
        _nx_arp_packet_receive(ip_ptr, packet_ptr);
 8009bc0:	69b9      	ldr	r1, [r7, #24]
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f7ff fc00 	bl	80093c8 <_nx_arp_packet_receive>
    while (ip_ptr -> nx_ip_arp_deferred_received_packet_head)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 3bf0 	ldr.w	r3, [r3, #3056]	@ 0xbf0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1d6      	bne.n	8009b80 <_nx_arp_queue_process+0xa>
    }
}
 8009bd2:	bf00      	nop
 8009bd4:	bf00      	nop
 8009bd6:	3720      	adds	r7, #32
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <_nx_arp_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_arp_queue_send(NX_IP *ip_ptr, NX_ARP *arp_ptr)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b090      	sub	sp, #64	@ 0x40
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
NX_PACKET   *queued_list_head;
NX_PACKET   *packet_ptr;
NX_IP_DRIVER driver_request;

    /* Initialize the queued list head to NULL.  */
    queued_list_head =  NX_NULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009bea:	f3ef 8310 	mrs	r3, PRIMASK
 8009bee:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 8009bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 8009bf4:	b672      	cpsid	i
    return(int_posture);
 8009bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Determine if this ARP entry has a packet queued up for sending.  */

    /* Disable interrupts before checking.  */
    TX_DISABLE
 8009bf8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Look at the ARP packet queue pointer.  */
    if (arp_ptr -> nx_arp_packets_waiting)
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d005      	beq.n	8009c0e <_nx_arp_queue_send+0x32>
    {

        /* Pickup the packet pointer and clear the ARP queue pointer.  */
        queued_list_head =  arp_ptr -> nx_arp_packets_waiting;
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        arp_ptr -> nx_arp_packets_waiting =  NX_NULL;
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c10:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c14:	f383 8810 	msr	PRIMASK, r3
}
 8009c18:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Are there any packets queued to send?  */
    while (queued_list_head)
 8009c1a:	e052      	b.n	8009cc2 <_nx_arp_queue_send+0xe6>
    {

        /* Pickup the first entry on the list.  */
        packet_ptr =  queued_list_head;
 8009c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c1e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Move to the next entry on the ARP packet queue.  */
        queued_list_head =  queued_list_head -> nx_packet_queue_next;
 8009c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c22:	69db      	ldr	r3, [r3, #28]
 8009c24:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the packet's queue next pointer.  */
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8009c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c28:	2200      	movs	r2, #0
 8009c2a:	61da      	str	r2, [r3, #28]

        packet_ptr -> nx_packet_address.nx_packet_interface_ptr = arp_ptr -> nx_arp_ip_interface;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c32:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Build the driver request packet.  */
        driver_request.nx_ip_driver_physical_address_msw =  arp_ptr -> nx_arp_physical_address_msw;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c38:	613b      	str	r3, [r7, #16]
        driver_request.nx_ip_driver_physical_address_lsw =  arp_ptr -> nx_arp_physical_address_lsw;
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3e:	617b      	str	r3, [r7, #20]
        driver_request.nx_ip_driver_ptr                  =  ip_ptr;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	623b      	str	r3, [r7, #32]
        driver_request.nx_ip_driver_command              =  NX_LINK_PACKET_SEND;
 8009c44:	2300      	movs	r3, #0
 8009c46:	60bb      	str	r3, [r7, #8]
        driver_request.nx_ip_driver_packet               =  packet_ptr;
 8009c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c4a:	61bb      	str	r3, [r7, #24]
        driver_request.nx_ip_driver_interface            =  packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 8009c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c50:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Determine if fragmentation is needed.  */
        if (packet_ptr -> nx_packet_length > packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_mtu_size)
 8009c52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	d917      	bls.n	8009c90 <_nx_arp_queue_send+0xb4>
        {

#ifndef NX_DISABLE_FRAGMENTATION
            /* Fragmentation is needed, call the fragment routine if available. */
            if (ip_ptr -> nx_ip_fragment_processing)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 379c 	ldr.w	r3, [r3, #1948]	@ 0x79c
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d007      	beq.n	8009c7a <_nx_arp_queue_send+0x9e>
            {

                /* Call the IP fragment processing routine.  */
                (ip_ptr -> nx_ip_fragment_processing)(&driver_request);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f8d3 379c 	ldr.w	r3, [r3, #1948]	@ 0x79c
 8009c70:	f107 0208 	add.w	r2, r7, #8
 8009c74:	4610      	mov	r0, r2
 8009c76:	4798      	blx	r3
 8009c78:	e023      	b.n	8009cc2 <_nx_arp_queue_send+0xe6>
#endif /* NX_DISABLE_FRAGMENTATION */

#ifndef NX_DISABLE_IP_INFO

                /* Increment the IP send packets dropped count.  */
                ip_ptr -> nx_ip_send_packets_dropped++;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 8009c80:	1c5a      	adds	r2, r3, #1
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
#endif

                /* Just release the packet.  */
                _nx_packet_transmit_release(packet_ptr);
 8009c88:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009c8a:	f005 fb4b 	bl	800f324 <_nx_packet_transmit_release>
 8009c8e:	e018      	b.n	8009cc2 <_nx_arp_queue_send+0xe6>
        {

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP packet sent count.  */
            ip_ptr -> nx_ip_total_packets_sent++;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 8009c96:	1c5a      	adds	r2, r3, #1
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

            /* Increment the IP bytes sent count.  */
            ip_ptr -> nx_ip_total_bytes_sent +=  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV4_HEADER);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 8009ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca8:	4413      	add	r3, r2
 8009caa:	f1a3 0214 	sub.w	r2, r3, #20
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_IO_DRIVER_PACKET_SEND, ip_ptr, packet_ptr, packet_ptr -> nx_packet_length, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Send the queued IP packet out on the network via the attached driver.  */
            (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_link_driver_entry)(&driver_request);
 8009cb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cba:	f107 0208 	add.w	r2, r7, #8
 8009cbe:	4610      	mov	r0, r2
 8009cc0:	4798      	blx	r3
    while (queued_list_head)
 8009cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d1a9      	bne.n	8009c1c <_nx_arp_queue_send+0x40>
        }
    }
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	3740      	adds	r7, #64	@ 0x40
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
	...

08009cd4 <_nx_icmp_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmp_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b088      	sub	sp, #32
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
NX_IP *ip_ptr;

    NX_CLEANUP_EXTENSION

    /* Setup pointer to IP control block.  */
    ip_ptr =  (NX_IP *)thread_ptr -> tx_thread_suspend_control_block;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ce2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ce8:	617b      	str	r3, [r7, #20]
    return(posture);
 8009cea:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009cec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009cee:	b672      	cpsid	i
    return(int_posture);
 8009cf0:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts to remove the suspended thread from the packet pool.  */
    TX_DISABLE
 8009cf2:	61bb      	str	r3, [r7, #24]

    /* Determine if the cleanup is still required.  */
    if ((thread_ptr -> tx_thread_suspend_cleanup) && (ip_ptr) &&
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d04e      	beq.n	8009d9a <_nx_icmp_cleanup+0xc6>
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d04b      	beq.n	8009d9a <_nx_icmp_cleanup+0xc6>
        (ip_ptr -> nx_ip_id == NX_IP_ID))
 8009d02:	69fb      	ldr	r3, [r7, #28]
 8009d04:	681b      	ldr	r3, [r3, #0]
    if ((thread_ptr -> tx_thread_suspend_cleanup) && (ip_ptr) &&
 8009d06:	4a29      	ldr	r2, [pc, #164]	@ (8009dac <_nx_icmp_cleanup+0xd8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d146      	bne.n	8009d9a <_nx_icmp_cleanup+0xc6>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d104      	bne.n	8009d26 <_nx_icmp_cleanup+0x52>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            ip_ptr -> nx_ip_icmp_ping_suspension_list =  TX_NULL;
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f8c3 288c 	str.w	r2, [r3, #2188]	@ 0x88c
 8009d24:	e014      	b.n	8009d50 <_nx_icmp_cleanup+0x7c>
        {

            /* At least one more thread is on the same suspension list.  */

            /* Update the list head pointer.  */
            if (ip_ptr -> nx_ip_icmp_ping_suspension_list == thread_ptr)
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d104      	bne.n	8009d3c <_nx_icmp_cleanup+0x68>
            {
                ip_ptr -> nx_ip_icmp_ping_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	f8c3 288c 	str.w	r2, [r3, #2188]	@ 0x88c
            }

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8009d44:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8009d4e:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        ip_ptr -> nx_ip_icmp_ping_suspended_count--;
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	f8d3 3890 	ldr.w	r3, [r3, #2192]	@ 0x890
 8009d56:	1e5a      	subs	r2, r3, #1
 8009d58:	69fb      	ldr	r3, [r7, #28]
 8009d5a:	f8c3 2890 	str.w	r2, [r3, #2192]	@ 0x890

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d62:	2b0c      	cmp	r3, #12
 8009d64:	d119      	bne.n	8009d9a <_nx_icmp_cleanup+0xc6>

            /* Thread still suspended on the IP ping message.  Setup return error status and
               resume the thread.  */

            /* Setup return status.  */
            thread_ptr -> tx_thread_suspend_status =  NX_NO_RESPONSE;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2229      	movs	r2, #41	@ 0x29
 8009d6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

#ifndef NX_DISABLE_ICMP_INFO
            /* Increment the ICMP timeout count.  */
            ip_ptr -> nx_ip_ping_timeouts++;
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	f8d3 35fc 	ldr.w	r3, [r3, #1532]	@ 0x5fc
 8009d74:	1c5a      	adds	r2, r3, #1
 8009d76:	69fb      	ldr	r3, [r7, #28]
 8009d78:	f8c3 25fc 	str.w	r2, [r3, #1532]	@ 0x5fc
#endif

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8009d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8009db0 <_nx_icmp_cleanup+0xdc>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	3301      	adds	r3, #1
 8009d82:	4a0b      	ldr	r2, [pc, #44]	@ (8009db0 <_nx_icmp_cleanup+0xdc>)
 8009d84:	6013      	str	r3, [r2, #0]
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f383 8810 	msr	PRIMASK, r3
}
 8009d90:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f00d fb26 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 8009d98:	e005      	b.n	8009da6 <_nx_icmp_cleanup+0xd2>
 8009d9a:	69bb      	ldr	r3, [r7, #24]
 8009d9c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	f383 8810 	msr	PRIMASK, r3
}
 8009da4:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8009da6:	3720      	adds	r7, #32
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	49502020 	.word	0x49502020
 8009db0:	24000938 	.word	0x24000938

08009db4 <_nx_icmp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_icmp_enable(NX_IP *ip_ptr)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
#ifndef NX_DISABLE_IPV4
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_ICMP_ENABLE, ip_ptr, 0, 0, 0, NX_TRACE_ICMP_EVENTS, 0, 0);

    /* Setup the ICMP packet queue processing routine.  */
    ip_ptr -> nx_ip_icmp_queue_process =  _nx_icmp_queue_process;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a09      	ldr	r2, [pc, #36]	@ (8009de4 <_nx_icmp_enable+0x30>)
 8009dc0:	f8c3 2870 	str.w	r2, [r3, #2160]	@ 0x870

    /* Setup the ICMP packet receiving routine, thereby enabling ICMP traffic.  */
    ip_ptr -> nx_ip_icmp_packet_receive =  _nx_icmp_packet_receive;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a08      	ldr	r2, [pc, #32]	@ (8009de8 <_nx_icmp_enable+0x34>)
 8009dc8:	f8c3 286c 	str.w	r2, [r3, #2156]	@ 0x86c

    /* Setup the ICMPv4 packet process routine */
    ip_ptr -> nx_ip_icmpv4_packet_process = _nx_icmpv4_packet_process;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a07      	ldr	r2, [pc, #28]	@ (8009dec <_nx_icmp_enable+0x38>)
 8009dd0:	f8c3 2874 	str.w	r2, [r3, #2164]	@ 0x874

    /* Return a successful status!  */
    return(NX_SUCCESS);
 8009dd4:	2300      	movs	r3, #0
#else /* NX_DISABLE_IPV4  */
    NX_PARAMETER_NOT_USED(ip_ptr);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	0800a1ab 	.word	0x0800a1ab
 8009de8:	0800a091 	.word	0x0800a091
 8009dec:	0800a209 	.word	0x0800a209

08009df0 <_nx_icmp_interface_ping>:
/**************************************************************************/
UINT  _nx_icmp_interface_ping(NX_IP *ip_ptr, ULONG ip_address,
                              NX_INTERFACE *interface_ptr, ULONG next_hop_address,
                              CHAR *data_ptr, ULONG data_size,
                              NX_PACKET **response_ptr, ULONG wait_option)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b096      	sub	sp, #88	@ 0x58
 8009df4:	af04      	add	r7, sp, #16
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	607a      	str	r2, [r7, #4]
 8009dfc:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_ICMP_PING, ip_ptr, ip_address, data_ptr, data_size, NX_TRACE_ICMP_EVENTS, 0, 0);

    /* Clear the destination pointer.  */
    *response_ptr =  NX_NULL;
 8009dfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e00:	2200      	movs	r2, #0
 8009e02:	601a      	str	r2, [r3, #0]
    data_offset = 0;
 8009e04:	2300      	movs	r3, #0
 8009e06:	647b      	str	r3, [r7, #68]	@ 0x44

#endif /* NX_IPSEC_ENABLE */

    /* Allocate a packet to place the ICMP echo request message in.  */
    /*lint -e{845} suppress argument to operator '+' is certain to be 0, since "data_offset" can be non-zero when NX_IPSEC_ENABLE is defined. */
    status =  _nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool, &request_ptr,
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 8009e0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e10:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8009e14:	f107 0110 	add.w	r1, r7, #16
 8009e18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e1a:	f004 fe29 	bl	800ea70 <_nx_packet_allocate>
 8009e1e:	6438      	str	r0, [r7, #64]	@ 0x40
                                  (ULONG)(NX_IPv4_ICMP_PACKET + data_offset + NX_ICMP_HEADER_SIZE), wait_option);
    if (status)
 8009e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d001      	beq.n	8009e2a <_nx_icmp_interface_ping+0x3a>
    {

        /* Error getting packet, so just get out!  */
        return(status);
 8009e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e28:	e10a      	b.n	800a040 <_nx_icmp_interface_ping+0x250>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, request_ptr);

    /* Copy the data into the packet payload area.  */
    /*lint -e{644} suppress variable might not be initialized, since "request_ptr" was initialized in _nx_packet_allocate. */
    status = _nx_packet_data_append(request_ptr, (VOID *)data_ptr, data_size, ip_ptr -> nx_ip_default_packet_pool, wait_option);
 8009e2a:	6938      	ldr	r0, [r7, #16]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f8d3 263c 	ldr.w	r2, [r3, #1596]	@ 0x63c
 8009e32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	4613      	mov	r3, r2
 8009e38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009e3c:	f004 ff76 	bl	800ed2c <_nx_packet_data_append>
 8009e40:	6438      	str	r0, [r7, #64]	@ 0x40

    /* Check return status. */
    if (status)
 8009e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d005      	beq.n	8009e54 <_nx_icmp_interface_ping+0x64>
    {

        /* Release the packet.  */
        _nx_packet_release(request_ptr);
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f005 f9b0 	bl	800f1b0 <_nx_packet_release>

        /* Error, the data area is too big for the default packet payload.  */
        return(status);
 8009e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e52:	e0f5      	b.n	800a040 <_nx_icmp_interface_ping+0x250>
    }

    /* Store outgoing interface. */
    request_ptr -> nx_packet_address.nx_packet_interface_ptr = interface_ptr;
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	635a      	str	r2, [r3, #52]	@ 0x34
    request_ptr -> nx_packet_ipsec_sa_ptr = sa;
#endif /* NX_IPSEC_ENABLE */

#ifndef NX_DISABLE_ICMP_INFO
    /* Increment the ICMP ping count.  */
    ip_ptr -> nx_ip_pings_sent++;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f8d3 35f8 	ldr.w	r3, [r3, #1528]	@ 0x5f8
 8009e60:	1c5a      	adds	r2, r3, #1
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	f8c3 25f8 	str.w	r2, [r3, #1528]	@ 0x5f8
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_ICMP_SEND, ip_ptr, ip_address, request_ptr, (((ULONG)NX_ICMP_ECHO_REQUEST_TYPE) << 24), NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Calculate the ICMP echo request message size and store it in the
       packet header.  */
    request_ptr -> nx_packet_length += (ULONG)NX_ICMP_HEADER_SIZE;
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	3208      	adds	r2, #8
 8009e70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Adjust the nx_packet_prepend_ptr for ICMP header. */
    request_ptr -> nx_packet_prepend_ptr -= NX_ICMP_HEADER_SIZE;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	689a      	ldr	r2, [r3, #8]
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	3a08      	subs	r2, #8
 8009e7a:	609a      	str	r2, [r3, #8]

    /* Build the ICMP request packet.  */

    /* Setup the pointer to the message area.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    header_ptr =  (NX_ICMP_HEADER *)request_ptr -> nx_packet_prepend_ptr;
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Write the ICMP type into the message.  Use the lower 16-bits of the IP address for
       the ICMP identifier.  */
    header_ptr -> nx_icmp_header_word_0 =  (ULONG)(NX_ICMP_ECHO_REQUEST_TYPE << 24);
 8009e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e84:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8009e88:	601a      	str	r2, [r3, #0]
    sequence =                             (ip_ptr -> nx_ip_icmp_sequence++ & NX_LOWER_16_MASK);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f8d3 3868 	ldr.w	r3, [r3, #2152]	@ 0x868
 8009e90:	1c59      	adds	r1, r3, #1
 8009e92:	68fa      	ldr	r2, [r7, #12]
 8009e94:	f8c2 1868 	str.w	r1, [r2, #2152]	@ 0x868
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
    header_ptr -> nx_icmp_header_word_1 =  (ULONG)(request_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address << 16) | sequence;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ea0:	695b      	ldr	r3, [r3, #20]
 8009ea2:	041a      	lsls	r2, r3, #16
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea6:	431a      	orrs	r2, r3
 8009ea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eaa:	605a      	str	r2, [r3, #4]

    /* If NX_LITTLE_ENDIAN is defined, the headers need to be swapped to match
       that of the data area.  */
    NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_icmp_header_word_0);
 8009eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	ba1a      	rev	r2, r3
 8009eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb4:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_icmp_header_word_1);
 8009eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	ba1a      	rev	r2, r3
 8009ebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ebe:	605a      	str	r2, [r3, #4]
    if (compute_checksum)
#endif /* defined(NX_DISABLE_ICMPV4_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {

        /* Compute the checksum of the ICMP packet.  */
        checksum = _nx_ip_checksum_compute(request_ptr, NX_IP_ICMP,
 8009ec0:	6938      	ldr	r0, [r7, #16]
                                           (UINT)request_ptr -> nx_packet_length,
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        checksum = _nx_ip_checksum_compute(request_ptr, NX_IP_ICMP,
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	9300      	str	r3, [sp, #0]
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8009ed0:	f001 f995 	bl	800b1fe <_nx_ip_checksum_compute>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	637b      	str	r3, [r7, #52]	@ 0x34
                                              src/dest addresses */
                                           NX_NULL, NX_NULL);

        /* If NX_LITTLE_ENDIAN is defined, the headers need to be swapped back so
           we can place the checksum in the ICMP header.  */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_icmp_header_word_0);
 8009ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	ba1a      	rev	r2, r3
 8009ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee0:	601a      	str	r2, [r3, #0]

        /* Place the checksum into the first header word.  */
        header_ptr -> nx_icmp_header_word_0 =  header_ptr -> nx_icmp_header_word_0 | (~checksum & NX_LOWER_16_MASK);
 8009ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee8:	43db      	mvns	r3, r3
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	431a      	orrs	r2, r3
 8009eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef0:	601a      	str	r2, [r3, #0]

        /* If NX_LITTLE_ENDIAN is defined, the first header word needs to be swapped
           back.  */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_icmp_header_word_0);
 8009ef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	ba1a      	rev	r2, r3
 8009ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009efa:	601a      	str	r2, [r3, #0]
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Obtain the IP internal mutex to prevent against possible suspension later in the
       call to IP packet send.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8009f02:	f04f 31ff 	mov.w	r1, #4294967295
 8009f06:	4618      	mov	r0, r3
 8009f08:	f00c fb04 	bl	8016514 <_tx_mutex_get>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8009f10:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8009f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8009f14:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8009f16:	b672      	cpsid	i
    return(int_posture);
 8009f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts.  */
    TX_DISABLE
 8009f1a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8009f1c:	4b4a      	ldr	r3, [pc, #296]	@ (800a048 <_nx_icmp_interface_ping+0x258>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3301      	adds	r3, #1
 8009f22:	4a49      	ldr	r2, [pc, #292]	@ (800a048 <_nx_icmp_interface_ping+0x258>)
 8009f24:	6013      	str	r3, [r2, #0]

    /* Pickup thread pointer.  */
    thread_ptr =  _tx_thread_current_ptr;
 8009f26:	4b49      	ldr	r3, [pc, #292]	@ (800a04c <_nx_icmp_interface_ping+0x25c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the request specifies suspension.  */
    if (wait_option)
 8009f2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d045      	beq.n	8009fbe <_nx_icmp_interface_ping+0x1ce>
    {

        /* Prepare for suspension of this thread.  */

        /* Setup cleanup routine pointer.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_icmp_cleanup;
 8009f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f34:	4a46      	ldr	r2, [pc, #280]	@ (800a050 <_nx_icmp_interface_ping+0x260>)
 8009f36:	669a      	str	r2, [r3, #104]	@ 0x68

        thread_ptr -> tx_thread_suspend_status =   NX_NO_RESPONSE;
 8009f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f3a:	2229      	movs	r2, #41	@ 0x29
 8009f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Setup cleanup information, i.e. this pool control
           block.  */
        thread_ptr -> tx_thread_suspend_control_block =  (void *)ip_ptr;
 8009f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Save the return packet pointer address as well.  */
        thread_ptr -> tx_thread_additional_suspend_info =  (void *)response_ptr;
 8009f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009f4a:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Save the sequence number so this can be matched up with an ICMP
           response later.  */
        thread_ptr -> tx_thread_suspend_info =  sequence;
 8009f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f50:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Setup suspension list.  */
        if (ip_ptr -> nx_ip_icmp_ping_suspension_list)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d016      	beq.n	8009f8a <_nx_icmp_interface_ping+0x19a>
        {

            /* This list is not NULL, add current thread to the end. */
            thread_ptr -> tx_thread_suspended_next =
                ip_ptr -> nx_ip_icmp_ping_suspension_list;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f8d3 288c 	ldr.w	r2, [r3, #2188]	@ 0x88c
            thread_ptr -> tx_thread_suspended_next =
 8009f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f64:	671a      	str	r2, [r3, #112]	@ 0x70
            thread_ptr -> tx_thread_suspended_previous =
                (ip_ptr -> nx_ip_icmp_ping_suspension_list) -> tx_thread_suspended_previous;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 8009f6c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
            thread_ptr -> tx_thread_suspended_previous =
 8009f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f70:	675a      	str	r2, [r3, #116]	@ 0x74
            ((ip_ptr -> nx_ip_icmp_ping_suspension_list) -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 8009f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f7c:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr;
            (ip_ptr -> nx_ip_icmp_ping_suspension_list) -> tx_thread_suspended_previous =   thread_ptr;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 8009f84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f86:	675a      	str	r2, [r3, #116]	@ 0x74
 8009f88:	e009      	b.n	8009f9e <_nx_icmp_interface_ping+0x1ae>
        else
        {

            /* No other threads are suspended.  Setup the head pointer and
               just setup this threads pointers to itself.  */
            ip_ptr -> nx_ip_icmp_ping_suspension_list =    thread_ptr;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f8e:	f8c3 288c 	str.w	r2, [r3, #2188]	@ 0x88c
            thread_ptr -> tx_thread_suspended_next =       thread_ptr;
 8009f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f96:	671a      	str	r2, [r3, #112]	@ 0x70
            thread_ptr -> tx_thread_suspended_previous =   thread_ptr;
 8009f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f9c:	675a      	str	r2, [r3, #116]	@ 0x74
        }

        /* Increment the suspended thread count.  */
        ip_ptr -> nx_ip_icmp_ping_suspended_count++;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f8d3 3890 	ldr.w	r3, [r3, #2192]	@ 0x890
 8009fa4:	1c5a      	adds	r2, r3, #1
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f8c3 2890 	str.w	r2, [r3, #2192]	@ 0x890

        /* Set the state to suspended.  */
        thread_ptr -> tx_thread_state =  TX_TCP_IP;
 8009fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fae:	220c      	movs	r2, #12
 8009fb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Save the timeout value.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009fbc:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009fc2:	6a3b      	ldr	r3, [r7, #32]
 8009fc4:	f383 8810 	msr	PRIMASK, r3
}
 8009fc8:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Send the ICMP packet to the IP component.  */
    /*lint -e{644} suppress variable might not be initialized, since "next_hop_address" was initialized in _nx_ip_route_find. */
    _nx_ip_packet_send(ip_ptr, request_ptr, ip_address,
 8009fca:	6939      	ldr	r1, [r7, #16]
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	9303      	str	r3, [sp, #12]
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	9302      	str	r3, [sp, #8]
 8009fd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009fd8:	9301      	str	r3, [sp, #4]
 8009fda:	2380      	movs	r3, #128	@ 0x80
 8009fdc:	9300      	str	r3, [sp, #0]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	68ba      	ldr	r2, [r7, #8]
 8009fe2:	68f8      	ldr	r0, [r7, #12]
 8009fe4:	f002 f99d 	bl	800c322 <_nx_ip_packet_send>
                       NX_IP_NORMAL, NX_IP_TIME_TO_LIVE, NX_IP_ICMP, NX_FRAGMENT_OKAY, next_hop_address);

    /* If wait option is requested, suspend the thread.  */
    if (wait_option)
 8009fe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d00c      	beq.n	800a008 <_nx_icmp_interface_ping+0x218>
    {

        /* Release the protection on the ARP list.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f00c fd05 	bl	8016a04 <_tx_mutex_put>

        /* Call actual thread suspension routine.  */
        _tx_thread_system_suspend(thread_ptr);
 8009ffa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009ffc:	f00d faf2 	bl	80175e4 <_tx_thread_system_suspend>
            /* Add debug information. */
            NX_PACKET_DEBUG(__FILE__, __LINE__, *response_ptr);
        }

        /* Return the status from the thread control block.  */
        return(thread_ptr -> tx_thread_suspend_status);
 800a000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a006:	e01b      	b.n	800a040 <_nx_icmp_interface_ping+0x250>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a008:	f3ef 8310 	mrs	r3, PRIMASK
 800a00c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a00e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a010:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a012:	b672      	cpsid	i
    return(int_posture);
 800a014:	697b      	ldr	r3, [r7, #20]
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800a016:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Release preemption disable.  */
        _tx_thread_preempt_disable--;
 800a018:	4b0b      	ldr	r3, [pc, #44]	@ (800a048 <_nx_icmp_interface_ping+0x258>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	3b01      	subs	r3, #1
 800a01e:	4a0a      	ldr	r2, [pc, #40]	@ (800a048 <_nx_icmp_interface_ping+0x258>)
 800a020:	6013      	str	r3, [r2, #0]
 800a022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a024:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a026:	69fb      	ldr	r3, [r7, #28]
 800a028:	f383 8810 	msr	PRIMASK, r3
}
 800a02c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Release the protection mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800a034:	4618      	mov	r0, r3
 800a036:	f00c fce5 	bl	8016a04 <_tx_mutex_put>

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800a03a:	f00d f999 	bl	8017370 <_tx_thread_system_preempt_check>

        /* Immediate return, return error completion.  */
        return(NX_NO_RESPONSE);
 800a03e:	2329      	movs	r3, #41	@ 0x29
    }
}
 800a040:	4618      	mov	r0, r3
 800a042:	3748      	adds	r7, #72	@ 0x48
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	24000938 	.word	0x24000938
 800a04c:	240008a0 	.word	0x240008a0
 800a050:	08009cd5 	.word	0x08009cd5

0800a054 <_nx_icmp_packet_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmp_packet_process(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b082      	sub	sp, #8
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	6039      	str	r1, [r7, #0]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* FEATURE_NX_IPV6 not defined */
    if (ip_ptr -> nx_ip_icmpv4_packet_process)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
 800a064:	2b00      	cmp	r3, #0
 800a066:	d006      	beq.n	800a076 <_nx_icmp_packet_process+0x22>
    {
        ip_ptr -> nx_ip_icmpv4_packet_process(ip_ptr, packet_ptr);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
 800a06e:	6839      	ldr	r1, [r7, #0]
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	4798      	blx	r3
        return;
 800a074:	e009      	b.n	800a08a <_nx_icmp_packet_process+0x36>
    }

#ifndef NX_DISABLE_ICMP_INFO
    ip_ptr -> nx_ip_icmp_invalid_packets++;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 800a07c:	1c5a      	adds	r2, r3, #1
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0
#endif /* NX_DISABLE_ICMP_INFO */

    _nx_packet_release(packet_ptr);
 800a084:	6838      	ldr	r0, [r7, #0]
 800a086:	f005 f893 	bl	800f1b0 <_nx_packet_release>
}
 800a08a:	3708      	adds	r7, #8
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <_nx_icmp_packet_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmp_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b088      	sub	sp, #32
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#ifndef NX_DISABLE_ICMP_INFO

    /* Increment the ICMP total messages received counter.  */
    ip_ptr -> nx_ip_icmp_total_messages_received++;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	@ 0x5e8
 800a0a0:	1c5a      	adds	r2, r3, #1
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f8c3 25e8 	str.w	r2, [r3, #1512]	@ 0x5e8
#endif

#ifndef NX_DISABLE_RX_SIZE_CHECKING

    /* Check for valid packet length.  */
    if (packet_ptr -> nx_packet_length < sizeof(NX_ICMP_HEADER))
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0ac:	2b07      	cmp	r3, #7
 800a0ae:	d80a      	bhi.n	800a0c6 <_nx_icmp_packet_receive+0x36>
    {

#ifndef NX_DISABLE_ICMP_INFO

        /* Increment the ICMP invalid packet error.  */
        ip_ptr -> nx_ip_icmp_invalid_packets++;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 800a0b6:	1c5a      	adds	r2, r3, #1
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 800a0be:	6838      	ldr	r0, [r7, #0]
 800a0c0:	f005 f876 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 800a0c4:	e03c      	b.n	800a140 <_nx_icmp_packet_receive+0xb0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a0c6:	f3ef 8305 	mrs	r3, IPSR
 800a0ca:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800a0cc:	69ba      	ldr	r2, [r7, #24]
        return;
    }
#endif /* NX_ENABLE_ICMP_ADDRESS_CHECK  */

    /* Determine if this routine is being called from an ISR.  */
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (&(ip_ptr -> nx_ip_thread) != _tx_thread_current_ptr))
 800a0ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a148 <_nx_icmp_packet_receive+0xb8>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d106      	bne.n	800a0e6 <_nx_icmp_packet_receive+0x56>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f203 629c 	addw	r2, r3, #1692	@ 0x69c
 800a0de:	4b1b      	ldr	r3, [pc, #108]	@ (800a14c <_nx_icmp_packet_receive+0xbc>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d028      	beq.n	800a138 <_nx_icmp_packet_receive+0xa8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a0e6:	f3ef 8310 	mrs	r3, PRIMASK
 800a0ea:	617b      	str	r3, [r7, #20]
    return(posture);
 800a0ec:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800a0ee:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a0f0:	b672      	cpsid	i
    return(int_posture);
 800a0f2:	693b      	ldr	r3, [r7, #16]
        /* If system state is non-zero, we are in an ISR. If the current thread is not the IP thread,
           we need to prevent unnecessary recursion in loopback. Just place the message at the
           end of the ICMP message queue and wakeup the IP helper thread.  */

        /* Disable interrupts.  */
        TX_DISABLE
 800a0f4:	61fb      	str	r3, [r7, #28]

        /* Add the packet to the ICMP message queue.  */
        if (ip_ptr -> nx_ip_icmp_queue_head)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d005      	beq.n	800a10c <_nx_icmp_packet_receive+0x7c>
        {

            /* Link the current packet to the list head.  */
            packet_ptr -> nx_packet_queue_next =  ip_ptr -> nx_ip_icmp_queue_head;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f8d3 2888 	ldr.w	r2, [r3, #2184]	@ 0x888
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	61da      	str	r2, [r3, #28]
 800a10a:	e002      	b.n	800a112 <_nx_icmp_packet_receive+0x82>
        }
        else
        {

            /* Empty queue, add to the head of the ICMP message queue.  */
            packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2200      	movs	r2, #0
 800a110:	61da      	str	r2, [r3, #28]
        }

        /* Update the queue head pointer.  */
        ip_ptr -> nx_ip_icmp_queue_head =  packet_ptr;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	f8c3 2888 	str.w	r2, [r3, #2184]	@ 0x888
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f383 8810 	msr	PRIMASK, r3
}
 800a124:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Wakeup IP thread for processing one or more messages in the ICMP queue.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_ICMP_EVENT, TX_OR);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800a12c:	2200      	movs	r2, #0
 800a12e:	2104      	movs	r1, #4
 800a130:	4618      	mov	r0, r3
 800a132:	f00b fe57 	bl	8015de4 <_tx_event_flags_set>
 800a136:	e003      	b.n	800a140 <_nx_icmp_packet_receive+0xb0>
    else
    {

        /* The IP message was deferred, so this routine is called from the IP helper
           thread and thus may call the ICMP processing directly.  */
        _nx_icmp_packet_process(ip_ptr, packet_ptr);
 800a138:	6839      	ldr	r1, [r7, #0]
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f7ff ff8a 	bl	800a054 <_nx_icmp_packet_process>
    }
#else
    NX_PARAMETER_NOT_USED(ip_ptr);
    NX_PARAMETER_NOT_USED(packet_ptr);
#endif /* NX_DISABLE_IPV4 */
}
 800a140:	3720      	adds	r7, #32
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	2400008c 	.word	0x2400008c
 800a14c:	240008a0 	.word	0x240008a0

0800a150 <_nx_icmp_ping>:
/*                                                                        */
/**************************************************************************/
UINT  _nx_icmp_ping(NX_IP *ip_ptr, ULONG ip_address,
                    CHAR *data_ptr, ULONG data_size,
                    NX_PACKET **response_ptr, ULONG wait_option)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b08a      	sub	sp, #40	@ 0x28
 800a154:	af04      	add	r7, sp, #16
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	60b9      	str	r1, [r7, #8]
 800a15a:	607a      	str	r2, [r7, #4]
 800a15c:	603b      	str	r3, [r7, #0]

#ifndef NX_DISABLE_IPV4
ULONG         next_hop_address;
NX_INTERFACE *interface_ptr = NX_NULL;
 800a15e:	2300      	movs	r3, #0
 800a160:	613b      	str	r3, [r7, #16]


    /* Find a suitable interface for sending the ping packet. */
    if (_nx_ip_route_find(ip_ptr, ip_address, &interface_ptr, &next_hop_address) != NX_SUCCESS)
 800a162:	f107 0314 	add.w	r3, r7, #20
 800a166:	f107 0210 	add.w	r2, r7, #16
 800a16a:	68b9      	ldr	r1, [r7, #8]
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f002 f955 	bl	800c41c <_nx_ip_route_find>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d004      	beq.n	800a182 <_nx_icmp_ping+0x32>
    {

        /* No suitable interface configured. */
        /* Clear the destination pointer.  */
        *response_ptr =  NX_NULL;
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	2200      	movs	r2, #0
 800a17c:	601a      	str	r2, [r3, #0]

        /* Return the error status. */
        return(NX_IP_ADDRESS_ERROR);
 800a17e:	2321      	movs	r3, #33	@ 0x21
 800a180:	e00f      	b.n	800a1a2 <_nx_icmp_ping+0x52>
    }

    /* Call interface ping service. */
    /*lint -e{644} suppress variable might not be initialized, since "interface_ptr" and "next_hop_address" were initialized in _nx_ip_route_find. */
    return(_nx_icmp_interface_ping(ip_ptr, ip_address, interface_ptr, next_hop_address,
 800a182:	693a      	ldr	r2, [r7, #16]
 800a184:	6979      	ldr	r1, [r7, #20]
 800a186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a188:	9303      	str	r3, [sp, #12]
 800a18a:	6a3b      	ldr	r3, [r7, #32]
 800a18c:	9302      	str	r3, [sp, #8]
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	9301      	str	r3, [sp, #4]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	9300      	str	r3, [sp, #0]
 800a196:	460b      	mov	r3, r1
 800a198:	68b9      	ldr	r1, [r7, #8]
 800a19a:	68f8      	ldr	r0, [r7, #12]
 800a19c:	f7ff fe28 	bl	8009df0 <_nx_icmp_interface_ping>
 800a1a0:	4603      	mov	r3, r0
    NX_PARAMETER_NOT_USED(response_ptr);
    NX_PARAMETER_NOT_USED(wait_option);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <_nx_icmp_queue_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmp_queue_process(NX_IP *ip_ptr)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b088      	sub	sp, #32
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a1b2:	f3ef 8310 	mrs	r3, PRIMASK
 800a1b6:	60fb      	str	r3, [r7, #12]
    return(posture);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800a1ba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a1bc:	b672      	cpsid	i
    return(int_posture);
 800a1be:	68bb      	ldr	r3, [r7, #8]
NX_PACKET *queue_head;
NX_PACKET *packet_ptr;


    /* Disable interrupts.  */
    TX_DISABLE
 800a1c0:	61bb      	str	r3, [r7, #24]

    /* Remove the ICMP message queue from the IP structure.  */
    queue_head =  ip_ptr -> nx_ip_icmp_queue_head;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
 800a1c8:	61fb      	str	r3, [r7, #28]
    ip_ptr -> nx_ip_icmp_queue_head =  NX_NULL;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f8c3 2888 	str.w	r2, [r3, #2184]	@ 0x888
 800a1d2:	69bb      	ldr	r3, [r7, #24]
 800a1d4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	f383 8810 	msr	PRIMASK, r3
}
 800a1dc:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the entire ICMP message queue and process packets
       one by one.  */
    while (queue_head)
 800a1de:	e00b      	b.n	800a1f8 <_nx_icmp_queue_process+0x4e>
    {

        /* Pickup the first queued ICMP message and remove it from the
           ICMP queue.  */
        packet_ptr =  queue_head;
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	617b      	str	r3, [r7, #20]
        queue_head =  queue_head -> nx_packet_queue_next;
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	69db      	ldr	r3, [r3, #28]
 800a1e8:	61fb      	str	r3, [r7, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	61da      	str	r2, [r3, #28]

        /* Process the packet.  */
        _nx_icmp_packet_process(ip_ptr, packet_ptr);
 800a1f0:	6979      	ldr	r1, [r7, #20]
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f7ff ff2e 	bl	800a054 <_nx_icmp_packet_process>
    while (queue_head)
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1f0      	bne.n	800a1e0 <_nx_icmp_queue_process+0x36>
    }
}
 800a1fe:	bf00      	nop
 800a200:	bf00      	nop
 800a202:	3720      	adds	r7, #32
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <_nx_icmpv4_packet_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmpv4_packet_process(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b086      	sub	sp, #24
 800a20c:	af02      	add	r7, sp, #8
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Point to the ICMP message header.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    header_ptr =  (NX_ICMPV4_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	60fb      	str	r3, [r7, #12]
#endif /* defined(NX_DISABLE_ICMPV4_RX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {

        /* Calculate the ICMP message checksum.  */
        checksum =  _nx_ip_checksum_compute(packet_ptr, NX_IP_ICMP,
                                            (UINT)packet_ptr -> nx_packet_length,
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        checksum =  _nx_ip_checksum_compute(packet_ptr, NX_IP_ICMP,
 800a21c:	2300      	movs	r3, #0
 800a21e:	9300      	str	r3, [sp, #0]
 800a220:	2300      	movs	r3, #0
 800a222:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800a226:	6838      	ldr	r0, [r7, #0]
 800a228:	f000 ffe9 	bl	800b1fe <_nx_ip_checksum_compute>
 800a22c:	4603      	mov	r3, r0
 800a22e:	817b      	strh	r3, [r7, #10]
                                            /* ICMPv4 checksum does not include
                                               src/dest addresses */
                                            NX_NULL, NX_NULL);

        checksum =  ((USHORT) ~checksum) & NX_LOWER_16_MASK;
 800a230:	897b      	ldrh	r3, [r7, #10]
 800a232:	43db      	mvns	r3, r3
 800a234:	817b      	strh	r3, [r7, #10]

        /* Determine if the checksum is valid.  */
        if (checksum)
 800a236:	897b      	ldrh	r3, [r7, #10]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d011      	beq.n	800a260 <_nx_icmpv4_packet_process+0x58>
        {

#ifndef NX_DISABLE_ICMP_INFO

            /* Increment the ICMP invalid packet error.  */
            ip_ptr -> nx_ip_icmp_invalid_packets++;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 800a242:	1c5a      	adds	r2, r3, #1
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0

            /* Increment the ICMP checksum error count.  */
            ip_ptr -> nx_ip_icmp_checksum_errors++;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	@ 0x5ec
 800a250:	1c5a      	adds	r2, r3, #1
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f8c3 25ec 	str.w	r2, [r3, #1516]	@ 0x5ec
#endif

            /* Nope, the checksum is invalid.  Toss this ICMP packet out.  */
            _nx_packet_release(packet_ptr);
 800a258:	6838      	ldr	r0, [r7, #0]
 800a25a:	f004 ffa9 	bl	800f1b0 <_nx_packet_release>
            return;
 800a25e:	e01b      	b.n	800a298 <_nx_icmpv4_packet_process+0x90>
        }
    }

    /* Determine the message type and call the appropriate handler.  */
    if (header_ptr -> nx_icmpv4_header_type == NX_ICMP_ECHO_REPLY_TYPE)
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d104      	bne.n	800a272 <_nx_icmpv4_packet_process+0x6a>
    {
        _nx_icmpv4_process_echo_reply(ip_ptr, packet_ptr);
 800a268:	6839      	ldr	r1, [r7, #0]
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 f818 	bl	800a2a0 <_nx_icmpv4_process_echo_reply>
 800a270:	e012      	b.n	800a298 <_nx_icmpv4_packet_process+0x90>
    }
    else if (header_ptr -> nx_icmpv4_header_type == NX_ICMP_ECHO_REQUEST_TYPE)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	2b08      	cmp	r3, #8
 800a278:	d104      	bne.n	800a284 <_nx_icmpv4_packet_process+0x7c>
    {
        _nx_icmpv4_process_echo_request(ip_ptr, packet_ptr);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 f8cd 	bl	800a41c <_nx_icmpv4_process_echo_request>
 800a282:	e009      	b.n	800a298 <_nx_icmpv4_packet_process+0x90>
    {

#ifndef NX_DISABLE_ICMP_INFO

        /* Increment the ICMP unhandled message count.  */
        ip_ptr -> nx_ip_icmp_unhandled_messages++;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 35f4 	ldr.w	r3, [r3, #1524]	@ 0x5f4
 800a28a:	1c5a      	adds	r2, r3, #1
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8c3 25f4 	str.w	r2, [r3, #1524]	@ 0x5f4
        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_ICMP_RECEIVE, ip_ptr, ip_header_ptr -> nx_ip_header_source_ip, packet_ptr, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);
#endif /* TX_ENABLE_EVENT_TRACE  */

        /* Unhandled ICMP message, just release it.  */
        _nx_packet_release(packet_ptr);
 800a292:	6838      	ldr	r0, [r7, #0]
 800a294:	f004 ff8c 	bl	800f1b0 <_nx_packet_release>
    }
}
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <_nx_icmpv4_process_echo_reply>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmpv4_process_echo_reply(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b090      	sub	sp, #64	@ 0x40
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);


    /* Point to the ICMP message header.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    echo_ptr =  (NX_ICMPV4_ECHO *)packet_ptr -> nx_packet_prepend_ptr;
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	637b      	str	r3, [r7, #52]	@ 0x34

#ifndef NX_DISABLE_ICMP_INFO

    /* Increment the ICMP responses received count.  */
    ip_ptr -> nx_ip_ping_responses_received++;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 3604 	ldr.w	r3, [r3, #1540]	@ 0x604
 800a2b6:	1c5a      	adds	r2, r3, #1
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8c3 2604 	str.w	r2, [r3, #1540]	@ 0x604
#endif

    /* Pickup sequence number.  */
    sequence_num = echo_ptr -> nx_icmpv4_echo_sequence_num;
 800a2be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c0:	88db      	ldrh	r3, [r3, #6]
 800a2c2:	867b      	strh	r3, [r7, #50]	@ 0x32

    /* Convert to host byte order, if little endian taget. */
    NX_CHANGE_USHORT_ENDIAN(sequence_num);
 800a2c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a2c6:	ba5b      	rev16	r3, r3
 800a2c8:	867b      	strh	r3, [r7, #50]	@ 0x32
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a2ca:	f3ef 8310 	mrs	r3, PRIMASK
 800a2ce:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800a2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800a2d2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a2d4:	b672      	cpsid	i
    return(int_posture);
 800a2d6:	6a3b      	ldr	r3, [r7, #32]

    /* Disable interrupts.  */
    TX_DISABLE
 800a2d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Pickup the head pointer and the suspended count.  */
    thread_ptr =  ip_ptr -> nx_ip_icmp_ping_suspension_list;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 800a2e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    suspended =   ip_ptr -> nx_ip_icmp_ping_suspended_count;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 3890 	ldr.w	r3, [r3, #2192]	@ 0x890
 800a2e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800a2ea:	4b4b      	ldr	r3, [pc, #300]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	4a49      	ldr	r2, [pc, #292]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a2f2:	6013      	str	r3, [r2, #0]
 800a2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fa:	f383 8810 	msr	PRIMASK, r3
}
 800a2fe:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Search through the suspended threads waiting for a ECHO (ping) response
       in an attempt to find a matching sequence number.  */
    while (suspended--)
 800a300:	e05e      	b.n	800a3c0 <_nx_icmpv4_process_echo_reply+0x120>
    {

        /* Determine if the sequence number matches a suspended thread.  */
        if ((USHORT)(thread_ptr ->  tx_thread_suspend_info) == sequence_num)
 800a302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a304:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a306:	b29b      	uxth	r3, r3
 800a308:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d155      	bne.n	800a3ba <_nx_icmpv4_process_echo_reply+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a30e:	f3ef 8310 	mrs	r3, PRIMASK
 800a312:	61fb      	str	r3, [r7, #28]
    return(posture);
 800a314:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800a316:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a318:	b672      	cpsid	i
    return(int_posture);
 800a31a:	69bb      	ldr	r3, [r7, #24]
        {

            /* Disable interrupts.  */
            TX_DISABLE
 800a31c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* See if this is the only suspended thread on the list.  */
            if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800a31e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a322:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a324:	429a      	cmp	r2, r3
 800a326:	d104      	bne.n	800a332 <_nx_icmpv4_process_echo_reply+0x92>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                ip_ptr -> nx_ip_icmp_ping_suspension_list =  NX_NULL;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f8c3 288c 	str.w	r2, [r3, #2188]	@ 0x88c
 800a330:	e014      	b.n	800a35c <_nx_icmpv4_process_echo_reply+0xbc>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                if (ip_ptr -> nx_ip_icmp_ping_suspension_list == thread_ptr)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
 800a338:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d104      	bne.n	800a348 <_nx_icmpv4_process_echo_reply+0xa8>
                {
                    ip_ptr -> nx_ip_icmp_ping_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800a33e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a340:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8c3 288c 	str.w	r2, [r3, #2188]	@ 0x88c
                }

                /* Update the links of the adjacent threads.  */
                (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800a348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a34a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous;
 800a34c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a34e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
                (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800a350:	675a      	str	r2, [r3, #116]	@ 0x74
                (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800a352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                    thread_ptr -> tx_thread_suspended_next;
 800a356:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a358:	6f12      	ldr	r2, [r2, #112]	@ 0x70
                (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800a35a:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            ip_ptr -> nx_ip_icmp_ping_suspended_count--;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 3890 	ldr.w	r3, [r3, #2192]	@ 0x890
 800a362:	1e5a      	subs	r2, r3, #1
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8c3 2890 	str.w	r2, [r3, #2192]	@ 0x890

            /* Prepare for resumption of the first thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a36a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a36c:	2200      	movs	r2, #0
 800a36e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a370:	4b29      	ldr	r3, [pc, #164]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	3301      	adds	r3, #1
 800a376:	4a28      	ldr	r2, [pc, #160]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a37c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	f383 8810 	msr	PRIMASK, r3
}
 800a384:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust this packet to remove the ICMP header that is still in front of
               the response message.  */
            packet_ptr -> nx_packet_length      = packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_ICMPV4_ECHO);
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a38a:	f1a3 0208 	sub.w	r2, r3, #8
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	625a      	str	r2, [r3, #36]	@ 0x24
            packet_ptr -> nx_packet_prepend_ptr = packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_ICMPV4_ECHO);
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	f103 0208 	add.w	r2, r3, #8
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	609a      	str	r2, [r3, #8]

            /* Return this block pointer to the suspended thread waiting for
               a block.  */
            *((NX_PACKET **)thread_ptr -> tx_thread_additional_suspend_info) =  packet_ptr;
 800a39e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a3a2:	683a      	ldr	r2, [r7, #0]
 800a3a4:	601a      	str	r2, [r3, #0]

            /* Clear packet pointer so we don't try to release it below.  */
            packet_ptr =  NX_NULL;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	603b      	str	r3, [r7, #0]

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  NX_SUCCESS;
 800a3aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800a3b2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a3b4:	f00d f816 	bl	80173e4 <_tx_thread_system_resume>

            /* Get out of the loop.  */
            break;
 800a3b8:	e007      	b.n	800a3ca <_nx_icmpv4_process_echo_reply+0x12a>
        }
        else
        {
            /* Just move to the next suspended thread.  */
            thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800a3ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (suspended--)
 800a3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3c2:	1e5a      	subs	r2, r3, #1
 800a3c4:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d19b      	bne.n	800a302 <_nx_icmpv4_process_echo_reply+0x62>
        }
    }

    /* Determine if no match was made and we just have to release the packet.  */
    if (packet_ptr)
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d009      	beq.n	800a3e4 <_nx_icmpv4_process_echo_reply+0x144>
    {

#ifndef NX_DISABLE_ICMP_INFO

        /* Increment the ICMP invalid packet error. */
        ip_ptr -> nx_ip_icmp_invalid_packets++;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 35f0 	ldr.w	r3, [r3, #1520]	@ 0x5f0
 800a3d6:	1c5a      	adds	r2, r3, #1
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8c3 25f0 	str.w	r2, [r3, #1520]	@ 0x5f0
#endif /* NX_DISABLE_ICMP_INFO */

        /* Yes, just release the packet.  */
        _nx_packet_release(packet_ptr);
 800a3de:	6838      	ldr	r0, [r7, #0]
 800a3e0:	f004 fee6 	bl	800f1b0 <_nx_packet_release>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a3e4:	f3ef 8310 	mrs	r3, PRIMASK
 800a3e8:	60fb      	str	r3, [r7, #12]
    return(posture);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800a3ec:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a3ee:	b672      	cpsid	i
    return(int_posture);
 800a3f0:	68bb      	ldr	r3, [r7, #8]
    }

    /* Disable interrupts.  */
    TX_DISABLE
 800a3f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release preemption disable.  */
    _tx_thread_preempt_disable--;
 800a3f4:	4b08      	ldr	r3, [pc, #32]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	3b01      	subs	r3, #1
 800a3fa:	4a07      	ldr	r2, [pc, #28]	@ (800a418 <_nx_icmpv4_process_echo_reply+0x178>)
 800a3fc:	6013      	str	r3, [r2, #0]
 800a3fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a400:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	f383 8810 	msr	PRIMASK, r3
}
 800a408:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800a40a:	f00c ffb1 	bl	8017370 <_tx_thread_system_preempt_check>
}
 800a40e:	bf00      	nop
 800a410:	3740      	adds	r7, #64	@ 0x40
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	24000938 	.word	0x24000938

0800a41c <_nx_icmpv4_process_echo_request>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_icmpv4_process_echo_request(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b08c      	sub	sp, #48	@ 0x30
 800a420:	af04      	add	r7, sp, #16
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
ULONG             old_m;
#if defined(NX_DISABLE_ICMPV4_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE)
ULONG             compute_checksum = 1;
#endif /* defined(NX_DISABLE_ICMPV4_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
NX_IPV4_HEADER   *ipv4_header;
ULONG             next_hop_address = NX_NULL;
 800a426:	2300      	movs	r3, #0
 800a428:	60fb      	str	r3, [r7, #12]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);


    /* Point to the ICMP message header.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    header_ptr =  (NX_ICMPV4_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	61fb      	str	r3, [r7, #28]

    /* Pickup the return IP address.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ipv4_header = (NX_IPV4_HEADER *)packet_ptr -> nx_packet_ip_header;
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a434:	61bb      	str	r3, [r7, #24]

#ifndef NX_DISABLE_ICMP_INFO
    /* Increment the ICMP pings received count.  */
    ip_ptr -> nx_ip_pings_received++;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	f8d3 3608 	ldr.w	r3, [r3, #1544]	@ 0x608
 800a43c:	1c5a      	adds	r2, r3, #1
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8c3 2608 	str.w	r2, [r3, #1544]	@ 0x608
#endif

    /* Change the type to Echo Reply and send back the message to the caller.  */
    header_ptr -> nx_icmpv4_header_type = NX_ICMP_ECHO_REPLY_TYPE;
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	2200      	movs	r2, #0
 800a448:	701a      	strb	r2, [r3, #0]
           m'  - new value of a 16-bit field
           HC' = ~(C + (-m) + m')
           = ~(~HC + ~m + m') */

        /* Endian swapping logic.  */
        NX_CHANGE_USHORT_ENDIAN(header_ptr -> nx_icmpv4_header_checksum);
 800a44a:	69fb      	ldr	r3, [r7, #28]
 800a44c:	885b      	ldrh	r3, [r3, #2]
 800a44e:	ba5b      	rev16	r3, r3
 800a450:	b29a      	uxth	r2, r3
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	805a      	strh	r2, [r3, #2]

        /* Get the old checksum (HC) in header. */
        checksum = header_ptr -> nx_icmpv4_header_checksum;
 800a456:	69fb      	ldr	r3, [r7, #28]
 800a458:	885b      	ldrh	r3, [r3, #2]
 800a45a:	617b      	str	r3, [r7, #20]

        /* Get the old type(m). */
        old_m = (ULONG)(NX_ICMP_ECHO_REQUEST_TYPE << 8);
 800a45c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a460:	613b      	str	r3, [r7, #16]

        /* Update the checksum, get the new checksum(HC'). */
        /* The m' is value of echo reply type. It is zero so can be ignored. */
        checksum = ((~checksum) & 0xFFFF) + ((~old_m) & 0xFFFF);
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	43db      	mvns	r3, r3
 800a466:	b29a      	uxth	r2, r3
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	43db      	mvns	r3, r3
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	4413      	add	r3, r2
 800a470:	617b      	str	r3, [r7, #20]

        /* Fold a 4-byte value into a two byte value */
        checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	0c1a      	lsrs	r2, r3, #16
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	b29b      	uxth	r3, r3
 800a47a:	4413      	add	r3, r2
 800a47c:	617b      	str	r3, [r7, #20]

        /* Do it again in case previous operation generates an overflow */
        checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	0c1a      	lsrs	r2, r3, #16
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	b29b      	uxth	r3, r3
 800a486:	4413      	add	r3, r2
 800a488:	617b      	str	r3, [r7, #20]

        /* Store the checksum.  */
        header_ptr -> nx_icmpv4_header_checksum = (~checksum & NX_LOWER_16_MASK);
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	b29b      	uxth	r3, r3
 800a48e:	43db      	mvns	r3, r3
 800a490:	b29a      	uxth	r2, r3
 800a492:	69fb      	ldr	r3, [r7, #28]
 800a494:	805a      	strh	r2, [r3, #2]

        /* If NX_LITTLE_ENDIAN is defined, the header need to be swapped back
           for output (network byte order).  */
        NX_CHANGE_USHORT_ENDIAN(header_ptr -> nx_icmpv4_header_checksum);
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	885b      	ldrh	r3, [r3, #2]
 800a49a:	ba5b      	rev16	r3, r3
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	805a      	strh	r2, [r3, #2]
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */
    }
#endif

    /* Figure out the best interface to send the ICMP packet on. */
    _nx_ip_route_find(ip_ptr, ipv4_header -> nx_ip_header_source_ip,
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	68d9      	ldr	r1, [r3, #12]
                      &packet_ptr -> nx_packet_address.nx_packet_interface_ptr,
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
    _nx_ip_route_find(ip_ptr, ipv4_header -> nx_ip_header_source_ip,
 800a4ac:	f107 030c 	add.w	r3, r7, #12
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f001 ffb3 	bl	800c41c <_nx_ip_route_find>
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_ICMP_RECEIVE, ip_ptr, ipv4_header -> nx_ip_header_source_ip, packet_ptr, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

#ifndef NX_DISABLE_ICMP_INFO
    /* Increment the ICMP pings responded to count.  */
    ip_ptr -> nx_ip_pings_responded_to++;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	f8d3 360c 	ldr.w	r3, [r3, #1548]	@ 0x60c
 800a4bc:	1c5a      	adds	r2, r3, #1
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8c3 260c 	str.w	r2, [r3, #1548]	@ 0x60c
#endif

    /* Send the ICMP packet to the IP component.  */
    /*lint -e{644} suppress variable might not be initialized, since "next_hop_address" was initialized in _nx_ip_route_find. */
    _nx_ip_packet_send(ip_ptr, packet_ptr, ipv4_header -> nx_ip_header_source_ip,
 800a4c4:	69bb      	ldr	r3, [r7, #24]
 800a4c6:	68da      	ldr	r2, [r3, #12]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	9303      	str	r3, [sp, #12]
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	9302      	str	r3, [sp, #8]
 800a4d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a4d4:	9301      	str	r3, [sp, #4]
 800a4d6:	2380      	movs	r3, #128	@ 0x80
 800a4d8:	9300      	str	r3, [sp, #0]
 800a4da:	2300      	movs	r3, #0
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f001 ff1f 	bl	800c322 <_nx_ip_packet_send>
                       NX_IP_NORMAL, NX_IP_TIME_TO_LIVE, NX_IP_ICMP, NX_FRAGMENT_OKAY, next_hop_address);
}
 800a4e4:	bf00      	nop
 800a4e6:	3720      	adds	r7, #32
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <_nx_icmpv4_send_error_message>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_icmpv4_send_error_message(NX_IP *ip_ptr, NX_PACKET *offending_packet,
                                   ULONG word1, ULONG error_pointer)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b094      	sub	sp, #80	@ 0x50
 800a4f0:	af04      	add	r7, sp, #16
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	603b      	str	r3, [r7, #0]
NX_ICMPV4_ERROR *icmpv4_error;
NX_IPV4_HEADER  *ip_header_ptr;
UINT             ip_header_size;
UINT             bytes_to_copy, i;
ULONG            src_ip;
ULONG            next_hop_address = NX_NULL;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	613b      	str	r3, [r7, #16]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, offending_packet);

    /* Do not send ICMPv4 error message if ICMPv4 is not enabled. */
    if (ip_ptr -> nx_ip_icmpv4_packet_process == NX_NULL)
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
 800a504:	2b00      	cmp	r3, #0
 800a506:	f000 8100 	beq.w	800a70a <_nx_icmpv4_send_error_message+0x21e>
        return;
    }

    /* Find out the source and destination IP addresses of the offending packet. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_header_ptr = (NX_IPV4_HEADER *)(offending_packet -> nx_packet_ip_header);
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a50e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    src_ip = ip_header_ptr -> nx_ip_header_source_ip;
 800a510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the incoming interface. */
    if_ptr = offending_packet -> nx_packet_address.nx_packet_interface_ptr;
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a51a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* An ICMP error message MUST NOT be sent as the result of receiving:
       RFC1122, Section3.2.2, Page39.  */

    /* A datagram destined to an IP broadcast or IP multicast address.  */
    if ((ip_header_ptr -> nx_ip_header_destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800a51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a524:	f000 80f3 	beq.w	800a70e <_nx_icmpv4_send_error_message+0x222>
        ((ip_header_ptr -> nx_ip_header_destination_ip & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE))
 800a528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
    if ((ip_header_ptr -> nx_ip_header_destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800a530:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800a534:	f000 80eb 	beq.w	800a70e <_nx_icmpv4_send_error_message+0x222>
    {
        return;
    }

    /* A datagram sent as a link-layer broadcast.  */
    if (((ip_header_ptr -> nx_ip_header_destination_ip & if_ptr -> nx_interface_ip_network_mask) ==
 800a538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a53a:	691a      	ldr	r2, [r3, #16]
 800a53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	401a      	ands	r2, r3
         if_ptr -> nx_interface_ip_network) &&
 800a542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a544:	69db      	ldr	r3, [r3, #28]
    if (((ip_header_ptr -> nx_ip_header_destination_ip & if_ptr -> nx_interface_ip_network_mask) ==
 800a546:	429a      	cmp	r2, r3
 800a548:	d10b      	bne.n	800a562 <_nx_icmpv4_send_error_message+0x76>
        ((ip_header_ptr -> nx_ip_header_destination_ip & ~(if_ptr -> nx_interface_ip_network_mask)) ==
 800a54a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a54c:	691a      	ldr	r2, [r3, #16]
 800a54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a550:	699b      	ldr	r3, [r3, #24]
 800a552:	43db      	mvns	r3, r3
 800a554:	401a      	ands	r2, r3
         ~(if_ptr -> nx_interface_ip_network_mask)))
 800a556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a558:	699b      	ldr	r3, [r3, #24]
 800a55a:	43db      	mvns	r3, r3
         if_ptr -> nx_interface_ip_network) &&
 800a55c:	429a      	cmp	r2, r3
 800a55e:	f000 80d8 	beq.w	800a712 <_nx_icmpv4_send_error_message+0x226>
    {
        return;
    }

    /* A non-initial fragment.  */
    if (ip_header_ptr -> nx_ip_header_word_1 & NX_IP_OFFSET_MASK)
 800a562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f040 80d3 	bne.w	800a716 <_nx_icmpv4_send_error_message+0x22a>
    }

    /* A datagram whose source address does not define a single host,
       e.g., a zero address, a loopback address, a broadcast address,
       a multicast address, or a Class E address.  */
    if ((ip_header_ptr -> nx_ip_header_source_ip == 0) ||
 800a570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a572:	68db      	ldr	r3, [r3, #12]
 800a574:	2b00      	cmp	r3, #0
 800a576:	f000 80d0 	beq.w	800a71a <_nx_icmpv4_send_error_message+0x22e>
        ((ip_header_ptr -> nx_ip_header_source_ip >= NX_IP_LOOPBACK_FIRST) &&
 800a57a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57c:	68db      	ldr	r3, [r3, #12]
    if ((ip_header_ptr -> nx_ip_header_source_ip == 0) ||
 800a57e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800a582:	d304      	bcc.n	800a58e <_nx_icmpv4_send_error_message+0xa2>
         (ip_header_ptr -> nx_ip_header_source_ip <= NX_IP_LOOPBACK_LAST)) ||
 800a584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a586:	68db      	ldr	r3, [r3, #12]
        ((ip_header_ptr -> nx_ip_header_source_ip >= NX_IP_LOOPBACK_FIRST) &&
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f280 80c6 	bge.w	800a71a <_nx_icmpv4_send_error_message+0x22e>
        (ip_header_ptr -> nx_ip_header_source_ip == NX_IP_LIMITED_BROADCAST) ||
 800a58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a590:	68db      	ldr	r3, [r3, #12]
         (ip_header_ptr -> nx_ip_header_source_ip <= NX_IP_LOOPBACK_LAST)) ||
 800a592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a596:	f000 80c0 	beq.w	800a71a <_nx_icmpv4_send_error_message+0x22e>
        ((ip_header_ptr -> nx_ip_header_source_ip & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE))
 800a59a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a59c:	68db      	ldr	r3, [r3, #12]
 800a59e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
        (ip_header_ptr -> nx_ip_header_source_ip == NX_IP_LIMITED_BROADCAST) ||
 800a5a2:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800a5a6:	f000 80b8 	beq.w	800a71a <_nx_icmpv4_send_error_message+0x22e>
    {
        return;
    }

    /* Allocate a packet to build the ICMPv4 error message in.  */
    if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool, &pkt_ptr, NX_IPv4_ICMP_PACKET, NX_NO_WAIT))
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800a5b0:	f107 0114 	add.w	r1, r7, #20
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	2224      	movs	r2, #36	@ 0x24
 800a5b8:	f004 fa5a 	bl	800ea70 <_nx_packet_allocate>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f040 80ad 	bne.w	800a71e <_nx_icmpv4_send_error_message+0x232>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, pkt_ptr);

    /* Mark the packet as IPv4. */
    /*lint -e{644} suppress variable might not be initialized, since "pkt_ptr" was initialized in _nx_packet_allocate. */
    pkt_ptr -> nx_packet_ip_version = NX_IP_VERSION_V4;
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	2204      	movs	r2, #4
 800a5c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Size of the message is ICMPv4 */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    icmpv4_error = (NX_ICMPV4_ERROR *)(pkt_ptr -> nx_packet_prepend_ptr);
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	623b      	str	r3, [r7, #32]
    icmpv4_error -> nx_icmpv4_error_header.nx_icmpv4_header_type = (UCHAR)((word1 >> 24) & 0xFF);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	0e1b      	lsrs	r3, r3, #24
 800a5d6:	b2da      	uxtb	r2, r3
 800a5d8:	6a3b      	ldr	r3, [r7, #32]
 800a5da:	701a      	strb	r2, [r3, #0]
    icmpv4_error -> nx_icmpv4_error_header.nx_icmpv4_header_code = (UCHAR)((word1 >> 16) & 0xFF);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	0c1b      	lsrs	r3, r3, #16
 800a5e0:	b2da      	uxtb	r2, r3
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	705a      	strb	r2, [r3, #1]
    icmpv4_error -> nx_icmpv4_error_header.nx_icmpv4_header_checksum = 0;
 800a5e6:	6a3b      	ldr	r3, [r7, #32]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	805a      	strh	r2, [r3, #2]
    icmpv4_error -> nx_icmpv4_error_pointer = (error_pointer << 24);
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	061a      	lsls	r2, r3, #24
 800a5f0:	6a3b      	ldr	r3, [r7, #32]
 800a5f2:	605a      	str	r2, [r3, #4]

    /* Change to network byte order. */
    NX_CHANGE_ULONG_ENDIAN(icmpv4_error -> nx_icmpv4_error_pointer);
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	ba1a      	rev	r2, r3
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	605a      	str	r2, [r3, #4]

    /* IP Header + 64 bits (64 bits = 2 ULONGs) of Data Datagram.  */
    ip_header_size = ((ip_header_ptr -> nx_ip_header_word_0 & 0x0F000000) >> 24);
 800a5fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	0e1b      	lsrs	r3, r3, #24
 800a604:	f003 030f 	and.w	r3, r3, #15
 800a608:	61fb      	str	r3, [r7, #28]
    bytes_to_copy = (UINT)((ip_header_size + 2) * sizeof(ULONG));
 800a60a:	69fb      	ldr	r3, [r7, #28]
 800a60c:	3302      	adds	r3, #2
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Set the packet length and pointers.  The length will be increased to include
       the IPv4 header in the IP send function.  The Prepend function will be similarly
       updated in the IP send function. */
    pkt_ptr -> nx_packet_length = bytes_to_copy + (ULONG)sizeof(NX_ICMPV4_ERROR);
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a616:	3208      	adds	r2, #8
 800a618:	625a      	str	r2, [r3, #36]	@ 0x24
    pkt_ptr -> nx_packet_append_ptr = pkt_ptr -> nx_packet_prepend_ptr + pkt_ptr -> nx_packet_length;
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	6899      	ldr	r1, [r3, #8]
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	440a      	add	r2, r1
 800a626:	60da      	str	r2, [r3, #12]

    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a62c:	637b      	str	r3, [r7, #52]	@ 0x34

    /*lint -e{923} suppress cast between pointer and ULONG, since it is necessary  */
    dest_packet = (ULONG *)NX_UCHAR_POINTER_ADD(icmpv4_error, sizeof(NX_ICMPV4_ERROR));
 800a62e:	6a3b      	ldr	r3, [r7, #32]
 800a630:	3308      	adds	r3, #8
 800a632:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Endian swap the incoming IPv4 normal header to network byte order. */
    for (i = 0; i < NX_IP_NORMAL_LENGTH; i++)
 800a634:	2300      	movs	r3, #0
 800a636:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a638:	e00a      	b.n	800a650 <_nx_icmpv4_send_error_message+0x164>
    {
        NX_CHANGE_ULONG_ENDIAN(*src_packet);
 800a63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	ba1a      	rev	r2, r3
 800a640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a642:	601a      	str	r2, [r3, #0]
        src_packet++;
 800a644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a646:	3304      	adds	r3, #4
 800a648:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < NX_IP_NORMAL_LENGTH; i++)
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	3301      	adds	r3, #1
 800a64e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a652:	2b04      	cmp	r3, #4
 800a654:	d9f1      	bls.n	800a63a <_nx_icmpv4_send_error_message+0x14e>
    }

    /* Reset the packet pointer to the received packet IP header. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a65a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Copy the data from the received packet to the ICMPv4 error packet. */
    for (; bytes_to_copy > 0; bytes_to_copy -= 4)
 800a65c:	e00a      	b.n	800a674 <_nx_icmpv4_send_error_message+0x188>
    {

        *dest_packet++ = *src_packet++;
 800a65e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a660:	1d13      	adds	r3, r2, #4
 800a662:	637b      	str	r3, [r7, #52]	@ 0x34
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	1d19      	adds	r1, r3, #4
 800a668:	6339      	str	r1, [r7, #48]	@ 0x30
 800a66a:	6812      	ldr	r2, [r2, #0]
 800a66c:	601a      	str	r2, [r3, #0]
    for (; bytes_to_copy > 0; bytes_to_copy -= 4)
 800a66e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a670:	3b04      	subs	r3, #4
 800a672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a676:	2b00      	cmp	r3, #0
 800a678:	d1f1      	bne.n	800a65e <_nx_icmpv4_send_error_message+0x172>
    }

    /* Get the IP header pointer.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a67e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Endian swap the IPv4 normal header back to host byte order. */
    for (i = 0; i < NX_IP_NORMAL_LENGTH; i++)
 800a680:	2300      	movs	r3, #0
 800a682:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a684:	e00a      	b.n	800a69c <_nx_icmpv4_send_error_message+0x1b0>
    {
        NX_CHANGE_ULONG_ENDIAN(*src_packet);
 800a686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	ba1a      	rev	r2, r3
 800a68c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a68e:	601a      	str	r2, [r3, #0]
        src_packet++;
 800a690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a692:	3304      	adds	r3, #4
 800a694:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < NX_IP_NORMAL_LENGTH; i++)
 800a696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a698:	3301      	adds	r3, #1
 800a69a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a69e:	2b04      	cmp	r3, #4
 800a6a0:	d9f1      	bls.n	800a686 <_nx_icmpv4_send_error_message+0x19a>
    }

    /* Use the corresponding interface address as sender's address. */
    pkt_ptr -> nx_packet_address.nx_packet_interface_ptr = offending_packet -> nx_packet_address.nx_packet_interface_ptr;
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a6a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Figure out the best interface to send the ICMP packet on. */
    _nx_ip_route_find(ip_ptr, src_ip,
                      &pkt_ptr -> nx_packet_address.nx_packet_interface_ptr,
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
    _nx_ip_route_find(ip_ptr, src_ip,
 800a6b0:	f107 0310 	add.w	r3, r7, #16
 800a6b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6b6:	68f8      	ldr	r0, [r7, #12]
 800a6b8:	f001 feb0 	bl	800c41c <_nx_ip_route_find>
    if (compute_checksum)
#endif /* defined(NX_DISABLE_ICMPV4_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {

        /* Compute the checksum of the ICMP packet.  */
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_IP_ICMP,
 800a6bc:	6978      	ldr	r0, [r7, #20]
                                           (UINT)pkt_ptr -> nx_packet_length,
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_IP_ICMP,
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800a6cc:	f000 fd97 	bl	800b1fe <_nx_ip_checksum_compute>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	837b      	strh	r3, [r7, #26]
                                           /* ICMPV4 checksum does not include
                                              src/dest addresses */
                                           NX_NULL, NX_NULL);

        icmpv4_error -> nx_icmpv4_error_header.nx_icmpv4_header_checksum = (USHORT)(~checksum);
 800a6d4:	8b7b      	ldrh	r3, [r7, #26]
 800a6d6:	43db      	mvns	r3, r3
 800a6d8:	b29a      	uxth	r2, r3
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	805a      	strh	r2, [r3, #2]

        /* Swap to network byte order. */
        NX_CHANGE_USHORT_ENDIAN(icmpv4_error -> nx_icmpv4_error_header.nx_icmpv4_header_checksum);
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	885b      	ldrh	r3, [r3, #2]
 800a6e2:	ba5b      	rev16	r3, r3
 800a6e4:	b29a      	uxth	r2, r3
 800a6e6:	6a3b      	ldr	r3, [r7, #32]
 800a6e8:	805a      	strh	r2, [r3, #2]
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Send the ICMP packet to the IP component. The time to live is set to 255.  */
    /*lint -e{644} suppress variable might not be initialized, since "next_hop_address" was initialized in _nx_ip_route_find. */
    _nx_ip_packet_send(ip_ptr, pkt_ptr, src_ip,
 800a6ea:	6979      	ldr	r1, [r7, #20]
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	9303      	str	r3, [sp, #12]
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	9302      	str	r3, [sp, #8]
 800a6f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a6f8:	9301      	str	r3, [sp, #4]
 800a6fa:	23ff      	movs	r3, #255	@ 0xff
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	2300      	movs	r3, #0
 800a700:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f001 fe0d 	bl	800c322 <_nx_ip_packet_send>
                       NX_IP_NORMAL, 255, NX_IP_ICMP, NX_FRAGMENT_OKAY, next_hop_address);

    return;
 800a708:	e00a      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a70a:	bf00      	nop
 800a70c:	e008      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a70e:	bf00      	nop
 800a710:	e006      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a712:	bf00      	nop
 800a714:	e004      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a716:	bf00      	nop
 800a718:	e002      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a71a:	bf00      	nop
 800a71c:	e000      	b.n	800a720 <_nx_icmpv4_send_error_message+0x234>
        return;
 800a71e:	bf00      	nop
}
 800a720:	3740      	adds	r7, #64	@ 0x40
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}

0800a726 <_nx_icmpv6_DAD_clear_NDCache_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
void _nx_icmpv6_DAD_clear_NDCache_entry(NX_IP *ip_ptr, ULONG *ip_addr)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b084      	sub	sp, #16
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	6039      	str	r1, [r7, #0]

ND_CACHE_ENTRY *NDCacheEntry;

    /* Find the ND CACHE entry.  */
    if (_nx_nd_cache_find_entry(ip_ptr, ip_addr, &NDCacheEntry) == NX_SUCCESS)
 800a730:	f107 030c 	add.w	r3, r7, #12
 800a734:	461a      	mov	r2, r3
 800a736:	6839      	ldr	r1, [r7, #0]
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f004 f938 	bl	800e9ae <_nx_nd_cache_find_entry>
 800a73e:	4603      	mov	r3, r0
 800a740:	2b00      	cmp	r3, #0
 800a742:	d103      	bne.n	800a74c <_nx_icmpv6_DAD_clear_NDCache_entry+0x26>
    {

        /*lint -e{644} suppress variable might not be initialized, since "NDCacheEntry" was initialized in _nx_nd_cache_find_entry. */
        NDCacheEntry -> nx_nd_cache_nd_status = ND_CACHE_STATE_INVALID;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2200      	movs	r2, #0
 800a748:	765a      	strb	r2, [r3, #25]
    }

    return;
 800a74a:	bf00      	nop
 800a74c:	bf00      	nop
}
 800a74e:	3710      	adds	r7, #16
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <_nx_icmpv6_dest_table_add>:
/**************************************************************************/

UINT _nx_icmpv6_dest_table_add(NX_IP *ip_ptr, ULONG *destination_address,
                               NX_IPV6_DESTINATION_ENTRY **dest_entry_ptr, ULONG *next_hop,
                               ULONG path_mtu, ULONG mtu_timeout, NXD_IPV6_ADDRESS *ipv6_address)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b08a      	sub	sp, #40	@ 0x28
 800a758:	af02      	add	r7, sp, #8
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
 800a760:	603b      	str	r3, [r7, #0]

UINT i, table_size;
UINT status;

    /* Pointers must not be NULL. */
    NX_ASSERT((destination_address != NX_NULL) && (dest_entry_ptr != NX_NULL) && (next_hop != NX_NULL));
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d100      	bne.n	800a76a <_nx_icmpv6_dest_table_add+0x16>
 800a768:	e006      	b.n	800a778 <_nx_icmpv6_dest_table_add+0x24>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d003      	beq.n	800a778 <_nx_icmpv6_dest_table_add+0x24>
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d000      	beq.n	800a778 <_nx_icmpv6_dest_table_add+0x24>
 800a776:	e004      	b.n	800a782 <_nx_icmpv6_dest_table_add+0x2e>
 800a778:	f04f 30ff 	mov.w	r0, #4294967295
 800a77c:	f00c fd78 	bl	8017270 <_tx_thread_sleep>
 800a780:	e7fa      	b.n	800a778 <_nx_icmpv6_dest_table_add+0x24>

    /* Check if destination table already exist. */
    status = _nx_icmpv6_dest_table_find(ip_ptr, destination_address, dest_entry_ptr, path_mtu, mtu_timeout);
 800a782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a788:	687a      	ldr	r2, [r7, #4]
 800a78a:	68b9      	ldr	r1, [r7, #8]
 800a78c:	68f8      	ldr	r0, [r7, #12]
 800a78e:	f000 f8b2 	bl	800a8f6 <_nx_icmpv6_dest_table_find>
 800a792:	61b8      	str	r0, [r7, #24]

    /* Check status.  */
    if (status == NX_SUCCESS)
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d116      	bne.n	800a7c8 <_nx_icmpv6_dest_table_add+0x74>
    {

        /* Check if the next hop address is same.  */
        if (CHECK_IPV6_ADDRESSES_SAME(next_hop, (*dest_entry_ptr) -> nx_ipv6_destination_entry_next_hop))
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	3314      	adds	r3, #20
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	6838      	ldr	r0, [r7, #0]
 800a7a4:	f003 fe07 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <_nx_icmpv6_dest_table_add+0x5e>
        {

            /* Same next hop address. Return success.  */
            return(NX_SUCCESS);
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	e09d      	b.n	800a8ee <_nx_icmpv6_dest_table_add+0x19a>
            path_mtu = (*dest_entry_ptr) -> nx_ipv6_destination_entry_path_mtu;
            mtu_timeout = (*dest_entry_ptr) -> nx_ipv6_destination_entry_MTU_timer_tick;
#endif /* NX_ENABLE_IPV6_PATH_MTU_DISCOVERY */

            /* Next hop is different. Delete this destination table and add new entry.  */
            (*dest_entry_ptr) -> nx_ipv6_destination_entry_valid = 0;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	601a      	str	r2, [r3, #0]

            /* Decrease the count of available destinations. */
            ip_ptr -> nx_ipv6_destination_table_size--;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800a7c0:	1e5a      	subs	r2, r3, #1
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f8c3 2510 	str.w	r2, [r3, #1296]	@ 0x510
        }
    }

    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_destination_table_size;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800a7ce:	617b      	str	r3, [r7, #20]

    /* There is no invalid destination in table. */
    if (table_size == NX_IPV6_DESTINATION_TABLE_SIZE)
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	2b08      	cmp	r3, #8
 800a7d4:	d101      	bne.n	800a7da <_nx_icmpv6_dest_table_add+0x86>
    {
        return(NX_NOT_SUCCESSFUL);
 800a7d6:	2343      	movs	r3, #67	@ 0x43
 800a7d8:	e089      	b.n	800a8ee <_nx_icmpv6_dest_table_add+0x19a>
    }

    /* Initialize the pointer to the table location where we will update/add information. */
    *dest_entry_ptr = NX_NULL;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	601a      	str	r2, [r3, #0]

    /* Go through the table to find an empty slot. */
    for (i = 0; i < NX_IPV6_DESTINATION_TABLE_SIZE; i++)
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	61fb      	str	r3, [r7, #28]
 800a7e4:	e00d      	b.n	800a802 <_nx_icmpv6_dest_table_add+0xae>
    {

        /* Is this slot empty? */
        if (!ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid)
 800a7e6:	68f9      	ldr	r1, [r7, #12]
 800a7e8:	69fa      	ldr	r2, [r7, #28]
 800a7ea:	4613      	mov	r3, r2
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	4413      	add	r3, r2
 800a7f0:	00db      	lsls	r3, r3, #3
 800a7f2:	440b      	add	r3, r1
 800a7f4:	3390      	adds	r3, #144	@ 0x90
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d006      	beq.n	800a80a <_nx_icmpv6_dest_table_add+0xb6>
    for (i = 0; i < NX_IPV6_DESTINATION_TABLE_SIZE; i++)
 800a7fc:	69fb      	ldr	r3, [r7, #28]
 800a7fe:	3301      	adds	r3, #1
 800a800:	61fb      	str	r3, [r7, #28]
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	2b07      	cmp	r3, #7
 800a806:	d9ee      	bls.n	800a7e6 <_nx_icmpv6_dest_table_add+0x92>
 800a808:	e000      	b.n	800a80c <_nx_icmpv6_dest_table_add+0xb8>
        {
            /* Yes; we can use it for adding a new entry. */
            /* Have found an empty slot. */
            break;
 800a80a:	bf00      	nop
        }
    }

    /* Destination is not empty so i must be less than table size. */
    NX_ASSERT(i < NX_IPV6_DESTINATION_TABLE_SIZE);
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	2b07      	cmp	r3, #7
 800a810:	d904      	bls.n	800a81c <_nx_icmpv6_dest_table_add+0xc8>
 800a812:	f04f 30ff 	mov.w	r0, #4294967295
 800a816:	f00c fd2b 	bl	8017270 <_tx_thread_sleep>
 800a81a:	e7fa      	b.n	800a812 <_nx_icmpv6_dest_table_add+0xbe>
       matching entry, so we handle it separately.
     */

    /* Clear out any previous data from this slot. */
    /*lint -e{669} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    memset(&ip_ptr -> nx_ipv6_destination_table[i], 0, sizeof(NX_IPV6_DESTINATION_ENTRY));
 800a81c:	69fa      	ldr	r2, [r7, #28]
 800a81e:	4613      	mov	r3, r2
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	4413      	add	r3, r2
 800a824:	00db      	lsls	r3, r3, #3
 800a826:	3390      	adds	r3, #144	@ 0x90
 800a828:	68fa      	ldr	r2, [r7, #12]
 800a82a:	4413      	add	r3, r2
 800a82c:	2228      	movs	r2, #40	@ 0x28
 800a82e:	2100      	movs	r1, #0
 800a830:	4618      	mov	r0, r3
 800a832:	f00e f9dd 	bl	8018bf0 <memset>

    /* Fill in the newly created table entry with the supplied and/or default information. */
    COPY_IPV6_ADDRESS(destination_address, ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_destination_address);
 800a836:	69fa      	ldr	r2, [r7, #28]
 800a838:	4613      	mov	r3, r2
 800a83a:	009b      	lsls	r3, r3, #2
 800a83c:	4413      	add	r3, r2
 800a83e:	00db      	lsls	r3, r3, #3
 800a840:	3390      	adds	r3, #144	@ 0x90
 800a842:	68fa      	ldr	r2, [r7, #12]
 800a844:	4413      	add	r3, r2
 800a846:	3304      	adds	r3, #4
 800a848:	4619      	mov	r1, r3
 800a84a:	68b8      	ldr	r0, [r7, #8]
 800a84c:	f003 fe18 	bl	800e480 <COPY_IPV6_ADDRESS>

    /* Add next hop information to the entry. */
    COPY_IPV6_ADDRESS(next_hop, ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_next_hop);
 800a850:	69fa      	ldr	r2, [r7, #28]
 800a852:	4613      	mov	r3, r2
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	4413      	add	r3, r2
 800a858:	00db      	lsls	r3, r3, #3
 800a85a:	33a0      	adds	r3, #160	@ 0xa0
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	4413      	add	r3, r2
 800a860:	3304      	adds	r3, #4
 800a862:	4619      	mov	r1, r3
 800a864:	6838      	ldr	r0, [r7, #0]
 800a866:	f003 fe0b 	bl	800e480 <COPY_IPV6_ADDRESS>

    /* Attempt to find the matching entry in the cache table. NetX Duo will need to know
       how to get a packet to the next hop, not just the destination! */
    status = _nx_nd_cache_find_entry(ip_ptr, next_hop, &ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_nd_entry);
 800a86a:	69fa      	ldr	r2, [r7, #28]
 800a86c:	4613      	mov	r3, r2
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	4413      	add	r3, r2
 800a872:	00db      	lsls	r3, r3, #3
 800a874:	33b0      	adds	r3, #176	@ 0xb0
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	4413      	add	r3, r2
 800a87a:	3304      	adds	r3, #4
 800a87c:	461a      	mov	r2, r3
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	68f8      	ldr	r0, [r7, #12]
 800a882:	f004 f894 	bl	800e9ae <_nx_nd_cache_find_entry>
 800a886:	61b8      	str	r0, [r7, #24]

    /* Did not find the matching entry. Try to add one. */
    if (status)
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d013      	beq.n	800a8b6 <_nx_icmpv6_dest_table_add+0x162>
    {
        status = _nx_nd_cache_add_entry(ip_ptr, next_hop, ipv6_address, &ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_nd_entry);
 800a88e:	69fa      	ldr	r2, [r7, #28]
 800a890:	4613      	mov	r3, r2
 800a892:	009b      	lsls	r3, r3, #2
 800a894:	4413      	add	r3, r2
 800a896:	00db      	lsls	r3, r3, #3
 800a898:	33b0      	adds	r3, #176	@ 0xb0
 800a89a:	68fa      	ldr	r2, [r7, #12]
 800a89c:	4413      	add	r3, r2
 800a89e:	3304      	adds	r3, #4
 800a8a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f003 ff11 	bl	800e6cc <_nx_nd_cache_add_entry>
 800a8aa:	61b8      	str	r0, [r7, #24]

        /* Failed to add new entry. Return. */
        if (status)
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d001      	beq.n	800a8b6 <_nx_icmpv6_dest_table_add+0x162>
        {
            return(NX_NOT_SUCCESSFUL);
 800a8b2:	2343      	movs	r3, #67	@ 0x43
 800a8b4:	e01b      	b.n	800a8ee <_nx_icmpv6_dest_table_add+0x19a>
        }
    }


    /* Validate this entry to ensure it will not be overwritten with new entries. */
    ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid = 1;
 800a8b6:	68f9      	ldr	r1, [r7, #12]
 800a8b8:	69fa      	ldr	r2, [r7, #28]
 800a8ba:	4613      	mov	r3, r2
 800a8bc:	009b      	lsls	r3, r3, #2
 800a8be:	4413      	add	r3, r2
 800a8c0:	00db      	lsls	r3, r3, #3
 800a8c2:	440b      	add	r3, r1
 800a8c4:	3390      	adds	r3, #144	@ 0x90
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	601a      	str	r2, [r3, #0]

    /* Update the count of destinations currently in the table. */
    ip_ptr -> nx_ipv6_destination_table_size++;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800a8d0:	1c5a      	adds	r2, r3, #1
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f8c3 2510 	str.w	r2, [r3, #1296]	@ 0x510
    NX_PARAMETER_NOT_USED(path_mtu);
    NX_PARAMETER_NOT_USED(mtu_timeout);
#endif  /* NX_ENABLE_IPV6_PATH_MTU_DISCOVERY */

    /* Set the table location pointer to the entry we just added/updated. */
    *dest_entry_ptr = &ip_ptr -> nx_ipv6_destination_table[i];
 800a8d8:	69fa      	ldr	r2, [r7, #28]
 800a8da:	4613      	mov	r3, r2
 800a8dc:	009b      	lsls	r3, r3, #2
 800a8de:	4413      	add	r3, r2
 800a8e0:	00db      	lsls	r3, r3, #3
 800a8e2:	3390      	adds	r3, #144	@ 0x90
 800a8e4:	68fa      	ldr	r2, [r7, #12]
 800a8e6:	441a      	add	r2, r3
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	601a      	str	r2, [r3, #0]

    return(NX_SUCCESS);
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3720      	adds	r7, #32
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <_nx_icmpv6_dest_table_find>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_icmpv6_dest_table_find(NX_IP *ip_ptr, ULONG *destination_address, NX_IPV6_DESTINATION_ENTRY **dest_entry_ptr,
                                ULONG path_mtu, ULONG mtu_timeout)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b086      	sub	sp, #24
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	60f8      	str	r0, [r7, #12]
 800a8fe:	60b9      	str	r1, [r7, #8]
 800a900:	607a      	str	r2, [r7, #4]
 800a902:	603b      	str	r3, [r7, #0]

UINT i, table_size;

    /* Destination address must be valid. */
    NX_ASSERT((destination_address != NX_NULL) && (dest_entry_ptr != NULL));
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d100      	bne.n	800a90c <_nx_icmpv6_dest_table_find+0x16>
 800a90a:	e003      	b.n	800a914 <_nx_icmpv6_dest_table_find+0x1e>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d000      	beq.n	800a914 <_nx_icmpv6_dest_table_find+0x1e>
 800a912:	e004      	b.n	800a91e <_nx_icmpv6_dest_table_find+0x28>
 800a914:	f04f 30ff 	mov.w	r0, #4294967295
 800a918:	f00c fcaa 	bl	8017270 <_tx_thread_sleep>
 800a91c:	e7fa      	b.n	800a914 <_nx_icmpv6_dest_table_find+0x1e>

    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_destination_table_size;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800a924:	613b      	str	r3, [r7, #16]

    /* Check the destination num. */
    if (table_size == 0)
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <_nx_icmpv6_dest_table_find+0x3a>
    {
        return(NX_NOT_SUCCESSFUL);
 800a92c:	2343      	movs	r3, #67	@ 0x43
 800a92e:	e03a      	b.n	800a9a6 <_nx_icmpv6_dest_table_find+0xb0>
    }

    /* Initialize the return value. */
    *dest_entry_ptr = NX_NULL;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	601a      	str	r2, [r3, #0]

    /* Loop through all entries. */
    for (i = 0; table_size && (i < NX_IPV6_DESTINATION_TABLE_SIZE); i++)
 800a936:	2300      	movs	r3, #0
 800a938:	617b      	str	r3, [r7, #20]
 800a93a:	e02d      	b.n	800a998 <_nx_icmpv6_dest_table_find+0xa2>
    {

        /* Skip invalid entries. */
        if (!ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid)
 800a93c:	68f9      	ldr	r1, [r7, #12]
 800a93e:	697a      	ldr	r2, [r7, #20]
 800a940:	4613      	mov	r3, r2
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	4413      	add	r3, r2
 800a946:	00db      	lsls	r3, r3, #3
 800a948:	440b      	add	r3, r1
 800a94a:	3390      	adds	r3, #144	@ 0x90
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d01e      	beq.n	800a990 <_nx_icmpv6_dest_table_find+0x9a>
        {
            continue;
        }

        /* Keep track of valid entries we have checked. */
        table_size--;
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	3b01      	subs	r3, #1
 800a956:	613b      	str	r3, [r7, #16]

        /* Check whether or not the address is the same. */
        if (CHECK_IPV6_ADDRESSES_SAME(&ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_destination_address[0], destination_address))
 800a958:	697a      	ldr	r2, [r7, #20]
 800a95a:	4613      	mov	r3, r2
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	4413      	add	r3, r2
 800a960:	00db      	lsls	r3, r3, #3
 800a962:	3390      	adds	r3, #144	@ 0x90
 800a964:	68fa      	ldr	r2, [r7, #12]
 800a966:	4413      	add	r3, r2
 800a968:	3304      	adds	r3, #4
 800a96a:	68b9      	ldr	r1, [r7, #8]
 800a96c:	4618      	mov	r0, r3
 800a96e:	f003 fd22 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00c      	beq.n	800a992 <_nx_icmpv6_dest_table_find+0x9c>
#else
            NX_PARAMETER_NOT_USED(path_mtu);
            NX_PARAMETER_NOT_USED(mtu_timeout);
#endif /* NX_ENABLE_IPV6_PATH_MTU_DISCOVERY */

            *dest_entry_ptr = &ip_ptr -> nx_ipv6_destination_table[i];
 800a978:	697a      	ldr	r2, [r7, #20]
 800a97a:	4613      	mov	r3, r2
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	4413      	add	r3, r2
 800a980:	00db      	lsls	r3, r3, #3
 800a982:	3390      	adds	r3, #144	@ 0x90
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	441a      	add	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	601a      	str	r2, [r3, #0]

            return(NX_SUCCESS);
 800a98c:	2300      	movs	r3, #0
 800a98e:	e00a      	b.n	800a9a6 <_nx_icmpv6_dest_table_find+0xb0>
            continue;
 800a990:	bf00      	nop
    for (i = 0; table_size && (i < NX_IPV6_DESTINATION_TABLE_SIZE); i++)
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	3301      	adds	r3, #1
 800a996:	617b      	str	r3, [r7, #20]
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d002      	beq.n	800a9a4 <_nx_icmpv6_dest_table_find+0xae>
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	2b07      	cmp	r3, #7
 800a9a2:	d9cb      	bls.n	800a93c <_nx_icmpv6_dest_table_find+0x46>
        }
    }

    return(NX_NOT_SUCCESSFUL);
 800a9a4:	2343      	movs	r3, #67	@ 0x43
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3718      	adds	r7, #24
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <_nx_icmpv6_perform_DAD>:
/**************************************************************************/

#ifndef NX_DISABLE_IPV6_DAD

VOID _nx_icmpv6_perform_DAD(NX_IP *ip_ptr)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b086      	sub	sp, #24
 800a9b2:	af02      	add	r7, sp, #8
 800a9b4:	6078      	str	r0, [r7, #4]
#ifdef NX_ENABLE_IPV6_ADDRESS_CHANGE_NOTIFY
UINT              ipv6_addr_index;
#endif /* NX_ENABLE_IPV6_ADDRESS_CHANGE_NOTIFY */

    /* Go through all addresses bound to the IP instance. */
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	60fb      	str	r3, [r7, #12]
 800a9ba:	e044      	b.n	800aa46 <_nx_icmpv6_perform_DAD+0x98>
    {

        /* Check if this interface valid. */
        if (!ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head)
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	214c      	movs	r1, #76	@ 0x4c
 800a9c2:	fb01 f303 	mul.w	r3, r1, r3
 800a9c6:	4413      	add	r3, r2
 800a9c8:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d035      	beq.n	800aa3e <_nx_icmpv6_perform_DAD+0x90>
        {
            continue;
        }

        /* Only interested in addresses in the tentative state. */
        for (nx_ipv6_address_next = ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head;
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	214c      	movs	r1, #76	@ 0x4c
 800a9d8:	fb01 f303 	mul.w	r3, r1, r3
 800a9dc:	4413      	add	r3, r2
 800a9de:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	60bb      	str	r3, [r7, #8]
 800a9e6:	e026      	b.n	800aa36 <_nx_icmpv6_perform_DAD+0x88>
             nx_ipv6_address_next;
             nx_ipv6_address_next = nx_ipv6_address_next -> nxd_ipv6_address_next)
        {

            /* Check the address state. */
            if (nx_ipv6_address_next -> nxd_ipv6_address_state == NX_IPV6_ADDR_STATE_TENTATIVE)
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	789b      	ldrb	r3, [r3, #2]
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	d11f      	bne.n	800aa30 <_nx_icmpv6_perform_DAD+0x82>
            {

                /* Check if the number of NS messages is used up. */
                if (nx_ipv6_address_next -> nxd_ipv6_address_DupAddrDetectTransmit)
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	7f1b      	ldrb	r3, [r3, #28]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d012      	beq.n	800aa1e <_nx_icmpv6_perform_DAD+0x70>
                {

                    /* No. This interface is still under DAD.  Transmit a NS */
                    _nx_icmpv6_send_ns(ip_ptr,
                                       nx_ipv6_address_next -> nxd_ipv6_address,
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	f103 0108 	add.w	r1, r3, #8
                    _nx_icmpv6_send_ns(ip_ptr,
 800a9fe:	2300      	movs	r3, #0
 800aa00:	9301      	str	r3, [sp, #4]
 800aa02:	2300      	movs	r3, #0
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 f934 	bl	800ac78 <_nx_icmpv6_send_ns>
                                       0, nx_ipv6_address_next, 0, NX_NULL);

                    nx_ipv6_address_next -> nxd_ipv6_address_DupAddrDetectTransmit--;
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	7f1b      	ldrb	r3, [r3, #28]
 800aa14:	3b01      	subs	r3, #1
 800aa16:	b2da      	uxtb	r2, r3
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	771a      	strb	r2, [r3, #28]
 800aa1c:	e008      	b.n	800aa30 <_nx_icmpv6_perform_DAD+0x82>
                {

                    /* So far we didn't get any conflict addresses back.
                       So promote the address to VALID */

                    nx_ipv6_address_next -> nxd_ipv6_address_state = NX_IPV6_ADDR_STATE_VALID;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	2204      	movs	r2, #4
 800aa22:	709a      	strb	r2, [r3, #2]
                    _nx_icmpv6_DAD_clear_NDCache_entry(ip_ptr,
                                                       nx_ipv6_address_next -> nxd_ipv6_address);
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	3308      	adds	r3, #8
                    _nx_icmpv6_DAD_clear_NDCache_entry(ip_ptr,
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f7ff fe7b 	bl	800a726 <_nx_icmpv6_DAD_clear_NDCache_entry>
             nx_ipv6_address_next = nx_ipv6_address_next -> nxd_ipv6_address_next)
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	699b      	ldr	r3, [r3, #24]
 800aa34:	60bb      	str	r3, [r7, #8]
             nx_ipv6_address_next;
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d1d5      	bne.n	800a9e8 <_nx_icmpv6_perform_DAD+0x3a>
 800aa3c:	e000      	b.n	800aa40 <_nx_icmpv6_perform_DAD+0x92>
            continue;
 800aa3e:	bf00      	nop
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	3301      	adds	r3, #1
 800aa44:	60fb      	str	r3, [r7, #12]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d0b7      	beq.n	800a9bc <_nx_icmpv6_perform_DAD+0xe>
#endif /* NX_ENABLE_IPV6_ADDRESS_CHANGE_NOTIFY */
                }
            }
        }
    }
}
 800aa4c:	bf00      	nop
 800aa4e:	bf00      	nop
 800aa50:	3710      	adds	r7, #16
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}

0800aa56 <_nx_icmpv6_send_error_message>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID _nx_icmpv6_send_error_message(NX_IP *ip_ptr, NX_PACKET *offending_packet,
                                   ULONG word1, ULONG error_pointer)
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b092      	sub	sp, #72	@ 0x48
 800aa5a:	af04      	add	r7, sp, #16
 800aa5c:	60f8      	str	r0, [r7, #12]
 800aa5e:	60b9      	str	r1, [r7, #8]
 800aa60:	607a      	str	r2, [r7, #4]
 800aa62:	603b      	str	r3, [r7, #0]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, offending_packet);

    /* Do not send ICMPv6 error message if ICMPv6 is not enabled. */
    if (ip_ptr -> nx_ip_icmpv6_packet_process == NX_NULL)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f000 80fc 	beq.w	800ac68 <_nx_icmpv6_send_error_message+0x212>
        return;
    }

    /* Find out the source and destination IP addresses of the offending packet. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_ip = (((NX_IPV6_HEADER *)(offending_packet -> nx_packet_ip_header)) -> nx_ip_header_source_ip);
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa74:	3308      	adds	r3, #8
 800aa76:	627b      	str	r3, [r7, #36]	@ 0x24

    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    dest_ip = (((NX_IPV6_HEADER *)(offending_packet -> nx_packet_ip_header)) -> nx_ip_header_destination_ip);
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa7c:	3318      	adds	r3, #24
 800aa7e:	623b      	str	r3, [r7, #32]

    if (CHECK_UNSPECIFIED_ADDRESS(src_ip))
 800aa80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa82:	f003 fcc4 	bl	800e40e <CHECK_UNSPECIFIED_ADDRESS>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f040 80ef 	bne.w	800ac6c <_nx_icmpv6_send_error_message+0x216>
         */
        return;
    }

    /* Allocate a packet to build the ICMPv6 error message in.  */
    if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool, &pkt_ptr, NX_IPv6_ICMP_PACKET, NX_NO_WAIT))
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800aa94:	f107 0110 	add.w	r1, r7, #16
 800aa98:	2300      	movs	r3, #0
 800aa9a:	2238      	movs	r2, #56	@ 0x38
 800aa9c:	f003 ffe8 	bl	800ea70 <_nx_packet_allocate>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	f040 80e4 	bne.w	800ac70 <_nx_icmpv6_send_error_message+0x21a>
        /* Error getting packet, so just get out!  */
        return;
    }

    /* Check to see if the packet has enough room to fill with the ICMPv6 error header.  */
    if ((UINT)(pkt_ptr -> nx_packet_data_end - pkt_ptr -> nx_packet_prepend_ptr) < sizeof(NX_ICMPV6_ERROR))
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	695a      	ldr	r2, [r3, #20]
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	2b07      	cmp	r3, #7
 800aab4:	d804      	bhi.n	800aac0 <_nx_icmpv6_send_error_message+0x6a>
    {

        /* Error getting packet, so just get out!  */
        _nx_packet_release(pkt_ptr);
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	4618      	mov	r0, r3
 800aaba:	f004 fb79 	bl	800f1b0 <_nx_packet_release>
        return;
 800aabe:	e0d8      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, pkt_ptr);

    /* Mark the packet as IPv6. */
    /*lint -e{644} suppress variable might not be initialized, since "pkt_ptr" was initialized in _nx_packet_allocate. */
    pkt_ptr -> nx_packet_ip_version = NX_IP_VERSION_V6;
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	2206      	movs	r2, #6
 800aac4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Setup the size of the ICMPv6 NA message */

    /* Size of the message is ICMPv6 */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    icmpv6_error = (NX_ICMPV6_ERROR *)(pkt_ptr -> nx_packet_prepend_ptr);
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	61fb      	str	r3, [r7, #28]
    icmpv6_error -> nx_icmpv6_error_header.nx_icmpv6_header_type = (UCHAR)((word1 >> 24) & 0xFF);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	0e1b      	lsrs	r3, r3, #24
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	69fb      	ldr	r3, [r7, #28]
 800aad6:	701a      	strb	r2, [r3, #0]
    icmpv6_error -> nx_icmpv6_error_header.nx_icmpv6_header_code = (UCHAR)((word1 >> 16) & 0xFF);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	0c1b      	lsrs	r3, r3, #16
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	705a      	strb	r2, [r3, #1]
    icmpv6_error -> nx_icmpv6_error_header.nx_icmpv6_header_checksum = 0;
 800aae2:	69fb      	ldr	r3, [r7, #28]
 800aae4:	2200      	movs	r2, #0
 800aae6:	805a      	strh	r2, [r3, #2]

    icmpv6_error -> nx_icmpv6_error_pointer = error_pointer;
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	683a      	ldr	r2, [r7, #0]
 800aaec:	605a      	str	r2, [r3, #4]

    /* Change to network byte order. */
    NX_CHANGE_ULONG_ENDIAN(icmpv6_error -> nx_icmpv6_error_pointer);
 800aaee:	69fb      	ldr	r3, [r7, #28]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	ba1a      	rev	r2, r3
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	605a      	str	r2, [r3, #4]

    /* Figure out how many bytes we should copy from the offending packet not including ethernet
       frame header. */
    /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
    bytes_to_copy = (UINT)(offending_packet -> nx_packet_append_ptr - offending_packet -> nx_packet_ip_header);
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	68da      	ldr	r2, [r3, #12]
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab00:	1ad3      	subs	r3, r2, r3
 800ab02:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Check that the number of bytes to copy does not exceed the minimum size ICMPv6 message
       as per RFC 2460. */
    if ((bytes_to_copy + sizeof(NX_ICMPV6_ERROR) + sizeof(NX_IPV6_HEADER)) >= NX_MINIMUM_IPV6_PATH_MTU)
 800ab04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab06:	3330      	adds	r3, #48	@ 0x30
 800ab08:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800ab0c:	d302      	bcc.n	800ab14 <_nx_icmpv6_send_error_message+0xbe>
    {

        /* Subtract size of IPv6 and ICMPv6 headers from the ICMPv6 error message packet. */
        bytes_to_copy = (UINT)(NX_MINIMUM_IPV6_PATH_MTU - (sizeof(NX_IPV6_HEADER) + sizeof(NX_ICMPV6_ERROR)));
 800ab0e:	f44f 639a 	mov.w	r3, #1232	@ 0x4d0
 800ab12:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Check how much of the offending packet data will fit in the allocated packet, leaving
       room for the Physical frame header, IPv6 header and ICMPv6 header of the error message. */
    payload = pkt_ptr -> nx_packet_pool_owner -> nx_packet_pool_payload_size;
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab1a:	61bb      	str	r3, [r7, #24]

    if (((INT)((bytes_to_copy + sizeof(NX_IPV6_HEADER) + sizeof(NX_ICMPV6_ERROR) + NX_PHYSICAL_HEADER) - payload)) > 0)
 800ab1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	3340      	adds	r3, #64	@ 0x40
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	dd02      	ble.n	800ab2e <_nx_icmpv6_send_error_message+0xd8>
    {

        bytes_to_copy = (UINT)(payload - (sizeof(NX_IPV6_HEADER) + sizeof(NX_ICMPV6_ERROR) + NX_PHYSICAL_HEADER));
 800ab28:	69bb      	ldr	r3, [r7, #24]
 800ab2a:	3b40      	subs	r3, #64	@ 0x40
 800ab2c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Set the packet length and pointers.  The length will be increased to include
       the IPv6 header in the IP send function.  The Prepend function will be similarly
       updated in the IP send function. */
    pkt_ptr -> nx_packet_length = bytes_to_copy + (ULONG)sizeof(NX_ICMPV6_ERROR);
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab32:	3208      	adds	r2, #8
 800ab34:	625a      	str	r2, [r3, #36]	@ 0x24
    pkt_ptr -> nx_packet_append_ptr = pkt_ptr -> nx_packet_prepend_ptr + pkt_ptr -> nx_packet_length;
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	6899      	ldr	r1, [r3, #8]
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	440a      	add	r2, r1
 800ab42:	60da      	str	r2, [r3, #12]

    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab48:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*lint -e{923} suppress cast between pointer and ULONG, since it is necessary  */
    dest_packet = (ULONG *)NX_UCHAR_POINTER_ADD(icmpv6_error, sizeof(NX_ICMPV6_ERROR));
 800ab4a:	69fb      	ldr	r3, [r7, #28]
 800ab4c:	3308      	adds	r3, #8
 800ab4e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Endian swap the incoming IPv6 header (10 ULONGs = 40 bytes)
       to network byte order. */
    for (i = 0; i < 10; i++)
 800ab50:	2300      	movs	r3, #0
 800ab52:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab54:	e00a      	b.n	800ab6c <_nx_icmpv6_send_error_message+0x116>
    {
        NX_CHANGE_ULONG_ENDIAN(*src_packet);
 800ab56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	ba1a      	rev	r2, r3
 800ab5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab5e:	601a      	str	r2, [r3, #0]
        src_packet++;
 800ab60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab62:	3304      	adds	r3, #4
 800ab64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (i = 0; i < 10; i++)
 800ab66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab68:	3301      	adds	r3, #1
 800ab6a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6e:	2b09      	cmp	r3, #9
 800ab70:	d9f1      	bls.n	800ab56 <_nx_icmpv6_send_error_message+0x100>
    }

    /* Reset the packet pointer to the received packet IP header. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab76:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Copy the data from the received packet to the ICMPv6 error packet. */
    for (; (INT)bytes_to_copy > 0; bytes_to_copy -= 4)
 800ab78:	e00a      	b.n	800ab90 <_nx_icmpv6_send_error_message+0x13a>
    {

        *dest_packet++ = *src_packet++;
 800ab7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab7c:	1d13      	adds	r3, r2, #4
 800ab7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab82:	1d19      	adds	r1, r3, #4
 800ab84:	62b9      	str	r1, [r7, #40]	@ 0x28
 800ab86:	6812      	ldr	r2, [r2, #0]
 800ab88:	601a      	str	r2, [r3, #0]
    for (; (INT)bytes_to_copy > 0; bytes_to_copy -= 4)
 800ab8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab8c:	3b04      	subs	r3, #4
 800ab8e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	dcf1      	bgt.n	800ab7a <_nx_icmpv6_send_error_message+0x124>
    }

    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    src_packet  = (ULONG *)(offending_packet -> nx_packet_ip_header);
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Endian swap the IPv6 header back to host byte order. */
    for (i = 0; i < 10; i++)
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800aba0:	e00a      	b.n	800abb8 <_nx_icmpv6_send_error_message+0x162>
    {
        NX_CHANGE_ULONG_ENDIAN(*src_packet);
 800aba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	ba1a      	rev	r2, r3
 800aba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abaa:	601a      	str	r2, [r3, #0]
        src_packet++;
 800abac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abae:	3304      	adds	r3, #4
 800abb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (i = 0; i < 10; i++)
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	3301      	adds	r3, #1
 800abb6:	633b      	str	r3, [r7, #48]	@ 0x30
 800abb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abba:	2b09      	cmp	r3, #9
 800abbc:	d9f1      	bls.n	800aba2 <_nx_icmpv6_send_error_message+0x14c>
    }

    /* If we received the packet through a Multicast address, we pick an outgoing address
       based on multicast scope (RFC 3484, 3.1) */
    if (IPv6_Address_Type(dest_ip) & IPV6_ADDRESS_MULTICAST)
 800abbe:	6a38      	ldr	r0, [r7, #32]
 800abc0:	f003 fc9c 	bl	800e4fc <IPv6_Address_Type>
 800abc4:	4603      	mov	r3, r0
 800abc6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d00f      	beq.n	800abee <_nx_icmpv6_send_error_message+0x198>
    {

        if (_nxd_ipv6_interface_find(ip_ptr, dest_ip,
                                     &pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr,
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
        if (_nxd_ipv6_interface_find(ip_ptr, dest_ip,
 800abd4:	2300      	movs	r3, #0
 800abd6:	6a39      	ldr	r1, [r7, #32]
 800abd8:	68f8      	ldr	r0, [r7, #12]
 800abda:	f009 fad9 	bl	8014190 <_nxd_ipv6_interface_find>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d008      	beq.n	800abf6 <_nx_icmpv6_send_error_message+0x1a0>
                                     NX_NULL))
        {

            /* Cannot find usable outgoing interface. */
            _nx_packet_release(pkt_ptr);
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	4618      	mov	r0, r3
 800abe8:	f004 fae2 	bl	800f1b0 <_nx_packet_release>
            return;
 800abec:	e041      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
    else
    {

        /* If this ICMPv6 error message is a response to a packet sent to link local or global address,
           use the corresponding interface address as sender's address. */
        pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr = offending_packet -> nx_packet_address.nx_packet_ipv6_address_ptr;
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	68ba      	ldr	r2, [r7, #8]
 800abf2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800abf4:	635a      	str	r2, [r3, #52]	@ 0x34

    /*
       Check if a suitable outoing address was found, and the
       outgoing address is not valid:
     */
    if ((pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr == NX_NULL) ||
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d004      	beq.n	800ac08 <_nx_icmpv6_send_error_message+0x1b2>
        (pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_VALID))
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac02:	789b      	ldrb	r3, [r3, #2]
    if ((pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr == NX_NULL) ||
 800ac04:	2b04      	cmp	r3, #4
 800ac06:	d004      	beq.n	800ac12 <_nx_icmpv6_send_error_message+0x1bc>
    {

        /* No good. Drop the packet and return. */
        _nx_packet_release(pkt_ptr);
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f004 fad0 	bl	800f1b0 <_nx_packet_release>
        return;
 800ac10:	e02f      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
#if defined(NX_DISABLE_ICMPV6_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE)
    if (compute_checksum)
#endif /* defined(NX_DISABLE_ICMPV6_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {
        /* Compute the check sum */
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_PROTOCOL_ICMPV6,
 800ac12:	6938      	ldr	r0, [r7, #16]
                                           (UINT)pkt_ptr -> nx_packet_length,
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                           pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address,
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac1c:	f103 0108 	add.w	r1, r3, #8
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_PROTOCOL_ICMPV6,
 800ac20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac22:	9300      	str	r3, [sp, #0]
 800ac24:	460b      	mov	r3, r1
 800ac26:	213a      	movs	r1, #58	@ 0x3a
 800ac28:	f000 fae9 	bl	800b1fe <_nx_ip_checksum_compute>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	82fb      	strh	r3, [r7, #22]
                                           src_ip);

        icmpv6_error -> nx_icmpv6_error_header.nx_icmpv6_header_checksum = (USHORT)(~checksum);
 800ac30:	8afb      	ldrh	r3, [r7, #22]
 800ac32:	43db      	mvns	r3, r3
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	805a      	strh	r2, [r3, #2]

        /* Swap to network byte order. */
        NX_CHANGE_USHORT_ENDIAN(icmpv6_error -> nx_icmpv6_error_header.nx_icmpv6_header_checksum);
 800ac3a:	69fb      	ldr	r3, [r7, #28]
 800ac3c:	885b      	ldrh	r3, [r3, #2]
 800ac3e:	ba5b      	rev16	r3, r3
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	805a      	strh	r2, [r3, #2]
        pkt_ptr -> nx_packet_interface_capability_flag |= NX_INTERFACE_CAPABILITY_ICMPV6_TX_CHECKSUM;
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Transmit the packet.  The hop limit is set to 255. */
    _nx_ipv6_packet_send(ip_ptr, pkt_ptr, NX_PROTOCOL_ICMPV6, pkt_ptr -> nx_packet_length, 255,
 800ac46:	6939      	ldr	r1, [r7, #16]
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
                         pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address,
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac50:	3308      	adds	r3, #8
    _nx_ipv6_packet_send(ip_ptr, pkt_ptr, NX_PROTOCOL_ICMPV6, pkt_ptr -> nx_packet_length, 255,
 800ac52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac54:	9202      	str	r2, [sp, #8]
 800ac56:	9301      	str	r3, [sp, #4]
 800ac58:	23ff      	movs	r3, #255	@ 0xff
 800ac5a:	9300      	str	r3, [sp, #0]
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	223a      	movs	r2, #58	@ 0x3a
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	f002 ff51 	bl	800db08 <_nx_ipv6_packet_send>
                         src_ip);

    return;
 800ac66:	e004      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
        return;
 800ac68:	bf00      	nop
 800ac6a:	e002      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
        return;
 800ac6c:	bf00      	nop
 800ac6e:	e000      	b.n	800ac72 <_nx_icmpv6_send_error_message+0x21c>
        return;
 800ac70:	bf00      	nop
}
 800ac72:	3738      	adds	r7, #56	@ 0x38
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}

0800ac78 <_nx_icmpv6_send_ns>:
                        ULONG                 *neighbor_IP_address,
                        INT                    send_slla,
                        NXD_IPV6_ADDRESS      *outgoing_address,
                        INT                    sendUnicast,
                        ND_CACHE_ENTRY        *NDCacheEntry)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b09c      	sub	sp, #112	@ 0x70
 800ac7c:	af04      	add	r7, sp, #16
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	607a      	str	r2, [r7, #4]
 800ac84:	603b      	str	r3, [r7, #0]
    if (_nx_packet_allocate(ip_ptr -> nx_ip_auxiliary_packet_pool, &pkt_ptr, NX_IPv6_ICMP_PACKET, NX_NO_WAIT))
    {
        if (ip_ptr -> nx_ip_auxiliary_packet_pool != ip_ptr -> nx_ip_default_packet_pool)
#endif /* NX_ENABLE_DUAL_PACKET_POOL */
        {
            if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool, &pkt_ptr, NX_IPv6_ICMP_PACKET, NX_NO_WAIT))
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800ac8c:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800ac90:	2300      	movs	r3, #0
 800ac92:	2238      	movs	r2, #56	@ 0x38
 800ac94:	f003 feec 	bl	800ea70 <_nx_packet_allocate>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	f040 8123 	bne.w	800aee6 <_nx_icmpv6_send_ns+0x26e>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, pkt_ptr);

    /* Mark the packet as IPv6 packet. */
    /*lint -e{644} suppress variable might not be initialized, since "pkt_ptr" was initialized in _nx_packet_allocate. */
    pkt_ptr -> nx_packet_ip_version = NX_IP_VERSION_V6;
 800aca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aca2:	2206      	movs	r2, #6
 800aca4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Setup the size of the ICMPv6 NS message */
    pkt_ptr -> nx_packet_length = sizeof(NX_ICMPV6_ND);
 800aca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acaa:	2218      	movs	r2, #24
 800acac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Add 8 more bytes if sending source link layer address. */
    if (send_slla)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d004      	beq.n	800acbe <_nx_icmpv6_send_ns+0x46>
    {
        pkt_ptr -> nx_packet_length += 8;
 800acb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800acb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acba:	3208      	adds	r2, #8
 800acbc:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Check to see if the packet has enough room to fill with NS.  */
    if ((UINT)(pkt_ptr -> nx_packet_data_end - pkt_ptr -> nx_packet_prepend_ptr) < pkt_ptr -> nx_packet_length)
 800acbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acc0:	695a      	ldr	r2, [r3, #20]
 800acc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	1ad3      	subs	r3, r2, r3
 800acc8:	461a      	mov	r2, r3
 800acca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800accc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acce:	429a      	cmp	r2, r3
 800acd0:	d204      	bcs.n	800acdc <_nx_icmpv6_send_ns+0x64>
    {

        /* Error getting packet, so just get out!  */
        _nx_packet_release(pkt_ptr);
 800acd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acd4:	4618      	mov	r0, r3
 800acd6:	f004 fa6b 	bl	800f1b0 <_nx_packet_release>
        return;
 800acda:	e107      	b.n	800aeec <_nx_icmpv6_send_ns+0x274>
    }

    /* Setup the append pointer to the end of the message. */
    pkt_ptr -> nx_packet_append_ptr = pkt_ptr -> nx_packet_prepend_ptr + pkt_ptr -> nx_packet_length;
 800acdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acde:	6899      	ldr	r1, [r3, #8]
 800ace0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ace2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ace4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ace6:	440a      	add	r2, r1
 800ace8:	60da      	str	r2, [r3, #12]

    /* Set up the ND message in the buffer. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    nd_ptr = (NX_ICMPV6_ND *)(pkt_ptr -> nx_packet_prepend_ptr);
 800acea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	65bb      	str	r3, [r7, #88]	@ 0x58
    nd_ptr -> nx_icmpv6_nd_header.nx_icmpv6_header_type = NX_ICMPV6_NEIGHBOR_SOLICITATION_TYPE;
 800acf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acf2:	2287      	movs	r2, #135	@ 0x87
 800acf4:	701a      	strb	r2, [r3, #0]
    nd_ptr -> nx_icmpv6_nd_header.nx_icmpv6_header_code = 0;
 800acf6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acf8:	2200      	movs	r2, #0
 800acfa:	705a      	strb	r2, [r3, #1]
    nd_ptr -> nx_icmpv6_nd_header.nx_icmpv6_header_checksum = 0;
 800acfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acfe:	2200      	movs	r2, #0
 800ad00:	805a      	strh	r2, [r3, #2]
    nd_ptr -> nx_icmpv6_nd_flag = 0;
 800ad02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad04:	2200      	movs	r2, #0
 800ad06:	605a      	str	r2, [r3, #4]

    /* copy the target IP address */
    COPY_IPV6_ADDRESS(neighbor_IP_address, nd_ptr -> nx_icmpv6_nd_targetAddress);
 800ad08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad0a:	3308      	adds	r3, #8
 800ad0c:	4619      	mov	r1, r3
 800ad0e:	68b8      	ldr	r0, [r7, #8]
 800ad10:	f003 fbb6 	bl	800e480 <COPY_IPV6_ADDRESS>

    /* Convert the IP address to network byte order. */
    NX_IPV6_ADDRESS_CHANGE_ENDIAN(nd_ptr -> nx_icmpv6_nd_targetAddress);
 800ad14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad16:	3308      	adds	r3, #8
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f003 fcaf 	bl	800e67c <_nx_ipv6_address_change_endian>

    if (sendUnicast)
 800ad1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d006      	beq.n	800ad32 <_nx_icmpv6_send_ns+0xba>
    {

        COPY_IPV6_ADDRESS(neighbor_IP_address, dest_address);
 800ad24:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ad28:	4619      	mov	r1, r3
 800ad2a:	68b8      	ldr	r0, [r7, #8]
 800ad2c:	f003 fba8 	bl	800e480 <COPY_IPV6_ADDRESS>
 800ad30:	e005      	b.n	800ad3e <_nx_icmpv6_send_ns+0xc6>

        /* Set up the next hop address, which is the target host's Solicited-Node
           Multicast Address.  The address is formed by taking the last 24 bits of
           the target IP address, in the form of:
           0xFF02:0000:0000:0000:0000:0001:FFxx:xxxx */
        SET_SOLICITED_NODE_MULTICAST_ADDRESS(dest_address, neighbor_IP_address);
 800ad32:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ad36:	68b9      	ldr	r1, [r7, #8]
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f003 fbbf 	bl	800e4bc <SET_SOLICITED_NODE_MULTICAST_ADDRESS>
    }

    /* Set up source IP address to use for this packet.
       If the global address is not valid yet, we use the unspecified address (::)
       Otherwise the global address is used */
    if (outgoing_address -> nxd_ipv6_address_state == NX_IPV6_ADDR_STATE_VALID)
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	789b      	ldrb	r3, [r3, #2]
 800ad42:	2b04      	cmp	r3, #4
 800ad44:	d103      	bne.n	800ad4e <_nx_icmpv6_send_ns+0xd6>
    {

        src_address = outgoing_address -> nxd_ipv6_address;
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	3308      	adds	r3, #8
 800ad4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad4c:	e001      	b.n	800ad52 <_nx_icmpv6_send_ns+0xda>
    }
    else
    {

        /*lint -e{929} suppress cast of pointer to pointer, since it is necessary  */
        src_address = (ULONG *)_nx_ipv6_unspecified_address;
 800ad4e:	4b69      	ldr	r3, [pc, #420]	@ (800aef4 <_nx_icmpv6_send_ns+0x27c>)
 800ad50:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr = outgoing_address;
 800ad52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad54:	683a      	ldr	r2, [r7, #0]
 800ad56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* outgoing_address -> nxd_ipv6_address_attached can not be NULL. */
    NX_ASSERT(outgoing_address -> nxd_ipv6_address_attached != NX_NULL);
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d104      	bne.n	800ad6a <_nx_icmpv6_send_ns+0xf2>
 800ad60:	f04f 30ff 	mov.w	r0, #4294967295
 800ad64:	f00c fa84 	bl	8017270 <_tx_thread_sleep>
 800ad68:	e7fa      	b.n	800ad60 <_nx_icmpv6_send_ns+0xe8>

    if (send_slla)  /* Need to send SLLA option */
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d036      	beq.n	800adde <_nx_icmpv6_send_ns+0x166>

    USHORT           *mac_addr;
    NX_ICMPV6_OPTION *nd_options;

        /*lint -e{923} suppress cast between pointer and ULONG, since it is necessary  */
        nd_options = (NX_ICMPV6_OPTION *)NX_UCHAR_POINTER_ADD(nd_ptr, sizeof(NX_ICMPV6_ND));
 800ad70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad72:	3318      	adds	r3, #24
 800ad74:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Fill in the options field */
        nd_options -> nx_icmpv6_option_type = 1;
 800ad76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad78:	2201      	movs	r2, #1
 800ad7a:	701a      	strb	r2, [r3, #0]
        nd_options -> nx_icmpv6_option_length = 1;
 800ad7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad7e:	2201      	movs	r2, #1
 800ad80:	705a      	strb	r2, [r3, #1]

        /* Fill in the source MAC address */
        mac_addr = &nd_options ->  nx_icmpv6_option_data;
 800ad82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad84:	3302      	adds	r3, #2
 800ad86:	653b      	str	r3, [r7, #80]	@ 0x50
        mac_addr[0] = (USHORT)(outgoing_address -> nxd_ipv6_address_attached -> nx_interface_physical_address_msw);
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	68db      	ldr	r3, [r3, #12]
 800ad8e:	b29a      	uxth	r2, r3
 800ad90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad92:	801a      	strh	r2, [r3, #0]
        mac_addr[1] = (USHORT)((outgoing_address -> nxd_ipv6_address_attached -> nx_interface_physical_address_lsw & 0xFFFF0000) >> 16); /* lgtm[cpp/overflow-buffer] */
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	0c1a      	lsrs	r2, r3, #16
 800ad9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad9e:	3302      	adds	r3, #2
 800ada0:	b292      	uxth	r2, r2
 800ada2:	801a      	strh	r2, [r3, #0]
        mac_addr[2] = (USHORT)(outgoing_address -> nxd_ipv6_address_attached -> nx_interface_physical_address_lsw & 0x0000FFFF); /* lgtm[cpp/overflow-buffer] */
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	691a      	ldr	r2, [r3, #16]
 800adaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adac:	3304      	adds	r3, #4
 800adae:	b292      	uxth	r2, r2
 800adb0:	801a      	strh	r2, [r3, #0]

        /* Byte swapping. */
        NX_CHANGE_USHORT_ENDIAN(mac_addr[0]);
 800adb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	ba5b      	rev16	r3, r3
 800adb8:	b29a      	uxth	r2, r3
 800adba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adbc:	801a      	strh	r2, [r3, #0]
        NX_CHANGE_USHORT_ENDIAN(mac_addr[1]); /* lgtm[cpp/overflow-buffer] */
 800adbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adc0:	3302      	adds	r3, #2
 800adc2:	881a      	ldrh	r2, [r3, #0]
 800adc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adc6:	3302      	adds	r3, #2
 800adc8:	ba52      	rev16	r2, r2
 800adca:	b292      	uxth	r2, r2
 800adcc:	801a      	strh	r2, [r3, #0]
        NX_CHANGE_USHORT_ENDIAN(mac_addr[2]); /* lgtm[cpp/overflow-buffer] */
 800adce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800add0:	3304      	adds	r3, #4
 800add2:	881a      	ldrh	r2, [r3, #0]
 800add4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800add6:	3304      	adds	r3, #4
 800add8:	ba52      	rev16	r2, r2
 800adda:	b292      	uxth	r2, r2
 800addc:	801a      	strh	r2, [r3, #0]
#if defined(NX_DISABLE_ICMPV6_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE)
    if (compute_checksum)
#endif /* defined(NX_DISABLE_ICMPV6_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {
        /* Compute checksum.  The return value is already in network byte order */
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_PROTOCOL_ICMPV6, (UINT)pkt_ptr -> nx_packet_length, src_address, dest_address);
 800adde:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800ade0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ade2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ade4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adec:	213a      	movs	r1, #58	@ 0x3a
 800adee:	f000 fa06 	bl	800b1fe <_nx_ip_checksum_compute>
 800adf2:	4603      	mov	r3, r0
 800adf4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

        checksum = (USHORT)(~checksum);
 800adf8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800adfc:	43db      	mvns	r3, r3
 800adfe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

        /* Byte swapping. */
        NX_CHANGE_USHORT_ENDIAN(checksum);
 800ae02:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ae06:	ba5b      	rev16	r3, r3
 800ae08:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

        nd_ptr -> nx_icmpv6_nd_header.nx_icmpv6_header_checksum = checksum;
 800ae0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ae0e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800ae12:	805a      	strh	r2, [r3, #2]
        pkt_ptr -> nx_packet_interface_capability_flag |= NX_INTERFACE_CAPABILITY_ICMPV6_TX_CHECKSUM;
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Add IPv6 header. */
    if (_nx_ipv6_header_add(ip_ptr, &pkt_ptr, NX_PROTOCOL_ICMPV6, pkt_ptr -> nx_packet_length,
 800ae14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae18:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	9303      	str	r3, [sp, #12]
 800ae20:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ae24:	9302      	str	r3, [sp, #8]
 800ae26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae28:	9301      	str	r3, [sp, #4]
 800ae2a:	23ff      	movs	r3, #255	@ 0xff
 800ae2c:	9300      	str	r3, [sp, #0]
 800ae2e:	4613      	mov	r3, r2
 800ae30:	223a      	movs	r2, #58	@ 0x3a
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f002 fc30 	bl	800d698 <_nx_ipv6_header_add>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d155      	bne.n	800aeea <_nx_icmpv6_send_ns+0x272>
        /* Failed to add header. */
        return;
    }

    /* Build the driver request. */
    driver_request.nx_ip_driver_ptr                  = ip_ptr;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    driver_request.nx_ip_driver_command              = NX_LINK_PACKET_SEND;
 800ae42:	2300      	movs	r3, #0
 800ae44:	617b      	str	r3, [r7, #20]
    driver_request.nx_ip_driver_packet               = pkt_ptr;
 800ae46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae48:	627b      	str	r3, [r7, #36]	@ 0x24
    driver_request.nx_ip_driver_interface            = outgoing_address -> nxd_ipv6_address_attached;
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	685b      	ldr	r3, [r3, #4]
 800ae4e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (sendUnicast)
 800ae50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d01e      	beq.n	800ae94 <_nx_icmpv6_send_ns+0x21c>
    {
    UCHAR *mac_addr;
        mac_addr = NDCacheEntry -> nx_nd_cache_mac_addr;
 800ae56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae58:	3310      	adds	r3, #16
 800ae5a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Set unicast destination MAC. */
        driver_request.nx_ip_driver_physical_address_msw = ((ULONG)mac_addr[0] << 8) | mac_addr[1];
 800ae5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	021b      	lsls	r3, r3, #8
 800ae62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae64:	3201      	adds	r2, #1
 800ae66:	7812      	ldrb	r2, [r2, #0]
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	61fb      	str	r3, [r7, #28]
        driver_request.nx_ip_driver_physical_address_lsw =
            ((ULONG)mac_addr[2] << 24) | ((ULONG)mac_addr[3] << 16) | ((ULONG)mac_addr[4] << 8) | mac_addr[5];
 800ae6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae6e:	3302      	adds	r3, #2
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	061a      	lsls	r2, r3, #24
 800ae74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae76:	3303      	adds	r3, #3
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	041b      	lsls	r3, r3, #16
 800ae7c:	431a      	orrs	r2, r3
 800ae7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae80:	3304      	adds	r3, #4
 800ae82:	781b      	ldrb	r3, [r3, #0]
 800ae84:	021b      	lsls	r3, r3, #8
 800ae86:	4313      	orrs	r3, r2
 800ae88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae8a:	3205      	adds	r2, #5
 800ae8c:	7812      	ldrb	r2, [r2, #0]
 800ae8e:	4313      	orrs	r3, r2
        driver_request.nx_ip_driver_physical_address_lsw =
 800ae90:	623b      	str	r3, [r7, #32]
 800ae92:	e004      	b.n	800ae9e <_nx_icmpv6_send_ns+0x226>
    }
    else
    {

        /*lint -e{644} suppress variable might not be initialized, since dest_address was initialized. */
        driver_request.nx_ip_driver_physical_address_msw = 0x00003333;
 800ae94:	f243 3333 	movw	r3, #13107	@ 0x3333
 800ae98:	61fb      	str	r3, [r7, #28]
        driver_request.nx_ip_driver_physical_address_lsw = dest_address[3];
 800ae9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae9c:	623b      	str	r3, [r7, #32]
    }

#ifndef NX_DISABLE_IP_INFO

    /* Increment the IP packet sent count.  */
    ip_ptr -> nx_ip_total_packets_sent++;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800aea4:	1c5a      	adds	r2, r3, #1
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

    /* Increment the IP bytes sent count.  */
    ip_ptr -> nx_ip_total_bytes_sent +=  pkt_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV6_HEADER);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800aeb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb6:	4413      	add	r3, r2
 800aeb8:	f1a3 0228 	sub.w	r2, r3, #40	@ 0x28
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, pkt_ptr);

    /* Driver entry must not be NULL. */
    NX_ASSERT(outgoing_address -> nxd_ipv6_address_attached -> nx_interface_link_driver_entry != NX_NULL);
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d104      	bne.n	800aed6 <_nx_icmpv6_send_ns+0x25e>
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	f00c f9ce 	bl	8017270 <_tx_thread_sleep>
 800aed4:	e7fa      	b.n	800aecc <_nx_icmpv6_send_ns+0x254>

    /* Send the IP packet out on the network via the attached driver.  */
    (outgoing_address -> nxd_ipv6_address_attached -> nx_interface_link_driver_entry)(&driver_request);
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aedc:	f107 0214 	add.w	r2, r7, #20
 800aee0:	4610      	mov	r0, r2
 800aee2:	4798      	blx	r3
 800aee4:	e002      	b.n	800aeec <_nx_icmpv6_send_ns+0x274>
                return;
 800aee6:	bf00      	nop
 800aee8:	e000      	b.n	800aeec <_nx_icmpv6_send_ns+0x274>
        return;
 800aeea:	bf00      	nop
}
 800aeec:	3760      	adds	r7, #96	@ 0x60
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	08019bb4 	.word	0x08019bb4

0800aef8 <_nx_icmpv6_send_rs>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_icmpv6_send_rs(NX_IP *ip_ptr, UINT if_index)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08c      	sub	sp, #48	@ 0x30
 800aefc:	af04      	add	r7, sp, #16
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
NX_ICMPV6_RS     *rs_ptr;
NX_ICMPV6_OPTION *rs_options;


    /* Do not send RS packet if ICMPv6 is not enabled. */
    if (ip_ptr -> nx_ip_icmpv6_packet_process == NX_NULL)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d101      	bne.n	800af10 <_nx_icmpv6_send_rs+0x18>
    {
        return(NX_NOT_SUCCESSFUL);
 800af0c:	2343      	movs	r3, #67	@ 0x43
 800af0e:	e0b5      	b.n	800b07c <_nx_icmpv6_send_rs+0x184>
    if (_nx_packet_allocate(ip_ptr -> nx_ip_auxiliary_packet_pool, &pkt_ptr, (NX_ICMP_PACKET + sizeof(NX_ICMPV6_RS) + 8), NX_NO_WAIT))
    {
        if (ip_ptr -> nx_ip_auxiliary_packet_pool != ip_ptr -> nx_ip_default_packet_pool)
#endif /* NX_ENABLE_DUAL_PACKET_POOL */
        {
            if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool,
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 800af16:	f107 010c 	add.w	r1, r7, #12
 800af1a:	2300      	movs	r3, #0
 800af1c:	2248      	movs	r2, #72	@ 0x48
 800af1e:	f003 fda7 	bl	800ea70 <_nx_packet_allocate>
 800af22:	4603      	mov	r3, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	d001      	beq.n	800af2c <_nx_icmpv6_send_rs+0x34>
                                    &pkt_ptr, (NX_ICMP_PACKET + sizeof(NX_ICMPV6_RS) + 8), NX_NO_WAIT))
            {

                /* Error getting packet, so just get out!  */
                return(NX_NOT_SUCCESSFUL);
 800af28:	2343      	movs	r3, #67	@ 0x43
 800af2a:	e0a7      	b.n	800b07c <_nx_icmpv6_send_rs+0x184>
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, pkt_ptr);

    /* Find a valid IPv6 address. */
    if (_nxd_ipv6_interface_find(ip_ptr, (ULONG *)_nx_ipv6_all_router_address,
                                 &pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr,
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
    if (_nxd_ipv6_interface_find(ip_ptr, (ULONG *)_nx_ipv6_all_router_address,
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	224c      	movs	r2, #76	@ 0x4c
 800af36:	fb02 f303 	mul.w	r3, r2, r3
 800af3a:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	4413      	add	r3, r2
 800af42:	3304      	adds	r3, #4
 800af44:	460a      	mov	r2, r1
 800af46:	494f      	ldr	r1, [pc, #316]	@ (800b084 <_nx_icmpv6_send_rs+0x18c>)
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f009 f921 	bl	8014190 <_nxd_ipv6_interface_find>
 800af4e:	4603      	mov	r3, r0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d005      	beq.n	800af60 <_nx_icmpv6_send_rs+0x68>
                                 &ip_ptr -> nx_ip_interface[if_index]))
    {
        _nx_packet_release(pkt_ptr);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	4618      	mov	r0, r3
 800af58:	f004 f92a 	bl	800f1b0 <_nx_packet_release>
        return(NX_NOT_SUCCESSFUL);
 800af5c:	2343      	movs	r3, #67	@ 0x43
 800af5e:	e08d      	b.n	800b07c <_nx_icmpv6_send_rs+0x184>
    }

    /*lint -e{644} suppress variable might not be initialized, since "pkt_ptr" was initialized in _nx_packet_allocate. */
    pkt_ptr -> nx_packet_ip_version = NX_IP_VERSION_V6;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	2206      	movs	r2, #6
 800af64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Set the size of the ICMPv6 router solicitation message. */
    /* Size of the message is ICMPv6 + options, which is 8 bytes. */
    pkt_ptr -> nx_packet_length = (sizeof(NX_ICMPV6_RS) + 8);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2210      	movs	r2, #16
 800af6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the prepend pointer. */
    pkt_ptr -> nx_packet_prepend_ptr -= pkt_ptr -> nx_packet_length;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	6899      	ldr	r1, [r3, #8]
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af76:	425a      	negs	r2, r3
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	440a      	add	r2, r1
 800af7c:	609a      	str	r2, [r3, #8]

    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    rs_ptr = (NX_ICMPV6_RS *)(pkt_ptr -> nx_packet_prepend_ptr);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	61fb      	str	r3, [r7, #28]
    rs_ptr -> nx_icmpv6_rs_icmpv6_header.nx_icmpv6_header_type = NX_ICMPV6_ROUTER_SOLICITATION_TYPE;
 800af84:	69fb      	ldr	r3, [r7, #28]
 800af86:	2285      	movs	r2, #133	@ 0x85
 800af88:	701a      	strb	r2, [r3, #0]
    rs_ptr -> nx_icmpv6_rs_icmpv6_header.nx_icmpv6_header_code = 0;
 800af8a:	69fb      	ldr	r3, [r7, #28]
 800af8c:	2200      	movs	r2, #0
 800af8e:	705a      	strb	r2, [r3, #1]
    rs_ptr -> nx_icmpv6_rs_icmpv6_header.nx_icmpv6_header_checksum = 0;
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	2200      	movs	r2, #0
 800af94:	805a      	strh	r2, [r3, #2]
    rs_ptr -> nx_icmpv6_rs_reserved = 0;
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	2200      	movs	r2, #0
 800af9a:	605a      	str	r2, [r3, #4]

    /* Get a pointer to the Option header in the ICMPv6 header. */
    /*lint -e{923} suppress cast between pointer and ULONG, since it is necessary  */
    rs_options = (NX_ICMPV6_OPTION *)NX_UCHAR_POINTER_ADD(rs_ptr, sizeof(NX_ICMPV6_RS));
 800af9c:	69fb      	ldr	r3, [r7, #28]
 800af9e:	3308      	adds	r3, #8
 800afa0:	61bb      	str	r3, [r7, #24]

    /* Fill in the options field */
    rs_options -> nx_icmpv6_option_type = ICMPV6_OPTION_TYPE_SRC_LINK_ADDR;
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	2201      	movs	r2, #1
 800afa6:	701a      	strb	r2, [r3, #0]
    rs_options -> nx_icmpv6_option_length = 1;
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	2201      	movs	r2, #1
 800afac:	705a      	strb	r2, [r3, #1]

    /* Fill in the source mac address. */
    mac_addr = &rs_options -> nx_icmpv6_option_data;
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	3302      	adds	r3, #2
 800afb2:	617b      	str	r3, [r7, #20]
    mac_addr[0] = (USHORT)(ip_ptr -> nx_ip_interface[if_index].nx_interface_physical_address_msw);
 800afb4:	687a      	ldr	r2, [r7, #4]
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	214c      	movs	r1, #76	@ 0x4c
 800afba:	fb01 f303 	mul.w	r3, r1, r3
 800afbe:	4413      	add	r3, r2
 800afc0:	f503 6344 	add.w	r3, r3, #3136	@ 0xc40
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	b29a      	uxth	r2, r3
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	801a      	strh	r2, [r3, #0]
    mac_addr[1] = (USHORT)((ip_ptr -> nx_ip_interface[if_index].nx_interface_physical_address_lsw & 0xFFFF0000) >> 16); /* lgtm[cpp/overflow-buffer] */
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	214c      	movs	r1, #76	@ 0x4c
 800afd2:	fb01 f303 	mul.w	r3, r1, r3
 800afd6:	4413      	add	r3, r2
 800afd8:	f603 4344 	addw	r3, r3, #3140	@ 0xc44
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	0c1a      	lsrs	r2, r3, #16
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	3302      	adds	r3, #2
 800afe4:	b292      	uxth	r2, r2
 800afe6:	801a      	strh	r2, [r3, #0]
    mac_addr[2] = (USHORT)(ip_ptr -> nx_ip_interface[if_index].nx_interface_physical_address_lsw & 0x0000FFFF); /* lgtm[cpp/overflow-buffer] */
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	214c      	movs	r1, #76	@ 0x4c
 800afee:	fb01 f303 	mul.w	r3, r1, r3
 800aff2:	4413      	add	r3, r2
 800aff4:	f603 4344 	addw	r3, r3, #3140	@ 0xc44
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	3304      	adds	r3, #4
 800affe:	b292      	uxth	r2, r2
 800b000:	801a      	strh	r2, [r3, #0]

    /* Byte swapping. */
    NX_CHANGE_USHORT_ENDIAN(mac_addr[0]);
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	881b      	ldrh	r3, [r3, #0]
 800b006:	ba5b      	rev16	r3, r3
 800b008:	b29a      	uxth	r2, r3
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	801a      	strh	r2, [r3, #0]
    NX_CHANGE_USHORT_ENDIAN(mac_addr[1]); /* lgtm[cpp/overflow-buffer] */
 800b00e:	697b      	ldr	r3, [r7, #20]
 800b010:	3302      	adds	r3, #2
 800b012:	881a      	ldrh	r2, [r3, #0]
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	3302      	adds	r3, #2
 800b018:	ba52      	rev16	r2, r2
 800b01a:	b292      	uxth	r2, r2
 800b01c:	801a      	strh	r2, [r3, #0]
    NX_CHANGE_USHORT_ENDIAN(mac_addr[2]); /* lgtm[cpp/overflow-buffer] */
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	3304      	adds	r3, #4
 800b022:	881a      	ldrh	r2, [r3, #0]
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	3304      	adds	r3, #4
 800b028:	ba52      	rev16	r2, r2
 800b02a:	b292      	uxth	r2, r2
 800b02c:	801a      	strh	r2, [r3, #0]
#endif /* defined(NX_DISABLE_ICMPV6_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {

        /* Compute checksum.  The returned value is already in network byte order. */
        /*lint -e{929} suppress cast of pointer to pointer, since it is necessary  */
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_PROTOCOL_ICMPV6,
 800b02e:	68f8      	ldr	r0, [r7, #12]
                                           (UINT)pkt_ptr -> nx_packet_length,
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                           pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address,
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b038:	3308      	adds	r3, #8
        checksum = _nx_ip_checksum_compute(pkt_ptr, NX_PROTOCOL_ICMPV6,
 800b03a:	4912      	ldr	r1, [pc, #72]	@ (800b084 <_nx_icmpv6_send_rs+0x18c>)
 800b03c:	9100      	str	r1, [sp, #0]
 800b03e:	213a      	movs	r1, #58	@ 0x3a
 800b040:	f000 f8dd 	bl	800b1fe <_nx_ip_checksum_compute>
 800b044:	4603      	mov	r3, r0
 800b046:	827b      	strh	r3, [r7, #18]
                                           (ULONG *)_nx_ipv6_all_router_address);

        checksum = (USHORT)(~checksum);
 800b048:	8a7b      	ldrh	r3, [r7, #18]
 800b04a:	43db      	mvns	r3, r3
 800b04c:	827b      	strh	r3, [r7, #18]

        /* Byte swapping. */
        NX_CHANGE_USHORT_ENDIAN(checksum);
 800b04e:	8a7b      	ldrh	r3, [r7, #18]
 800b050:	ba5b      	rev16	r3, r3
 800b052:	827b      	strh	r3, [r7, #18]

        rs_ptr -> nx_icmpv6_rs_icmpv6_header.nx_icmpv6_header_checksum = checksum;
 800b054:	69fb      	ldr	r3, [r7, #28]
 800b056:	8a7a      	ldrh	r2, [r7, #18]
 800b058:	805a      	strh	r2, [r3, #2]
        pkt_ptr -> nx_packet_interface_capability_flag |= NX_INTERFACE_CAPABILITY_ICMPV6_TX_CHECKSUM;
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /*lint -e{929} suppress cast of pointer to pointer, since it is necessary  */
    _nx_ipv6_packet_send(ip_ptr, pkt_ptr, NX_PROTOCOL_ICMPV6, pkt_ptr -> nx_packet_length, 255,
 800b05a:	68f9      	ldr	r1, [r7, #12]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                         pkt_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address,
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b064:	3308      	adds	r3, #8
    _nx_ipv6_packet_send(ip_ptr, pkt_ptr, NX_PROTOCOL_ICMPV6, pkt_ptr -> nx_packet_length, 255,
 800b066:	4807      	ldr	r0, [pc, #28]	@ (800b084 <_nx_icmpv6_send_rs+0x18c>)
 800b068:	9002      	str	r0, [sp, #8]
 800b06a:	9301      	str	r3, [sp, #4]
 800b06c:	23ff      	movs	r3, #255	@ 0xff
 800b06e:	9300      	str	r3, [sp, #0]
 800b070:	4613      	mov	r3, r2
 800b072:	223a      	movs	r2, #58	@ 0x3a
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f002 fd47 	bl	800db08 <_nx_ipv6_packet_send>
                         (ULONG *)_nx_ipv6_all_router_address);

    return(NX_SUCCESS);
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3720      	adds	r7, #32
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}
 800b084:	08019bc4 	.word	0x08019bc4

0800b088 <_nx_igmp_multicast_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_igmp_multicast_check(NX_IP *ip_ptr, ULONG group, NX_INTERFACE *nx_interface)
{
 800b088:	b480      	push	{r7}
 800b08a:	b087      	sub	sp, #28
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	607a      	str	r2, [r7, #4]

UINT i;

    /* Check for "all hosts" group.  We always assume all hosts membership.  */
    /*lint -e{835} -e{845} suppress operating on zero. */
    if (group ==  NX_ALL_HOSTS_ADDRESS)
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	4a18      	ldr	r2, [pc, #96]	@ (800b0f8 <_nx_igmp_multicast_check+0x70>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d101      	bne.n	800b0a0 <_nx_igmp_multicast_check+0x18>
    {
        return(NX_TRUE);
 800b09c:	2301      	movs	r3, #1
 800b09e:	e025      	b.n	800b0ec <_nx_igmp_multicast_check+0x64>
    }

    /* Loop through the IP multicast join list to find the matching group that is being
       responded to by another host on this same network.  */

    for (i = 0; i < NX_MAX_MULTICAST_GROUPS; i++)
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	617b      	str	r3, [r7, #20]
 800b0a4:	e01e      	b.n	800b0e4 <_nx_igmp_multicast_check+0x5c>
    {

        /* Check for a match.  */
        if ((ip_ptr -> nx_ipv4_multicast_entry[i].nx_ipv4_multicast_join_list == group) &&
 800b0a6:	68f9      	ldr	r1, [r7, #12]
 800b0a8:	697a      	ldr	r2, [r7, #20]
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	4413      	add	r3, r2
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	440b      	add	r3, r1
 800b0b4:	f503 63f9 	add.w	r3, r3, #1992	@ 0x7c8
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d10e      	bne.n	800b0de <_nx_igmp_multicast_check+0x56>
            (nx_interface == ip_ptr -> nx_ipv4_multicast_entry[i].nx_ipv4_multicast_join_interface_list))
 800b0c0:	68f9      	ldr	r1, [r7, #12]
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	009b      	lsls	r3, r3, #2
 800b0c8:	4413      	add	r3, r2
 800b0ca:	009b      	lsls	r3, r3, #2
 800b0cc:	440b      	add	r3, r1
 800b0ce:	f203 73cc 	addw	r3, r3, #1996	@ 0x7cc
 800b0d2:	681b      	ldr	r3, [r3, #0]
        if ((ip_ptr -> nx_ipv4_multicast_entry[i].nx_ipv4_multicast_join_list == group) &&
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d101      	bne.n	800b0de <_nx_igmp_multicast_check+0x56>
        {
            return(NX_TRUE);
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e006      	b.n	800b0ec <_nx_igmp_multicast_check+0x64>
    for (i = 0; i < NX_MAX_MULTICAST_GROUPS; i++)
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	617b      	str	r3, [r7, #20]
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	2b06      	cmp	r3, #6
 800b0e8:	d9dd      	bls.n	800b0a6 <_nx_igmp_multicast_check+0x1e>
        }
    }

    /* Otherwise, we have searched the entire list, return false.  */
    return(NX_FALSE);
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	371c      	adds	r7, #28
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr
 800b0f8:	e0000001 	.word	0xe0000001

0800b0fc <_nx_invalidate_destination_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_invalidate_destination_entry(NX_IP *ip_ptr, ULONG *next_hop_ip)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b084      	sub	sp, #16
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]

UINT i, table_size;

    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_destination_table_size;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800b10c:	60bb      	str	r3, [r7, #8]

    /* Check if there have been any destinations in the table. */
    if (table_size == 0)
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d03d      	beq.n	800b190 <_nx_invalidate_destination_entry+0x94>
    {
        return;
    }

    /* Loop through the whole table to match the IP address. */
    for (i = 0; table_size && (i < NX_IPV6_DESTINATION_TABLE_SIZE); i++)
 800b114:	2300      	movs	r3, #0
 800b116:	60fb      	str	r3, [r7, #12]
 800b118:	e033      	b.n	800b182 <_nx_invalidate_destination_entry+0x86>
    {

        /* Skip over empty slots. */
        if (!ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid)
 800b11a:	6879      	ldr	r1, [r7, #4]
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	4613      	mov	r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	4413      	add	r3, r2
 800b124:	00db      	lsls	r3, r3, #3
 800b126:	440b      	add	r3, r1
 800b128:	3390      	adds	r3, #144	@ 0x90
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d024      	beq.n	800b17a <_nx_invalidate_destination_entry+0x7e>
        {
            continue;
        }

        /* Keep track of valid entries we have checked. */
        table_size--;
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	3b01      	subs	r3, #1
 800b134:	60bb      	str	r3, [r7, #8]

        /* Match the supplied next hop with the table entry next hop. */
        if (CHECK_IPV6_ADDRESSES_SAME(ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_next_hop, next_hop_ip))
 800b136:	68fa      	ldr	r2, [r7, #12]
 800b138:	4613      	mov	r3, r2
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	4413      	add	r3, r2
 800b13e:	00db      	lsls	r3, r3, #3
 800b140:	33a0      	adds	r3, #160	@ 0xa0
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	4413      	add	r3, r2
 800b146:	3304      	adds	r3, #4
 800b148:	6839      	ldr	r1, [r7, #0]
 800b14a:	4618      	mov	r0, r3
 800b14c:	f003 f933 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800b150:	4603      	mov	r3, r0
 800b152:	2b00      	cmp	r3, #0
 800b154:	d012      	beq.n	800b17c <_nx_invalidate_destination_entry+0x80>
        {

            /* A matching entry is found.  Mark the entry as invalid. */
            ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid = 0;
 800b156:	6879      	ldr	r1, [r7, #4]
 800b158:	68fa      	ldr	r2, [r7, #12]
 800b15a:	4613      	mov	r3, r2
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	4413      	add	r3, r2
 800b160:	00db      	lsls	r3, r3, #3
 800b162:	440b      	add	r3, r1
 800b164:	3390      	adds	r3, #144	@ 0x90
 800b166:	2200      	movs	r2, #0
 800b168:	601a      	str	r2, [r3, #0]

            /* Decrease the count of available destinations. */
            ip_ptr -> nx_ipv6_destination_table_size--;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800b170:	1e5a      	subs	r2, r3, #1
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f8c3 2510 	str.w	r2, [r3, #1296]	@ 0x510
 800b178:	e000      	b.n	800b17c <_nx_invalidate_destination_entry+0x80>
            continue;
 800b17a:	bf00      	nop
    for (i = 0; table_size && (i < NX_IPV6_DESTINATION_TABLE_SIZE); i++)
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	3301      	adds	r3, #1
 800b180:	60fb      	str	r3, [r7, #12]
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d005      	beq.n	800b194 <_nx_invalidate_destination_entry+0x98>
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2b07      	cmp	r3, #7
 800b18c:	d9c5      	bls.n	800b11a <_nx_invalidate_destination_entry+0x1e>
        }
    }

    return;
 800b18e:	e001      	b.n	800b194 <_nx_invalidate_destination_entry+0x98>
        return;
 800b190:	bf00      	nop
 800b192:	e000      	b.n	800b196 <_nx_invalidate_destination_entry+0x9a>
    return;
 800b194:	bf00      	nop
}
 800b196:	3710      	adds	r7, #16
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}

0800b19c <_nx_ip_address_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_ip_address_get(NX_IP *ip_ptr, ULONG *ip_address, ULONG *network_mask)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b088      	sub	sp, #32
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	60b9      	str	r1, [r7, #8]
 800b1a6:	607a      	str	r2, [r7, #4]

#ifndef NX_DISABLE_IPV4
TX_INTERRUPT_SAVE_AREA

    /* Get mutex protection.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800b1ae:	f04f 31ff 	mov.w	r1, #4294967295
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f00b f9ae 	bl	8016514 <_tx_mutex_get>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1b8:	f3ef 8310 	mrs	r3, PRIMASK
 800b1bc:	617b      	str	r3, [r7, #20]
    return(posture);
 800b1be:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b1c0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1c2:	b672      	cpsid	i
    return(int_posture);
 800b1c4:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800b1c6:	61fb      	str	r3, [r7, #28]

    /* Pickup the IP address and the network mask.  This service assumes
       the operation on the primary interface. */
    *ip_address =    ip_ptr -> nx_ip_interface[0].nx_interface_ip_address;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f8d3 2c48 	ldr.w	r2, [r3, #3144]	@ 0xc48
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	601a      	str	r2, [r3, #0]
    *network_mask =  ip_ptr -> nx_ip_interface[0].nx_interface_ip_network_mask;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	f8d3 2c4c 	ldr.w	r2, [r3, #3148]	@ 0xc4c
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	69fb      	ldr	r3, [r7, #28]
 800b1de:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1e0:	69bb      	ldr	r3, [r7, #24]
 800b1e2:	f383 8810 	msr	PRIMASK, r3
}
 800b1e6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Release mutex protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f00b fc08 	bl	8016a04 <_tx_mutex_put>
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_IP_ADDRESS_GET, ip_ptr, ip_ptr -> nx_ip_interface[0].nx_interface_ip_address,
                            ip_ptr -> nx_ip_interface[0].nx_interface_ip_network_mask, 0, NX_TRACE_IP_EVENTS, 0, 0);

    /* Return completion status.  */
    return(NX_SUCCESS);
 800b1f4:	2300      	movs	r3, #0
    NX_PARAMETER_NOT_USED(ip_address);
    NX_PARAMETER_NOT_USED(network_mask);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3720      	adds	r7, #32
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}

0800b1fe <_nx_ip_checksum_compute>:
/*                                                                        */
/**************************************************************************/
USHORT  _nx_ip_checksum_compute(NX_PACKET *packet_ptr, ULONG protocol,
                                UINT data_length, ULONG *src_ip_addr,
                                ULONG *dest_ip_addr)
{
 800b1fe:	b580      	push	{r7, lr}
 800b200:	b08e      	sub	sp, #56	@ 0x38
 800b202:	af00      	add	r7, sp, #0
 800b204:	60f8      	str	r0, [r7, #12]
 800b206:	60b9      	str	r1, [r7, #8]
 800b208:	607a      	str	r2, [r7, #4]
 800b20a:	603b      	str	r3, [r7, #0]

ULONG      checksum = 0;
 800b20c:	2300      	movs	r3, #0
 800b20e:	637b      	str	r3, [r7, #52]	@ 0x34
UINT       i;
#endif

    /* For computing TCP/UDP/ICMPv6, we need to include the pseudo header.
       The ICMPv4 checksum does not cover the pseudo header. */
    if ((protocol == NX_PROTOCOL_UDP) ||
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	2b11      	cmp	r3, #17
 800b214:	d005      	beq.n	800b222 <_nx_ip_checksum_compute+0x24>
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	2b3a      	cmp	r3, #58	@ 0x3a
 800b21a:	d002      	beq.n	800b222 <_nx_ip_checksum_compute+0x24>
#ifdef FEATURE_NX_IPV6
        (protocol == NX_PROTOCOL_ICMPV6) ||
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2b06      	cmp	r3, #6
 800b220:	d163      	bne.n	800b2ea <_nx_ip_checksum_compute+0xec>
        (protocol == NX_PROTOCOL_TCP))
    {

    USHORT *src_ip_short, *dest_ip_short;

        checksum = protocol;
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	637b      	str	r3, [r7, #52]	@ 0x34

        /* The addresses must not be null.  */
        NX_ASSERT((src_ip_addr != NX_NULL) && (dest_ip_addr != NX_NULL));
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d100      	bne.n	800b22e <_nx_ip_checksum_compute+0x30>
 800b22c:	e003      	b.n	800b236 <_nx_ip_checksum_compute+0x38>
 800b22e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b230:	2b00      	cmp	r3, #0
 800b232:	d000      	beq.n	800b236 <_nx_ip_checksum_compute+0x38>
 800b234:	e004      	b.n	800b240 <_nx_ip_checksum_compute+0x42>
 800b236:	f04f 30ff 	mov.w	r0, #4294967295
 800b23a:	f00c f819 	bl	8017270 <_tx_thread_sleep>
 800b23e:	e7fa      	b.n	800b236 <_nx_ip_checksum_compute+0x38>

        /*lint -e{929} -e{740} suppress cast of pointer to pointer, since it is necessary  */
        src_ip_short = (USHORT *)src_ip_addr;
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	61fb      	str	r3, [r7, #28]

        /*lint -e{929} -e{740} suppress cast of pointer to pointer, since it is necessary  */
        dest_ip_short = (USHORT *)dest_ip_addr;
 800b244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b246:	61bb      	str	r3, [r7, #24]


        checksum += src_ip_short[0];
 800b248:	69fb      	ldr	r3, [r7, #28]
 800b24a:	881b      	ldrh	r3, [r3, #0]
 800b24c:	461a      	mov	r2, r3
 800b24e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b250:	4413      	add	r3, r2
 800b252:	637b      	str	r3, [r7, #52]	@ 0x34
        checksum += src_ip_short[1];
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	3302      	adds	r3, #2
 800b258:	881b      	ldrh	r3, [r3, #0]
 800b25a:	461a      	mov	r2, r3
 800b25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b25e:	4413      	add	r3, r2
 800b260:	637b      	str	r3, [r7, #52]	@ 0x34
        checksum += dest_ip_short[0];
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	881b      	ldrh	r3, [r3, #0]
 800b266:	461a      	mov	r2, r3
 800b268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b26a:	4413      	add	r3, r2
 800b26c:	637b      	str	r3, [r7, #52]	@ 0x34
        checksum += dest_ip_short[1];
 800b26e:	69bb      	ldr	r3, [r7, #24]
 800b270:	3302      	adds	r3, #2
 800b272:	881b      	ldrh	r3, [r3, #0]
 800b274:	461a      	mov	r2, r3
 800b276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b278:	4413      	add	r3, r2
 800b27a:	637b      	str	r3, [r7, #52]	@ 0x34

#ifdef FEATURE_NX_IPV6

        /* Note that the IPv6 address is 128 bits/4 words
           compared with the 32 IPv4 address.*/
        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b282:	2b06      	cmp	r3, #6
 800b284:	d11a      	bne.n	800b2bc <_nx_ip_checksum_compute+0xbe>
        {

            for (i = 2; i < 8; i++)
 800b286:	2302      	movs	r3, #2
 800b288:	623b      	str	r3, [r7, #32]
 800b28a:	e014      	b.n	800b2b6 <_nx_ip_checksum_compute+0xb8>
            {

                checksum += dest_ip_short[i];
 800b28c:	6a3b      	ldr	r3, [r7, #32]
 800b28e:	005b      	lsls	r3, r3, #1
 800b290:	69ba      	ldr	r2, [r7, #24]
 800b292:	4413      	add	r3, r2
 800b294:	881b      	ldrh	r3, [r3, #0]
 800b296:	461a      	mov	r2, r3
 800b298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b29a:	4413      	add	r3, r2
 800b29c:	637b      	str	r3, [r7, #52]	@ 0x34
                checksum += src_ip_short[i];
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	005b      	lsls	r3, r3, #1
 800b2a2:	69fa      	ldr	r2, [r7, #28]
 800b2a4:	4413      	add	r3, r2
 800b2a6:	881b      	ldrh	r3, [r3, #0]
 800b2a8:	461a      	mov	r2, r3
 800b2aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2ac:	4413      	add	r3, r2
 800b2ae:	637b      	str	r3, [r7, #52]	@ 0x34
            for (i = 2; i < 8; i++)
 800b2b0:	6a3b      	ldr	r3, [r7, #32]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	623b      	str	r3, [r7, #32]
 800b2b6:	6a3b      	ldr	r3, [r7, #32]
 800b2b8:	2b07      	cmp	r3, #7
 800b2ba:	d9e7      	bls.n	800b28c <_nx_ip_checksum_compute+0x8e>
            }
        }
#endif /* FEATURE_NX_IPV6 */

        /* Take care of data length */
        checksum += data_length;
 800b2bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Fold a 4-byte value into a two byte value */
        checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800b2c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2c6:	0c1a      	lsrs	r2, r3, #16
 800b2c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	4413      	add	r3, r2
 800b2ce:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Do it again in case previous operation generates an overflow */
        checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800b2d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2d2:	0c1a      	lsrs	r2, r3, #16
 800b2d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	4413      	add	r3, r2
 800b2da:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Convert to network byte order. */
        tmp = (USHORT)checksum;
 800b2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2de:	82fb      	strh	r3, [r7, #22]
        NX_CHANGE_USHORT_ENDIAN(tmp);
 800b2e0:	8afb      	ldrh	r3, [r7, #22]
 800b2e2:	ba5b      	rev16	r3, r3
 800b2e4:	82fb      	strh	r3, [r7, #22]
        checksum = tmp;
 800b2e6:	8afb      	ldrh	r3, [r7, #22]
 800b2e8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Now we need to go through the payloads */

    /* Setup the pointer to the start of the packet.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    long_ptr =  (ULONG *)packet_ptr -> nx_packet_prepend_ptr;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Initialize the current packet to the input packet pointer.  */
    current_packet =  packet_ptr;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	62bb      	str	r3, [r7, #40]	@ 0x28

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Loop the packet. */
    while (current_packet)
 800b2f4:	e058      	b.n	800b3a8 <_nx_ip_checksum_compute+0x1aa>
    {

        /* Calculate current packet size. */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        packet_size = (ULONG)(current_packet -> nx_packet_append_ptr - current_packet -> nx_packet_prepend_ptr);
 800b2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f8:	68da      	ldr	r2, [r3, #12]
 800b2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	1ad3      	subs	r3, r2, r3
 800b300:	613b      	str	r3, [r7, #16]

        /* Calculate the end address in this packet. */
        if (data_length > (UINT)packet_size)
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	429a      	cmp	r2, r3
 800b308:	d905      	bls.n	800b316 <_nx_ip_checksum_compute+0x118>
        {

            /*lint -e{927} -e{923} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            end_ptr = ((ALIGN_TYPE)current_packet -> nx_packet_append_ptr) & (ALIGN_TYPE)(~3);
 800b30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b30c:	68db      	ldr	r3, [r3, #12]
 800b30e:	f023 0303 	bic.w	r3, r3, #3
 800b312:	627b      	str	r3, [r7, #36]	@ 0x24
 800b314:	e006      	b.n	800b324 <_nx_ip_checksum_compute+0x126>
        }
        else
        {
#endif /* NX_DISABLE_PACKET_CHAIN */
            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            end_ptr = (ALIGN_TYPE)current_packet -> nx_packet_prepend_ptr + data_length - 3;
 800b316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	461a      	mov	r2, r3
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	4413      	add	r3, r2
 800b320:	3b03      	subs	r3, #3
 800b322:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Set the start address in this packet. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        long_ptr = (ULONG *)current_packet -> nx_packet_prepend_ptr;
 800b324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /*lint -e{946} suppress pointer subtraction, since it is necessary. */
        if ((ALIGN_TYPE)long_ptr < end_ptr)
 800b32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b32e:	429a      	cmp	r2, r3
 800b330:	d91c      	bls.n	800b36c <_nx_ip_checksum_compute+0x16e>
        {

            /* Calculate the data_length. */
            /*lint -e{923} suppress cast of pointer to ULONG.  */
            data_length -= (UINT)(((end_ptr + 3) & (ALIGN_TYPE)(~3llu)) - (ALIGN_TYPE)long_ptr);
 800b332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b336:	3303      	adds	r3, #3
 800b338:	f023 0303 	bic.w	r3, r3, #3
 800b33c:	1ad3      	subs	r3, r2, r3
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	4413      	add	r3, r2
 800b342:	607b      	str	r3, [r7, #4]

            /* Loop to calculate the packet's checksum.  */
            /*lint -e{946} suppress pointer subtraction, since it is necessary. */
            while ((ALIGN_TYPE)long_ptr < end_ptr)
 800b344:	e00e      	b.n	800b364 <_nx_ip_checksum_compute+0x166>
            {
                checksum += (*long_ptr & NX_LOWER_16_MASK);
 800b346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b34e:	4413      	add	r3, r2
 800b350:	637b      	str	r3, [r7, #52]	@ 0x34
                checksum += (*long_ptr >> NX_SHIFT_BY_16);
 800b352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	0c1b      	lsrs	r3, r3, #16
 800b358:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b35a:	4413      	add	r3, r2
 800b35c:	637b      	str	r3, [r7, #52]	@ 0x34
                long_ptr++;
 800b35e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b360:	3304      	adds	r3, #4
 800b362:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while ((ALIGN_TYPE)long_ptr < end_ptr)
 800b364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b368:	429a      	cmp	r2, r3
 800b36a:	d8ec      	bhi.n	800b346 <_nx_ip_checksum_compute+0x148>
            }
        }
#ifndef NX_DISABLE_PACKET_CHAIN

        /* Determine if we are at the end of the current packet.  */
        if ((data_length > 0) && (current_packet -> nx_packet_next))
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d018      	beq.n	800b3a4 <_nx_ip_checksum_compute+0x1a6>
 800b372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d014      	beq.n	800b3a4 <_nx_ip_checksum_compute+0x1a6>
        {

            /* Is append_ptr two bytes aligned but not four bytes aligned? */
            /*lint -e{923} suppress cast of pointer to ULONG.  */
            if ((((ALIGN_TYPE)current_packet -> nx_packet_append_ptr) & 3) == 2)
 800b37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b37c:	68db      	ldr	r3, [r3, #12]
 800b37e:	f003 0303 	and.w	r3, r3, #3
 800b382:	2b02      	cmp	r3, #2
 800b384:	d10a      	bne.n	800b39c <_nx_ip_checksum_compute+0x19e>
            {

                /* Yes it is. Process the last two bytes in chaining packets. */
                /*lint -e{929} -e{740} suppress cast of pointer to pointer, since it is necessary  */
                short_ptr = (USHORT *)long_ptr;
 800b386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b388:	633b      	str	r3, [r7, #48]	@ 0x30

                /*lint -e{929} -e{740} suppress cast of pointer to pointer, since it is necessary  */
                checksum += *short_ptr;
 800b38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b38c:	881b      	ldrh	r3, [r3, #0]
 800b38e:	461a      	mov	r2, r3
 800b390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b392:	4413      	add	r3, r2
 800b394:	637b      	str	r3, [r7, #52]	@ 0x34
                data_length -= 2;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	3b02      	subs	r3, #2
 800b39a:	607b      	str	r3, [r7, #4]
            }

            /* We have crossed the packet boundary.  Move to the next packet
               structure.  */
            current_packet =  current_packet -> nx_packet_next;
 800b39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b3a2:	e001      	b.n	800b3a8 <_nx_ip_checksum_compute+0x1aa>
        }
        else
        {

            /* End the loop.  */
            current_packet = NX_NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (current_packet)
 800b3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1a3      	bne.n	800b2f6 <_nx_ip_checksum_compute+0xf8>
        }
    }
#endif /* NX_DISABLE_PACKET_CHAIN */

    /* Determine if there is only one byte left. */
    if (data_length)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d01f      	beq.n	800b3f4 <_nx_ip_checksum_compute+0x1f6>
    {

        /* Set the short_ptr. */
        short_ptr = (USHORT *)(long_ptr);
 800b3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b6:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Check the data length.  */
        if (data_length == 1)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d104      	bne.n	800b3c8 <_nx_ip_checksum_compute+0x1ca>
        {
            *((UCHAR *)short_ptr + 1) = 0;
 800b3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	701a      	strb	r2, [r3, #0]
 800b3c6:	e00f      	b.n	800b3e8 <_nx_ip_checksum_compute+0x1ea>
        }
        else if (data_length == 3)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2b03      	cmp	r3, #3
 800b3cc:	d10c      	bne.n	800b3e8 <_nx_ip_checksum_compute+0x1ea>
        {
            checksum += *short_ptr;
 800b3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d0:	881b      	ldrh	r3, [r3, #0]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d6:	4413      	add	r3, r2
 800b3d8:	637b      	str	r3, [r7, #52]	@ 0x34
            short_ptr++;
 800b3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3dc:	3302      	adds	r3, #2
 800b3de:	633b      	str	r3, [r7, #48]	@ 0x30

            *((UCHAR *)short_ptr + 1) = 0;
 800b3e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	701a      	strb	r2, [r3, #0]
        }

        checksum += *short_ptr;
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ea:	881b      	ldrh	r3, [r3, #0]
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3f0:	4413      	add	r3, r2
 800b3f2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Fold a 4-byte value into a two byte value */
    checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800b3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3f6:	0c1a      	lsrs	r2, r3, #16
 800b3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3fa:	b29b      	uxth	r3, r3
 800b3fc:	4413      	add	r3, r2
 800b3fe:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Do it again in case previous operation generates an overflow */
    checksum = (checksum >> 16) + (checksum & 0xFFFF);
 800b400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b402:	0c1a      	lsrs	r2, r3, #16
 800b404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b406:	b29b      	uxth	r3, r3
 800b408:	4413      	add	r3, r2
 800b40a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Convert to host byte order. */
    tmp = (USHORT)checksum;
 800b40c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b40e:	82fb      	strh	r3, [r7, #22]
    NX_CHANGE_USHORT_ENDIAN(tmp);
 800b410:	8afb      	ldrh	r3, [r7, #22]
 800b412:	ba5b      	rev16	r3, r3
 800b414:	82fb      	strh	r3, [r7, #22]

    /* Return the computed checksum.  */
    return(tmp);
 800b416:	8afb      	ldrh	r3, [r7, #22]
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3738      	adds	r7, #56	@ 0x38
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <_nx_ip_create>:
/*                                                                        */
/**************************************************************************/
UINT  _nx_ip_create(NX_IP *ip_ptr, CHAR *name, ULONG ip_address, ULONG network_mask,
                    NX_PACKET_POOL *default_pool, VOID (*ip_link_driver)(struct NX_IP_DRIVER_STRUCT *),
                    VOID *memory_ptr, ULONG memory_size, UINT priority)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b092      	sub	sp, #72	@ 0x48
 800b424:	af06      	add	r7, sp, #24
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	607a      	str	r2, [r7, #4]
 800b42c:	603b      	str	r3, [r7, #0]

TX_INTERRUPT_SAVE_AREA

NX_IP     *tail_ptr;
UINT       i;
UINT       old_threshold = 0;
 800b42e:	2300      	movs	r3, #0
 800b430:	613b      	str	r3, [r7, #16]
    NX_PARAMETER_NOT_USED(ip_address);
    NX_PARAMETER_NOT_USED(network_mask);
#endif /* NX_DISABLE_IPV4 */

    /* Reference the version ID and option words to ensure they are linked in.  */
    if (((ULONG)_nx_system_build_options_1 | (ULONG)_nx_system_build_options_2 | (ULONG)_nx_system_build_options_3 |
 800b432:	4b87      	ldr	r3, [pc, #540]	@ (800b650 <_nx_ip_create+0x230>)
 800b434:	681a      	ldr	r2, [r3, #0]
 800b436:	4b87      	ldr	r3, [pc, #540]	@ (800b654 <_nx_ip_create+0x234>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	431a      	orrs	r2, r3
 800b43c:	4b86      	ldr	r3, [pc, #536]	@ (800b658 <_nx_ip_create+0x238>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	431a      	orrs	r2, r3
         (ULONG)_nx_system_build_options_4 | (ULONG)_nx_system_build_options_5 | (ULONG)_nx_version_id[0]) == 0)
 800b442:	4b86      	ldr	r3, [pc, #536]	@ (800b65c <_nx_ip_create+0x23c>)
 800b444:	681b      	ldr	r3, [r3, #0]
    if (((ULONG)_nx_system_build_options_1 | (ULONG)_nx_system_build_options_2 | (ULONG)_nx_system_build_options_3 |
 800b446:	431a      	orrs	r2, r3
         (ULONG)_nx_system_build_options_4 | (ULONG)_nx_system_build_options_5 | (ULONG)_nx_version_id[0]) == 0)
 800b448:	4b85      	ldr	r3, [pc, #532]	@ (800b660 <_nx_ip_create+0x240>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	4a85      	ldr	r2, [pc, #532]	@ (800b664 <_nx_ip_create+0x244>)
 800b450:	7812      	ldrb	r2, [r2, #0]
 800b452:	4313      	orrs	r3, r2
    if (((ULONG)_nx_system_build_options_1 | (ULONG)_nx_system_build_options_2 | (ULONG)_nx_system_build_options_3 |
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <_nx_ip_create+0x3c>
    {

        /* We should never get here!  */
        return(NX_NOT_IMPLEMENTED);
 800b458:	234a      	movs	r3, #74	@ 0x4a
 800b45a:	e0f5      	b.n	800b648 <_nx_ip_create+0x228>
    }

    /* Initialize the IP control block to zero.  */
    memset((void *)ip_ptr, 0, sizeof(NX_IP));
 800b45c:	f640 62d4 	movw	r2, #3796	@ 0xed4
 800b460:	2100      	movs	r1, #0
 800b462:	68f8      	ldr	r0, [r7, #12]
 800b464:	f00d fbc4 	bl	8018bf0 <memset>

    /* Configure the primary interface. */
    ip_ptr -> nx_ip_interface[0].nx_interface_valid = 1;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	2201      	movs	r2, #1
 800b46c:	f883 2c38 	strb.w	r2, [r3, #3128]	@ 0xc38

#ifndef NX_DISABLE_IPV4
    /* Save the IP address.  */
    ip_ptr -> nx_ip_interface[0].nx_interface_ip_address =   ip_address;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	f8c3 2c48 	str.w	r2, [r3, #3144]	@ 0xc48

    /* Save the network mask.  */
    ip_ptr -> nx_ip_interface[0].nx_interface_ip_network_mask =  network_mask;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	f8c3 2c4c 	str.w	r2, [r3, #3148]	@ 0xc4c

    /* Derive the network bits of this IP address.  */
    ip_ptr -> nx_ip_interface[0].nx_interface_ip_network =  ip_address & network_mask;
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	401a      	ands	r2, r3
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	f8c3 2c50 	str.w	r2, [r3, #3152]	@ 0xc50

    /* Initialize the ARP defend timeout.  */
    ip_ptr -> nx_ip_interface[0].nx_interface_arp_defend_timeout = 0;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f8c3 2c74 	str.w	r2, [r3, #3188]	@ 0xc74
#endif /* !NX_DISABLE_IPV4  */

    /* Setup the link driver address.  */
    ip_ptr -> nx_ip_interface[0].nx_interface_link_driver_entry =  ip_link_driver;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b498:	f8c3 2c70 	str.w	r2, [r3, #3184]	@ 0xc70

    /* Set the device interface name to "PRI". */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_ptr -> nx_ip_interface[0].nx_interface_name = (CHAR *)"PRI";
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	4a72      	ldr	r2, [pc, #456]	@ (800b668 <_nx_ip_create+0x248>)
 800b4a0:	f8c3 2c34 	str.w	r2, [r3, #3124]	@ 0xc34

    /* Set index of each interface. */
    for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4a8:	e00e      	b.n	800b4c8 <_nx_ip_create+0xa8>
    {
        ip_ptr -> nx_ip_interface[i].nx_interface_index = (UCHAR)i;
 800b4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ac:	b2d8      	uxtb	r0, r3
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4b2:	214c      	movs	r1, #76	@ 0x4c
 800b4b4:	fb01 f303 	mul.w	r3, r1, r3
 800b4b8:	4413      	add	r3, r2
 800b4ba:	f603 433b 	addw	r3, r3, #3131	@ 0xc3b
 800b4be:	4602      	mov	r2, r0
 800b4c0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800b4c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ca:	2b01      	cmp	r3, #1
 800b4cc:	d9ed      	bls.n	800b4aa <_nx_ip_create+0x8a>

#ifndef NX_DISABLE_LOOPBACK_INTERFACE

    /* Set the Loopback interface name. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_name = (CHAR *)"Internal IP Loopback";
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	4a66      	ldr	r2, [pc, #408]	@ (800b66c <_nx_ip_create+0x24c>)
 800b4d2:	f8c3 2c80 	str.w	r2, [r3, #3200]	@ 0xc80


    /* Mark the loopback interface as valid. */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_valid = 1;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f883 2c84 	strb.w	r2, [r3, #3204]	@ 0xc84

#ifndef NX_DISABLE_IPV4
    /* Set the loopback interface address. */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_ip_address = 0x7F000001;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	4a63      	ldr	r2, [pc, #396]	@ (800b670 <_nx_ip_create+0x250>)
 800b4e2:	f8c3 2c94 	str.w	r2, [r3, #3220]	@ 0xc94
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_ip_network_mask = 0xFF000000;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 800b4ec:	f8c3 2c98 	str.w	r2, [r3, #3224]	@ 0xc98
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_ip_network = 0x7F000000;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f04f 42fe 	mov.w	r2, #2130706432	@ 0x7f000000
 800b4f6:	f8c3 2c9c 	str.w	r2, [r3, #3228]	@ 0xc9c
#endif /* !NX_DISABLE_IPV4  */

    /* Loopback interface is a special case. Therefore no dedicated link driver needed. */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_link_driver_entry = NX_NULL;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	f8c3 2cbc 	str.w	r2, [r3, #3260]	@ 0xcbc

    /* Loopback interface does not need IP/MAC address mapping. */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_address_mapping_needed = 0;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	2200      	movs	r2, #0
 800b506:	f883 2c85 	strb.w	r2, [r3, #3205]	@ 0xc85

    /* There is actually no MTU limit for the loopback interface. */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_ip_mtu_size = 65535;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b510:	f8c3 2ca4 	str.w	r2, [r3, #3236]	@ 0xca4

    /* Mark the loopback interface as LINK UP */
    ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nx_interface_link_up = 1;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2201      	movs	r2, #1
 800b518:	f883 2c86 	strb.w	r2, [r3, #3206]	@ 0xc86
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

#endif /* !NX_DISABLE_LOOPBACK_INTERFACE */

    /* Save the supplied IP name.  */
    ip_ptr -> nx_ip_name =  name;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	605a      	str	r2, [r3, #4]

    /* Set the initial IP packet ID.  */
#ifndef NX_ENABLE_IP_ID_RANDOMIZATION
    ip_ptr -> nx_ip_packet_id =  NX_INIT_PACKET_ID;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2201      	movs	r2, #1
 800b526:	f8c3 2638 	str.w	r2, [r3, #1592]	@ 0x638
#endif /* NX_ENABLE_IP_ID_RANDOMIZATION */

    /* Setup the default packet pool for this IP instance.  */
    ip_ptr -> nx_ip_default_packet_pool =  default_pool;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b52e:	f8c3 263c 	str.w	r2, [r3, #1596]	@ 0x63c
    /* Setup the auxiliary packet pool for this IP instance. By default it pointers to default pool. */
    ip_ptr -> nx_ip_auxiliary_packet_pool = default_pool;
#endif /* NX_ENABLE_DUAL_PACKET_POOL */

    /* Create the internal IP protection mutex.  */
    tx_mutex_create(&(ip_ptr -> nx_ip_protection), name, TX_NO_INHERIT);
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800b538:	2200      	movs	r2, #0
 800b53a:	68b9      	ldr	r1, [r7, #8]
 800b53c:	4618      	mov	r0, r3
 800b53e:	f00a ff8f 	bl	8016460 <_tx_mutex_create>

    /* Create the internal IP event flag object.  */
    tx_event_flags_create(&(ip_ptr -> nx_ip_events), name);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800b548:	68b9      	ldr	r1, [r7, #8]
 800b54a:	4618      	mov	r0, r3
 800b54c:	f00a fb12 	bl	8015b74 <_tx_event_flags_create>

    /* Pickup current thread pointer.  */
    current_thread =  tx_thread_identify();
 800b550:	f00b fd74 	bl	801703c <_tx_thread_identify>
 800b554:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Disable preemption temporarily.  */
    if (current_thread)
 800b556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d006      	beq.n	800b56a <_nx_ip_create+0x14a>
    {
        tx_thread_preemption_change(current_thread, priority, &old_threshold);
 800b55c:	f107 0310 	add.w	r3, r7, #16
 800b560:	461a      	mov	r2, r3
 800b562:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b566:	f00b fdc3 	bl	80170f0 <_tx_thread_preemption_change>
    }

    /* Create the internal IP thread for handling more processing intensive
       duties.  */
    /*lint -e{923} suppress cast of pointer to ULONG.  */
    tx_thread_create(&(ip_ptr -> nx_ip_thread), name, _nx_ip_thread_entry, (ULONG)(ALIGN_TYPE)(ip_ptr),
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	f203 609c 	addw	r0, r3, #1692	@ 0x69c
 800b570:	68fa      	ldr	r2, [r7, #12]
 800b572:	2301      	movs	r3, #1
 800b574:	9305      	str	r3, [sp, #20]
 800b576:	2301      	movs	r3, #1
 800b578:	9304      	str	r3, [sp, #16]
 800b57a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b57c:	9303      	str	r3, [sp, #12]
 800b57e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b580:	9302      	str	r3, [sp, #8]
 800b582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b584:	9301      	str	r3, [sp, #4]
 800b586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b588:	9300      	str	r3, [sp, #0]
 800b58a:	4613      	mov	r3, r2
 800b58c:	4a39      	ldr	r2, [pc, #228]	@ (800b674 <_nx_ip_create+0x254>)
 800b58e:	68b9      	ldr	r1, [r7, #8]
 800b590:	f00b fc5e 	bl	8016e50 <_tx_thread_create>

    NX_THREAD_EXTENSION_PTR_SET(&(ip_ptr -> nx_ip_thread), ip_ptr)

    /* Create the periodic timer for this IP instance.  */
    /*lint -e{923} suppress cast of pointer to ULONG.  */
    tx_timer_create(&(ip_ptr -> nx_ip_periodic_timer), name,
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f503 60ee 	add.w	r0, r3, #1904	@ 0x770
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2201      	movs	r2, #1
 800b59e:	9202      	str	r2, [sp, #8]
 800b5a0:	2264      	movs	r2, #100	@ 0x64
 800b5a2:	9201      	str	r2, [sp, #4]
 800b5a4:	2264      	movs	r2, #100	@ 0x64
 800b5a6:	9200      	str	r2, [sp, #0]
 800b5a8:	4a33      	ldr	r2, [pc, #204]	@ (800b678 <_nx_ip_create+0x258>)
 800b5aa:	68b9      	ldr	r1, [r7, #8]
 800b5ac:	f00c f9c0 	bl	8017930 <_tx_timer_create>
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_IP_CREATE, ip_ptr, ip_address, network_mask, default_pool, NX_TRACE_IP_EVENTS, 0, 0);

#ifndef NX_DISABLE_IPV4
    /* Install IPv4 packet receive processing function pointer */
    ip_ptr -> nx_ipv4_packet_receive = _nx_ipv4_packet_receive;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	4a32      	ldr	r2, [pc, #200]	@ (800b67c <_nx_ip_create+0x25c>)
 800b5b4:	f8c3 2ccc 	str.w	r2, [r3, #3276]	@ 0xccc
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5b8:	f3ef 8310 	mrs	r3, PRIMASK
 800b5bc:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b5be:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b5c0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b5c2:	b672      	cpsid	i
    return(int_posture);
 800b5c4:	69bb      	ldr	r3, [r7, #24]
#endif

    /* Otherwise, the IP initialization was successful.  Place the
       IP control block on the list of created IP instances.  */
    TX_DISABLE
 800b5c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Load the IP ID field in the IP control block.  */
    ip_ptr -> nx_ip_id =  NX_IP_ID;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	4a2d      	ldr	r2, [pc, #180]	@ (800b680 <_nx_ip_create+0x260>)
 800b5cc:	601a      	str	r2, [r3, #0]

    /* Place the new IP control block on the list of created IPs.  First,
       check for an empty list.  */
    if (_nx_ip_created_ptr)
 800b5ce:	4b2d      	ldr	r3, [pc, #180]	@ (800b684 <_nx_ip_create+0x264>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d017      	beq.n	800b606 <_nx_ip_create+0x1e6>
    {

        /* Pickup tail pointer.  */
        tail_ptr =  _nx_ip_created_ptr -> nx_ip_created_previous;
 800b5d6:	4b2b      	ldr	r3, [pc, #172]	@ (800b684 <_nx_ip_create+0x264>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	f8d3 3c28 	ldr.w	r3, [r3, #3112]	@ 0xc28
 800b5de:	623b      	str	r3, [r7, #32]

        /* Place the new IP control block in the list.  */
        _nx_ip_created_ptr -> nx_ip_created_previous =  ip_ptr;
 800b5e0:	4b28      	ldr	r3, [pc, #160]	@ (800b684 <_nx_ip_create+0x264>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	68fa      	ldr	r2, [r7, #12]
 800b5e6:	f8c3 2c28 	str.w	r2, [r3, #3112]	@ 0xc28
        tail_ptr -> nx_ip_created_next =  ip_ptr;
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	68fa      	ldr	r2, [r7, #12]
 800b5ee:	f8c3 2c24 	str.w	r2, [r3, #3108]	@ 0xc24

        /* Setup this IP's created links.  */
        ip_ptr -> nx_ip_created_previous =  tail_ptr;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6a3a      	ldr	r2, [r7, #32]
 800b5f6:	f8c3 2c28 	str.w	r2, [r3, #3112]	@ 0xc28
        ip_ptr -> nx_ip_created_next =      _nx_ip_created_ptr;
 800b5fa:	4b22      	ldr	r3, [pc, #136]	@ (800b684 <_nx_ip_create+0x264>)
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	f8c3 2c24 	str.w	r2, [r3, #3108]	@ 0xc24
 800b604:	e00a      	b.n	800b61c <_nx_ip_create+0x1fc>
    }
    else
    {

        /* The created IP list is empty.  Add IP control block to empty list.  */
        _nx_ip_created_ptr =                ip_ptr;
 800b606:	4a1f      	ldr	r2, [pc, #124]	@ (800b684 <_nx_ip_create+0x264>)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	6013      	str	r3, [r2, #0]
        ip_ptr -> nx_ip_created_next =      ip_ptr;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	68fa      	ldr	r2, [r7, #12]
 800b610:	f8c3 2c24 	str.w	r2, [r3, #3108]	@ 0xc24
        ip_ptr -> nx_ip_created_previous =  ip_ptr;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	68fa      	ldr	r2, [r7, #12]
 800b618:	f8c3 2c28 	str.w	r2, [r3, #3112]	@ 0xc28
    }

    /* Increment the created IP counter.  */
    _nx_ip_created_count++;
 800b61c:	4b1a      	ldr	r3, [pc, #104]	@ (800b688 <_nx_ip_create+0x268>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	3301      	adds	r3, #1
 800b622:	4a19      	ldr	r2, [pc, #100]	@ (800b688 <_nx_ip_create+0x268>)
 800b624:	6013      	str	r3, [r2, #0]
 800b626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b628:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	f383 8810 	msr	PRIMASK, r3
}
 800b630:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Restore preemption.  */
    if (current_thread)
 800b632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b634:	2b00      	cmp	r3, #0
 800b636:	d006      	beq.n	800b646 <_nx_ip_create+0x226>
    {

        /*lint -e{644} suppress variable might not be initialized, since "old_threshold" was initialized in previous tx_thread_preemption_change call. */
        tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	f107 0210 	add.w	r2, r7, #16
 800b63e:	4619      	mov	r1, r3
 800b640:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b642:	f00b fd55 	bl	80170f0 <_tx_thread_preemption_change>
    }

    /* Return success to the caller.  */
    return(NX_SUCCESS);
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3730      	adds	r7, #48	@ 0x30
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	24000844 	.word	0x24000844
 800b654:	24000848 	.word	0x24000848
 800b658:	2400084c 	.word	0x2400084c
 800b65c:	24000850 	.word	0x24000850
 800b660:	24000854 	.word	0x24000854
 800b664:	24000024 	.word	0x24000024
 800b668:	08019858 	.word	0x08019858
 800b66c:	0801985c 	.word	0x0801985c
 800b670:	7f000001 	.word	0x7f000001
 800b674:	0800c715 	.word	0x0800c715
 800b678:	0800c3f7 	.word	0x0800c3f7
 800b67c:	0800cded 	.word	0x0800cded
 800b680:	49502020 	.word	0x49502020
 800b684:	24000834 	.word	0x24000834
 800b688:	24000838 	.word	0x24000838

0800b68c <_nx_ip_deferred_link_status_process>:
/*                                            link layer,                 */
/*                                            resulting in version 6.4.0  */
/*                                                                        */
/**************************************************************************/
VOID _nx_ip_deferred_link_status_process(NX_IP *ip_ptr)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b08c      	sub	sp, #48	@ 0x30
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]

UINT         i;
NX_IP_DRIVER driver_request;
ULONG        link_up;

    if (ip_ptr -> nx_ip_link_status_change_callback == NX_NULL)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f8d3 3ed0 	ldr.w	r3, [r3, #3792]	@ 0xed0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d04e      	beq.n	800b73c <_nx_ip_deferred_link_status_process+0xb0>

        /* Callback function is not set. */
        return;
    }

    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800b69e:	2300      	movs	r3, #0
 800b6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b6a2:	e047      	b.n	800b734 <_nx_ip_deferred_link_status_process+0xa8>
    {
        if ((ip_ptr -> nx_ip_interface[i].nx_interface_valid) &&
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a8:	214c      	movs	r1, #76	@ 0x4c
 800b6aa:	fb01 f303 	mul.w	r3, r1, r3
 800b6ae:	4413      	add	r3, r2
 800b6b0:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d039      	beq.n	800b72e <_nx_ip_deferred_link_status_process+0xa2>
            (ip_ptr -> nx_ip_interface[i].nx_interface_link_status_change))
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6be:	214c      	movs	r1, #76	@ 0x4c
 800b6c0:	fb01 f303 	mul.w	r3, r1, r3
 800b6c4:	4413      	add	r3, r2
 800b6c6:	f603 433c 	addw	r3, r3, #3132	@ 0xc3c
 800b6ca:	781b      	ldrb	r3, [r3, #0]
        if ((ip_ptr -> nx_ip_interface[i].nx_interface_valid) &&
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d02e      	beq.n	800b72e <_nx_ip_deferred_link_status_process+0xa2>
        {

            /* Reset the flag. */
            ip_ptr -> nx_ip_interface[i].nx_interface_link_status_change = NX_FALSE;
 800b6d0:	687a      	ldr	r2, [r7, #4]
 800b6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d4:	214c      	movs	r1, #76	@ 0x4c
 800b6d6:	fb01 f303 	mul.w	r3, r1, r3
 800b6da:	4413      	add	r3, r2
 800b6dc:	f603 433c 	addw	r3, r3, #3132	@ 0xc3c
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	701a      	strb	r2, [r3, #0]

            driver_request.nx_ip_driver_ptr       = ip_ptr;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	627b      	str	r3, [r7, #36]	@ 0x24
            driver_request.nx_ip_driver_command   = NX_LINK_GET_STATUS;
 800b6e8:	230a      	movs	r3, #10
 800b6ea:	60fb      	str	r3, [r7, #12]
            driver_request.nx_ip_driver_interface = &(ip_ptr -> nx_ip_interface[i]);
 800b6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ee:	224c      	movs	r2, #76	@ 0x4c
 800b6f0:	fb02 f303 	mul.w	r3, r2, r3
 800b6f4:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	4413      	add	r3, r2
 800b6fc:	3304      	adds	r3, #4
 800b6fe:	62bb      	str	r3, [r7, #40]	@ 0x28
            driver_request.nx_ip_driver_return_ptr = &link_up;
 800b700:	f107 0308 	add.w	r3, r7, #8
 800b704:	623b      	str	r3, [r7, #32]

            (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry)(&driver_request);
 800b706:	687a      	ldr	r2, [r7, #4]
 800b708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b70a:	214c      	movs	r1, #76	@ 0x4c
 800b70c:	fb01 f303 	mul.w	r3, r1, r3
 800b710:	4413      	add	r3, r2
 800b712:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f107 020c 	add.w	r2, r7, #12
 800b71c:	4610      	mov	r0, r2
 800b71e:	4798      	blx	r3

            /* Invoke the callback function. */
            /*lint -e{644} suppress variable might not be initialized, since "link_up" was initialized in nx_interface_link_driver_entry. */
            ip_ptr -> nx_ip_link_status_change_callback(ip_ptr, i, link_up);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 3ed0 	ldr.w	r3, [r3, #3792]	@ 0xed0
 800b726:	68ba      	ldr	r2, [r7, #8]
 800b728:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	4798      	blx	r3
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800b72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b730:	3301      	adds	r3, #1
 800b732:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b736:	2b00      	cmp	r3, #0
 800b738:	d0b4      	beq.n	800b6a4 <_nx_ip_deferred_link_status_process+0x18>
 800b73a:	e000      	b.n	800b73e <_nx_ip_deferred_link_status_process+0xb2>
        return;
 800b73c:	bf00      	nop
            /* Link status change need to propagate to vlan sub interface */
            nx_link_vlan_interface_status_change(ip_ptr, i);
#endif /* NX_ENABLE_VLAN */
        }
    }
}
 800b73e:	3730      	adds	r7, #48	@ 0x30
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <_nx_ip_dispatch_process>:
/*                                            packet,                     */
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT _nx_ip_dispatch_process(NX_IP *ip_ptr, NX_PACKET *packet_ptr, UINT protocol)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b08a      	sub	sp, #40	@ 0x28
 800b748:	af00      	add	r7, sp, #0
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	607a      	str	r2, [r7, #4]
#endif /* FEATURE_NX_IPV6 */
#endif /* NX_IPSEC_ENABLE */


    /* Initialize local variables. */
    drop_packet = 0;
 800b750:	2300      	movs	r3, #0
 800b752:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef FEATURE_NX_IPV6
    next_option_offset = (UINT)sizeof(NX_IPV6_HEADER);
 800b754:	2328      	movs	r3, #40	@ 0x28
 800b756:	623b      	str	r3, [r7, #32]
    incoming_addr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr;
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b75c:	61bb      	str	r3, [r7, #24]
#endif /* FEATURE_NX_IPV6 */

    /* Parse all options in the packet till we're done or an error is encountered. */
    while (!drop_packet)
 800b75e:	e1df      	b.n	800bb20 <_nx_ip_dispatch_process+0x3dc>
        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#if defined(FEATURE_NX_IPV6) && !defined(NX_DISABLE_ICMPV6_ERROR_MESSAGE)
        /* Set a local variable for convenience. */
        nx_packet_option_offset = packet_ptr -> nx_packet_option_offset;
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b764:	617b      	str	r3, [r7, #20]
#endif /* defined(FEATURE_NX_IPV6) && !defined(NX_DISABLE_ICMPV6_ERROR_MESSAGE) */
        switch (protocol)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d033      	beq.n	800b7d4 <_nx_ip_dispatch_process+0x90>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2b3c      	cmp	r3, #60	@ 0x3c
 800b770:	f200 80c4 	bhi.w	800b8fc <_nx_ip_dispatch_process+0x1b8>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2b2b      	cmp	r3, #43	@ 0x2b
 800b778:	f0c0 80c0 	bcc.w	800b8fc <_nx_ip_dispatch_process+0x1b8>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3b2b      	subs	r3, #43	@ 0x2b
 800b780:	2b11      	cmp	r3, #17
 800b782:	f200 80bb 	bhi.w	800b8fc <_nx_ip_dispatch_process+0x1b8>
 800b786:	a201      	add	r2, pc, #4	@ (adr r2, 800b78c <_nx_ip_dispatch_process+0x48>)
 800b788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b78c:	0800b87f 	.word	0x0800b87f
 800b790:	0800b8af 	.word	0x0800b8af
 800b794:	0800b8fd 	.word	0x0800b8fd
 800b798:	0800b8fd 	.word	0x0800b8fd
 800b79c:	0800b8fd 	.word	0x0800b8fd
 800b7a0:	0800b8fd 	.word	0x0800b8fd
 800b7a4:	0800b8fd 	.word	0x0800b8fd
 800b7a8:	0800b8f9 	.word	0x0800b8f9
 800b7ac:	0800b8f3 	.word	0x0800b8f3
 800b7b0:	0800b8fd 	.word	0x0800b8fd
 800b7b4:	0800b8fd 	.word	0x0800b8fd
 800b7b8:	0800b8fd 	.word	0x0800b8fd
 800b7bc:	0800b8fd 	.word	0x0800b8fd
 800b7c0:	0800b8fd 	.word	0x0800b8fd
 800b7c4:	0800b8fd 	.word	0x0800b8fd
 800b7c8:	0800b8fd 	.word	0x0800b8fd
 800b7cc:	0800b8ed 	.word	0x0800b8ed
 800b7d0:	0800b805 	.word	0x0800b805

#ifdef FEATURE_NX_IPV6
        case NX_PROTOCOL_NEXT_HEADER_HOP_BY_HOP:

            /* This should be the first header; if it is not, this is a malformed packet. */
            if (packet_ptr -> nx_packet_option_state >= (UCHAR)HOP_BY_HOP_HEADER)
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d008      	beq.n	800b7f0 <_nx_ip_dispatch_process+0xac>
            {

                drop_packet = 1;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE
                NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	4a93      	ldr	r2, [pc, #588]	@ (800ba34 <_nx_ip_dispatch_process+0x2f0>)
 800b7e6:	68b9      	ldr	r1, [r7, #8]
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff f934 	bl	800aa56 <_nx_icmpv6_send_error_message>

                /* Dispatch packet to the Option handler. */
                drop_packet = _nx_ipv6_process_hop_by_hop_option(ip_ptr, packet_ptr);
            }

            break;
 800b7ee:	e144      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
                packet_ptr -> nx_packet_option_state = (UCHAR)HOP_BY_HOP_HEADER;
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                drop_packet = _nx_ipv6_process_hop_by_hop_option(ip_ptr, packet_ptr);
 800b7f8:	68b9      	ldr	r1, [r7, #8]
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f002 fcf0 	bl	800e1e0 <_nx_ipv6_process_hop_by_hop_option>
 800b800:	6278      	str	r0, [r7, #36]	@ 0x24
            break;
 800b802:	e13a      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>

        case NX_PROTOCOL_NEXT_HEADER_DESTINATION:

            /* Invalid header option if we have already processed 1 destination option. */
            if (packet_ptr -> nx_packet_destination_header >= 1)
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d011      	beq.n	800b832 <_nx_ip_dispatch_process+0xee>
            {

                /* If we already have processed one destination option, we expect this
                   to be the second one. */
                if ((packet_ptr -> nx_packet_option_state < (UCHAR)DESTINATION_HEADER_1) ||
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b814:	2b01      	cmp	r3, #1
 800b816:	d904      	bls.n	800b822 <_nx_ip_dispatch_process+0xde>
                    (packet_ptr -> nx_packet_destination_header > 1))
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
                if ((packet_ptr -> nx_packet_option_state < (UCHAR)DESTINATION_HEADER_1) ||
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d902      	bls.n	800b828 <_nx_ip_dispatch_process+0xe4>
                {
                    drop_packet = 1;
 800b822:	2301      	movs	r3, #1
 800b824:	627b      	str	r3, [r7, #36]	@ 0x24
 800b826:	e012      	b.n	800b84e <_nx_ip_dispatch_process+0x10a>
                }
                else
                {
                    packet_ptr -> nx_packet_option_state = (UCHAR)DESTINATION_HEADER_2;
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	2205      	movs	r2, #5
 800b82c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800b830:	e00d      	b.n	800b84e <_nx_ip_dispatch_process+0x10a>

                /* This is the first time we encounter a destination header option. */
                /* If we are before the routing header option, this must be the 1st one.
                   Otherwise, it must be the 2nd one. */

                if (packet_ptr -> nx_packet_option_state < (UCHAR)ROUTING_HEADER)
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b838:	2b02      	cmp	r3, #2
 800b83a:	d804      	bhi.n	800b846 <_nx_ip_dispatch_process+0x102>
                {

                    packet_ptr -> nx_packet_option_state = (UCHAR)DESTINATION_HEADER_1;
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	2202      	movs	r2, #2
 800b840:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800b844:	e003      	b.n	800b84e <_nx_ip_dispatch_process+0x10a>
                }
                else
                {
                    packet_ptr -> nx_packet_option_state = (UCHAR)DESTINATION_HEADER_2;
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	2205      	movs	r2, #5
 800b84a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                }
            }

            packet_ptr -> nx_packet_destination_header++;
 800b84e:	68bb      	ldr	r3, [r7, #8]
 800b850:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b854:	3301      	adds	r3, #1
 800b856:	b2da      	uxtb	r2, r3
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            if (!drop_packet)
 800b85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b860:	2b00      	cmp	r3, #0
 800b862:	d105      	bne.n	800b870 <_nx_ip_dispatch_process+0x12c>
            {
                /* Proceed with hop by hop handling if there are no errors. */
                drop_packet = _nx_ipv6_process_hop_by_hop_option(ip_ptr, packet_ptr);
 800b864:	68b9      	ldr	r1, [r7, #8]
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f002 fcba 	bl	800e1e0 <_nx_ipv6_process_hop_by_hop_option>
 800b86c:	6278      	str	r0, [r7, #36]	@ 0x24
                /* Return an error message to the sender of the packet. */
                NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
            }
#endif /* NX_DISABLE_ICMPV6_ERROR_MESSAGE */

            break;
 800b86e:	e104      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
                NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	4a70      	ldr	r2, [pc, #448]	@ (800ba34 <_nx_ip_dispatch_process+0x2f0>)
 800b874:	68b9      	ldr	r1, [r7, #8]
 800b876:	68f8      	ldr	r0, [r7, #12]
 800b878:	f7ff f8ed 	bl	800aa56 <_nx_icmpv6_send_error_message>
            break;
 800b87c:	e0fd      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>

        case NX_PROTOCOL_NEXT_HEADER_ROUTING:

            if (packet_ptr -> nx_packet_option_state >= (UCHAR)ROUTING_HEADER)
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b884:	2b02      	cmp	r3, #2
 800b886:	d908      	bls.n	800b89a <_nx_ip_dispatch_process+0x156>
            {

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE
                NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	4a6a      	ldr	r2, [pc, #424]	@ (800ba34 <_nx_ip_dispatch_process+0x2f0>)
 800b88c:	68b9      	ldr	r1, [r7, #8]
 800b88e:	68f8      	ldr	r0, [r7, #12]
 800b890:	f7ff f8e1 	bl	800aa56 <_nx_icmpv6_send_error_message>
#endif /* NX_DISABLE_ICMPV6_ERROR_MESSAGE */

                drop_packet = 1;
 800b894:	2301      	movs	r3, #1
 800b896:	627b      	str	r3, [r7, #36]	@ 0x24

                packet_ptr -> nx_packet_option_state = (UCHAR)ROUTING_HEADER;

                drop_packet = _nx_ipv6_process_routing_option(ip_ptr, packet_ptr);
            }
            break;
 800b898:	e0ef      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
                packet_ptr -> nx_packet_option_state = (UCHAR)ROUTING_HEADER;
 800b89a:	68bb      	ldr	r3, [r7, #8]
 800b89c:	2203      	movs	r2, #3
 800b89e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                drop_packet = _nx_ipv6_process_routing_option(ip_ptr, packet_ptr);
 800b8a2:	68b9      	ldr	r1, [r7, #8]
 800b8a4:	68f8      	ldr	r0, [r7, #12]
 800b8a6:	f002 fd22 	bl	800e2ee <_nx_ipv6_process_routing_option>
 800b8aa:	6278      	str	r0, [r7, #36]	@ 0x24
            break;
 800b8ac:	e0e5      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>

        case NX_PROTOCOL_NEXT_HEADER_FRAGMENT:

#ifndef NX_DISABLE_FRAGMENTATION
            if (packet_ptr -> nx_packet_option_state >= (UCHAR)FRAGMENT_HEADER)
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b8b4:	2b03      	cmp	r3, #3
 800b8b6:	d908      	bls.n	800b8ca <_nx_ip_dispatch_process+0x186>
            {
#endif /* NX_DISABLE_FRAGMENTATION */

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE
                NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	4a5e      	ldr	r2, [pc, #376]	@ (800ba34 <_nx_ip_dispatch_process+0x2f0>)
 800b8bc:	68b9      	ldr	r1, [r7, #8]
 800b8be:	68f8      	ldr	r0, [r7, #12]
 800b8c0:	f7ff f8c9 	bl	800aa56 <_nx_icmpv6_send_error_message>
#endif /* NX_DISABLE_ICMPV6_ERROR_MESSAGE */

                drop_packet = 1;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Continue processing the packet. */
                    drop_packet = 0;
                }
            }
#endif /* NX_DISABLE_FRAGMENTATION */
            break;
 800b8c8:	e0d7      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
                packet_ptr -> nx_packet_option_state = (UCHAR)FRAGMENT_HEADER;
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	2204      	movs	r2, #4
 800b8ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    drop_packet = _nx_ipv6_process_fragment_option(ip_ptr, packet_ptr);
 800b8d2:	68b9      	ldr	r1, [r7, #8]
 800b8d4:	68f8      	ldr	r0, [r7, #12]
 800b8d6:	f002 fbdb 	bl	800e090 <_nx_ipv6_process_fragment_option>
 800b8da:	6278      	str	r0, [r7, #36]	@ 0x24
                if (drop_packet != NX_CONTINUE)
 800b8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8de:	2b55      	cmp	r3, #85	@ 0x55
 800b8e0:	d001      	beq.n	800b8e6 <_nx_ip_dispatch_process+0x1a2>
                    return(drop_packet);
 800b8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e4:	e121      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                    drop_packet = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800b8ea:	e0c6      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>

        case NX_PROTOCOL_NO_NEXT_HEADER:

            drop_packet = 1;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800b8f0:	e0c3      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
                /* Continue processing the packet if status = NX_IPSEC_PKT_CONT */
            }
#else /* NX_IPSEC_ENABLE */

            /* Drop this packet if IPsec module is not present. */
            drop_packet = 1;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	627b      	str	r3, [r7, #36]	@ 0x24
#endif /* NX_IPSEC_ENABLE */

            break;
 800b8f6:	e0c0      	b.n	800ba7a <_nx_ip_dispatch_process+0x336>
            }
            break;

#else /* NX_IPSEC_ENABLE */
            /* Drop this packet if IPsec module is not present. */
            return(1);
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e116      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                    return(0);
                }
            }
#endif /* defined(NX_ENABLE_IP_RAW_PACKET_ALL_STACK) && defined(NX_ENABLE_IP_RAW_PACKET_FILTER) */

            if (protocol == NX_PROTOCOL_TCP)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2b06      	cmp	r3, #6
 800b900:	d11d      	bne.n	800b93e <_nx_ip_dispatch_process+0x1fa>
            {
#ifdef FEATURE_NX_IPV6
                if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) ||
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b908:	2b04      	cmp	r3, #4
 800b90a:	d008      	beq.n	800b91e <_nx_ip_dispatch_process+0x1da>
                    ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6) &&
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
                if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) ||
 800b912:	2b06      	cmp	r3, #6
 800b914:	d110      	bne.n	800b938 <_nx_ip_dispatch_process+0x1f4>
                     (incoming_addr -> nxd_ipv6_address_state == NX_IPV6_ADDR_STATE_VALID)))
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	789b      	ldrb	r3, [r3, #2]
                    ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6) &&
 800b91a:	2b04      	cmp	r3, #4
 800b91c:	d10c      	bne.n	800b938 <_nx_ip_dispatch_process+0x1f4>
                {
#endif /* FEATURE_NX_IPV6 */

                    /* Check that the host is enabled for TCP. */
                    if (ip_ptr -> nx_ip_tcp_packet_receive)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 800b924:	2b00      	cmp	r3, #0
 800b926:	d007      	beq.n	800b938 <_nx_ip_dispatch_process+0x1f4>
                    {

                        /* Dispatch the packet to the TCP packet handler. */
                        (ip_ptr -> nx_ip_tcp_packet_receive)(ip_ptr, packet_ptr);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 800b92e:	68b9      	ldr	r1, [r7, #8]
 800b930:	68f8      	ldr	r0, [r7, #12]
 800b932:	4798      	blx	r3

                        /* No need to free the packet as it is consumed by TCP packet receive.  */
                        return(0);
 800b934:	2300      	movs	r3, #0
 800b936:	e0f8      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
#ifdef FEATURE_NX_IPV6
                }
#endif /* FEATURE_NX_IPV6 */

                /* TCP is not enabled.  Drop the packet. */
                drop_packet = 1;
 800b938:	2301      	movs	r3, #1
 800b93a:	627b      	str	r3, [r7, #36]	@ 0x24
#endif /* NX_DISABLE_IP_INFO */


                drop_packet = 1;
            }
            break;
 800b93c:	e09c      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
            else if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6) &&
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b944:	2b06      	cmp	r3, #6
 800b946:	d112      	bne.n	800b96e <_nx_ip_dispatch_process+0x22a>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2b3a      	cmp	r3, #58	@ 0x3a
 800b94c:	d10f      	bne.n	800b96e <_nx_ip_dispatch_process+0x22a>
                if (ip_ptr -> nx_ip_icmpv6_packet_process != NX_NULL)
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800b954:	2b00      	cmp	r3, #0
 800b956:	d007      	beq.n	800b968 <_nx_ip_dispatch_process+0x224>
                    ip_ptr -> nx_ip_icmpv6_packet_process(ip_ptr, packet_ptr);
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800b95e:	68b9      	ldr	r1, [r7, #8]
 800b960:	68f8      	ldr	r0, [r7, #12]
 800b962:	4798      	blx	r3
                    return(0);
 800b964:	2300      	movs	r3, #0
 800b966:	e0e0      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                drop_packet = 1;
 800b968:	2301      	movs	r3, #1
 800b96a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b96c:	e084      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
            else if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b974:	2b04      	cmp	r3, #4
 800b976:	d112      	bne.n	800b99e <_nx_ip_dispatch_process+0x25a>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d10f      	bne.n	800b99e <_nx_ip_dispatch_process+0x25a>
                if (ip_ptr -> nx_ip_icmp_packet_receive != NX_NULL)
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
 800b984:	2b00      	cmp	r3, #0
 800b986:	d007      	beq.n	800b998 <_nx_ip_dispatch_process+0x254>
                    ip_ptr -> nx_ip_icmp_packet_receive(ip_ptr, packet_ptr);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
 800b98e:	68b9      	ldr	r1, [r7, #8]
 800b990:	68f8      	ldr	r0, [r7, #12]
 800b992:	4798      	blx	r3
                    return(0);
 800b994:	2300      	movs	r3, #0
 800b996:	e0c8      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                drop_packet = 1;
 800b998:	2301      	movs	r3, #1
 800b99a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b99c:	e06c      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
            else if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9a4:	2b04      	cmp	r3, #4
 800b9a6:	d112      	bne.n	800b9ce <_nx_ip_dispatch_process+0x28a>
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2b02      	cmp	r3, #2
 800b9ac:	d10f      	bne.n	800b9ce <_nx_ip_dispatch_process+0x28a>
                if (ip_ptr -> nx_ip_igmp_packet_receive != NX_NULL)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	f8d3 3858 	ldr.w	r3, [r3, #2136]	@ 0x858
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d007      	beq.n	800b9c8 <_nx_ip_dispatch_process+0x284>
                    ip_ptr -> nx_ip_igmp_packet_receive(ip_ptr, packet_ptr);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	f8d3 3858 	ldr.w	r3, [r3, #2136]	@ 0x858
 800b9be:	68b9      	ldr	r1, [r7, #8]
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	4798      	blx	r3
                    return(0);
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	e0b0      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                drop_packet = 1;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9cc:	e054      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
            else if (protocol == NX_PROTOCOL_UDP)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2b11      	cmp	r3, #17
 800b9d2:	d11d      	bne.n	800ba10 <_nx_ip_dispatch_process+0x2cc>
                if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) ||
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9da:	2b04      	cmp	r3, #4
 800b9dc:	d008      	beq.n	800b9f0 <_nx_ip_dispatch_process+0x2ac>
                    ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6) &&
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
                if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) ||
 800b9e4:	2b06      	cmp	r3, #6
 800b9e6:	d110      	bne.n	800ba0a <_nx_ip_dispatch_process+0x2c6>
                     (incoming_addr -> nxd_ipv6_address_state == NX_IPV6_ADDR_STATE_VALID)))
 800b9e8:	69bb      	ldr	r3, [r7, #24]
 800b9ea:	789b      	ldrb	r3, [r3, #2]
                    ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6) &&
 800b9ec:	2b04      	cmp	r3, #4
 800b9ee:	d10c      	bne.n	800ba0a <_nx_ip_dispatch_process+0x2c6>
                    if (ip_ptr -> nx_ip_udp_packet_receive)
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d007      	beq.n	800ba0a <_nx_ip_dispatch_process+0x2c6>
                        (ip_ptr -> nx_ip_udp_packet_receive)(ip_ptr, packet_ptr);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
 800ba00:	68b9      	ldr	r1, [r7, #8]
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	4798      	blx	r3
                        return(0);
 800ba06:	2300      	movs	r3, #0
 800ba08:	e08f      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
                drop_packet = 1;
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800ba0e:	e033      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
                if (ip_ptr -> nx_ip_raw_ip_processing)
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d00e      	beq.n	800ba38 <_nx_ip_dispatch_process+0x2f4>
                        if ((ip_ptr -> nx_ip_raw_ip_processing)(ip_ptr, protocol << 16, packet_ptr) == NX_SUCCESS)
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	0411      	lsls	r1, r2, #16
 800ba24:	68ba      	ldr	r2, [r7, #8]
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	4798      	blx	r3
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d103      	bne.n	800ba38 <_nx_ip_dispatch_process+0x2f4>
                            return(0);
 800ba30:	2300      	movs	r3, #0
 800ba32:	e07a      	b.n	800bb2a <_nx_ip_dispatch_process+0x3e6>
 800ba34:	04010000 	.word	0x04010000
                if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba3e:	2b04      	cmp	r3, #4
 800ba40:	d105      	bne.n	800ba4e <_nx_ip_dispatch_process+0x30a>
                    NX_ICMPV4_SEND_DEST_UNREACHABLE(ip_ptr, packet_ptr, NX_ICMP_PROTOCOL_UNREACH_CODE);
 800ba42:	2300      	movs	r3, #0
 800ba44:	4a3b      	ldr	r2, [pc, #236]	@ (800bb34 <_nx_ip_dispatch_process+0x3f0>)
 800ba46:	68b9      	ldr	r1, [r7, #8]
 800ba48:	68f8      	ldr	r0, [r7, #12]
 800ba4a:	f7fe fd4f 	bl	800a4ec <_nx_icmpv4_send_error_message>
                if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba54:	2b06      	cmp	r3, #6
 800ba56:	d105      	bne.n	800ba64 <_nx_ip_dispatch_process+0x320>
                    NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 1, nx_packet_option_offset);
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	4a37      	ldr	r2, [pc, #220]	@ (800bb38 <_nx_ip_dispatch_process+0x3f4>)
 800ba5c:	68b9      	ldr	r1, [r7, #8]
 800ba5e:	68f8      	ldr	r0, [r7, #12]
 800ba60:	f7fe fff9 	bl	800aa56 <_nx_icmpv6_send_error_message>
                ip_ptr -> nx_ip_unknown_protocols_received++;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f8d3 3544 	ldr.w	r3, [r3, #1348]	@ 0x544
 800ba6a:	1c5a      	adds	r2, r3, #1
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f8c3 2544 	str.w	r2, [r3, #1348]	@ 0x544
                drop_packet = 1;
 800ba72:	2301      	movs	r3, #1
 800ba74:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800ba76:	e7ff      	b.n	800ba78 <_nx_ip_dispatch_process+0x334>
 800ba78:	bf00      	nop
        }


        /* If the previous header is processed without errors, move on to the next optional
           header. */
        if (!drop_packet)
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d138      	bne.n	800baf2 <_nx_ip_dispatch_process+0x3ae>
                continue;
            }
#endif  /* NX_IPSEC_ENABLE */

#ifdef FEATURE_NX_IPV6
            if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba86:	2b06      	cmp	r3, #6
 800ba88:	d14a      	bne.n	800bb20 <_nx_ip_dispatch_process+0x3dc>
            {

                /* Find the option we just processed. */
                /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                option = (NX_IPV6_HEADER_OPTION *)packet_ptr -> nx_packet_prepend_ptr;
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	613b      	str	r3, [r7, #16]

                /* Check the protocol.  */
                if (protocol == NX_PROTOCOL_NEXT_HEADER_FRAGMENT)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2b2c      	cmp	r3, #44	@ 0x2c
 800ba94:	d102      	bne.n	800ba9c <_nx_ip_dispatch_process+0x358>
                {

                    /* Fixed length for fragment option, the field of option length is reserved.  */
                    option_hdr_len = sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800ba96:	2308      	movs	r3, #8
 800ba98:	61fb      	str	r3, [r7, #28]
 800ba9a:	e004      	b.n	800baa6 <_nx_ip_dispatch_process+0x362>
                else
                {

                    /* Compute the current option length. */
                    /* For other IPv6 optional headers, hdr_ext_len is expressed in 64-bit words. */
                    option_hdr_len = (ULONG)((option -> nx_ipv6_header_option_ext_length + 1) << 3);
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	785b      	ldrb	r3, [r3, #1]
 800baa0:	3301      	adds	r3, #1
 800baa2:	00db      	lsls	r3, r3, #3
 800baa4:	61fb      	str	r3, [r7, #28]
                }

                /* Obtain the next option header type. */
                protocol = option -> nx_ipv6_header_option_next_header;
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	781b      	ldrb	r3, [r3, #0]
 800baaa:	607b      	str	r3, [r7, #4]

                if (((ALIGN_TYPE)(packet_ptr -> nx_packet_prepend_ptr) + option_hdr_len) <
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	461a      	mov	r2, r3
 800bab2:	69fb      	ldr	r3, [r7, #28]
 800bab4:	4413      	add	r3, r2
                    (ALIGN_TYPE)(packet_ptr -> nx_packet_append_ptr))
 800bab6:	68ba      	ldr	r2, [r7, #8]
 800bab8:	68d2      	ldr	r2, [r2, #12]
                if (((ALIGN_TYPE)(packet_ptr -> nx_packet_prepend_ptr) + option_hdr_len) <
 800baba:	4293      	cmp	r3, r2
 800babc:	d20c      	bcs.n	800bad8 <_nx_ip_dispatch_process+0x394>
                {

                    /* Advance to the next header. */
                    packet_ptr -> nx_packet_prepend_ptr += option_hdr_len;
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	689a      	ldr	r2, [r3, #8]
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	441a      	add	r2, r3
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	609a      	str	r2, [r3, #8]
                    packet_ptr -> nx_packet_length      -= option_hdr_len;
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bace:	69fb      	ldr	r3, [r7, #28]
 800bad0:	1ad2      	subs	r2, r2, r3
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	625a      	str	r2, [r3, #36]	@ 0x24
 800bad6:	e001      	b.n	800badc <_nx_ip_dispatch_process+0x398>
                }
                else
                {

                    drop_packet = 1;
 800bad8:	2301      	movs	r3, #1
 800bada:	627b      	str	r3, [r7, #36]	@ 0x24
                /*
                   Advance the nx_packet_option_offset as well.
                   Option Offset is used when constructing ICMPv6 parameter problem message.
                 */

                packet_ptr -> nx_packet_option_offset = (USHORT)next_option_offset;
 800badc:	6a3b      	ldr	r3, [r7, #32]
 800bade:	b29a      	uxth	r2, r3
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	85da      	strh	r2, [r3, #46]	@ 0x2e

                /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
                next_option_offset = (UINT)(packet_ptr -> nx_packet_prepend_ptr - packet_ptr -> nx_packet_ip_header);
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	689a      	ldr	r2, [r3, #8]
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baec:	1ad3      	subs	r3, r2, r3
 800baee:	623b      	str	r3, [r7, #32]
 800baf0:	e016      	b.n	800bb20 <_nx_ip_dispatch_process+0x3dc>
        else
        {
#ifndef NX_DISABLE_IP_INFO

            /* Decrement the number of packets delivered.  */
            ip_ptr -> nx_ip_total_packets_delivered--;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 800baf8:	1e5a      	subs	r2, r3, #1
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524

            /* Decrement the IP packet bytes received (not including the header).  */
            ip_ptr -> nx_ip_total_bytes_received -=  packet_ptr -> nx_packet_length;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f8d3 2528 	ldr.w	r2, [r3, #1320]	@ 0x528
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb0a:	1ad2      	subs	r2, r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528

            /* Increment the IP receive packets dropped count.  */
            ip_ptr -> nx_ip_receive_packets_dropped++;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800bb18:	1c5a      	adds	r2, r3, #1
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
    while (!drop_packet)
 800bb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f43f ae1c 	beq.w	800b760 <_nx_ip_dispatch_process+0x1c>
#endif /* NX_DISABLE_IP_INFO */
        }
    }

    return(drop_packet);
 800bb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3728      	adds	r7, #40	@ 0x28
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	bf00      	nop
 800bb34:	03020000 	.word	0x03020000
 800bb38:	04010000 	.word	0x04010000

0800bb3c <_nx_ip_driver_deferred_processing>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_driver_deferred_processing(NX_IP *ip_ptr)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]

    /* Set event flags to wake the IP helper thread, which will in turn
       call the driver with the NX_LINK_DEFERRED_PROCESSING command.  */
    tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_DRIVER_DEFERRED_EVENT, TX_OR);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800bb50:	4618      	mov	r0, r3
 800bb52:	f00a f947 	bl	8015de4 <_tx_event_flags_set>
}
 800bb56:	bf00      	nop
 800bb58:	3708      	adds	r7, #8
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}

0800bb5e <_nx_ip_driver_packet_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_driver_packet_send(NX_IP *ip_ptr, NX_PACKET *packet_ptr, ULONG destination_ip, ULONG fragment, ULONG next_hop_address)
{
 800bb5e:	b580      	push	{r7, lr}
 800bb60:	b09e      	sub	sp, #120	@ 0x78
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	60f8      	str	r0, [r7, #12]
 800bb66:	60b9      	str	r1, [r7, #8]
 800bb68:	607a      	str	r2, [r7, #4]
 800bb6a:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA
NX_IP_DRIVER driver_request;
UINT         index;
ULONG        network_mask;
ULONG        network;
UCHAR        loopback = NX_FALSE;
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Initialize the driver request. */
    driver_request.nx_ip_driver_ptr =                   ip_ptr;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	633b      	str	r3, [r7, #48]	@ 0x30
    driver_request.nx_ip_driver_packet =                packet_ptr;
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	62bb      	str	r3, [r7, #40]	@ 0x28
    driver_request.nx_ip_driver_interface =             packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb7e:	637b      	str	r3, [r7, #52]	@ 0x34
    driver_request.nx_ip_driver_command =               NX_LINK_PACKET_SEND;
 800bb80:	2300      	movs	r3, #0
 800bb82:	61bb      	str	r3, [r7, #24]

    /* Determine if physical mapping is needed by the link driver.  */
    if (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_address_mapping_needed)
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb88:	795b      	ldrb	r3, [r3, #5]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	f000 8183 	beq.w	800be96 <_nx_ip_driver_packet_send+0x338>
    {

        /* Get the network and network mask.*/
        network_mask = packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_network_mask;
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb94:	699b      	ldr	r3, [r3, #24]
 800bb96:	65fb      	str	r3, [r7, #92]	@ 0x5c
        network = packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_network;
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb9c:	69db      	ldr	r3, [r3, #28]
 800bb9e:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Determine if an IP limited or directed broadcast is requested.  */
        if ((destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bba6:	d00d      	beq.n	800bbc4 <_nx_ip_driver_packet_send+0x66>
            (((destination_ip & network_mask) == network) &&
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbac:	4013      	ands	r3, r2
        if ((destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800bbae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d110      	bne.n	800bbd6 <_nx_ip_driver_packet_send+0x78>
             ((destination_ip & ~network_mask) == ~network_mask)))
 800bbb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbb6:	43da      	mvns	r2, r3
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	401a      	ands	r2, r3
 800bbbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbbe:	43db      	mvns	r3, r3
            (((destination_ip & network_mask) == network) &&
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d108      	bne.n	800bbd6 <_nx_ip_driver_packet_send+0x78>
        {

            /* Build the driver request.  */
            driver_request.nx_ip_driver_command =               NX_LINK_PACKET_BROADCAST;
 800bbc4:	2304      	movs	r3, #4
 800bbc6:	61bb      	str	r3, [r7, #24]
            driver_request.nx_ip_driver_physical_address_msw =  0xFFFFUL;
 800bbc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bbcc:	623b      	str	r3, [r7, #32]
            driver_request.nx_ip_driver_physical_address_lsw =  0xFFFFFFFFUL;
 800bbce:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbd4:	e171      	b.n	800beba <_nx_ip_driver_packet_send+0x35c>
        }
        /* Determine if we have a loopback address.  */
        else if (destination_ip == packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address)
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbda:	695b      	ldr	r3, [r3, #20]
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d105      	bne.n	800bbee <_nx_ip_driver_packet_send+0x90>
        {
            loopback = NX_TRUE;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
            driver_request.nx_ip_driver_interface = NX_NULL;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbec:	e165      	b.n	800beba <_nx_ip_driver_packet_send+0x35c>
        }
        /* Determine if we have a class D multicast address.  */
        else if ((destination_ip & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800bbf4:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800bbf8:	d133      	bne.n	800bc62 <_nx_ip_driver_packet_send+0x104>

            /* Yes, we have a class D multicast address.  Derive the physical mapping from
               the class D address.  */

            /* Determine if the group address has been joined in this IP instance.  */
            index =  0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	677b      	str	r3, [r7, #116]	@ 0x74
            while (index < NX_MAX_MULTICAST_GROUPS)
 800bbfe:	e00f      	b.n	800bc20 <_nx_ip_driver_packet_send+0xc2>
            {

                /* Determine if the destination address matches the requested address.  */
                if (ip_ptr -> nx_ipv4_multicast_entry[index].nx_ipv4_multicast_join_list == destination_ip)
 800bc00:	68f9      	ldr	r1, [r7, #12]
 800bc02:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bc04:	4613      	mov	r3, r2
 800bc06:	009b      	lsls	r3, r3, #2
 800bc08:	4413      	add	r3, r2
 800bc0a:	009b      	lsls	r3, r3, #2
 800bc0c:	440b      	add	r3, r1
 800bc0e:	f503 63f9 	add.w	r3, r3, #1992	@ 0x7c8
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	687a      	ldr	r2, [r7, #4]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d006      	beq.n	800bc28 <_nx_ip_driver_packet_send+0xca>
                    /* Yes, break the loop!  */
                    break;
                }

                /* Increment the join list index.  */
                index++;
 800bc1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	677b      	str	r3, [r7, #116]	@ 0x74
            while (index < NX_MAX_MULTICAST_GROUPS)
 800bc20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc22:	2b06      	cmp	r3, #6
 800bc24:	d9ec      	bls.n	800bc00 <_nx_ip_driver_packet_send+0xa2>
 800bc26:	e000      	b.n	800bc2a <_nx_ip_driver_packet_send+0xcc>
                    break;
 800bc28:	bf00      	nop
            }

            /* Determine if the group was joined by this IP instance.  */
            if (index < NX_MAX_MULTICAST_GROUPS)
 800bc2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc2c:	2b06      	cmp	r3, #6
 800bc2e:	d80e      	bhi.n	800bc4e <_nx_ip_driver_packet_send+0xf0>
            {

                /* Determine if the group has loopback enabled.  */
                if (ip_ptr -> nx_ipv4_multicast_entry[index].nx_ipv4_multicast_loopback_enable)
 800bc30:	68f9      	ldr	r1, [r7, #12]
 800bc32:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bc34:	4613      	mov	r3, r2
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	4413      	add	r3, r2
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	440b      	add	r3, r1
 800bc3e:	f503 63fb 	add.w	r3, r3, #2008	@ 0x7d8
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d002      	beq.n	800bc4e <_nx_ip_driver_packet_send+0xf0>
                {
                    loopback = NX_TRUE;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
                }
            }

            /* Build the driver request. Derive the physical mapping from
               the class D address.  */
            driver_request.nx_ip_driver_physical_address_msw =  NX_IP_MULTICAST_UPPER;
 800bc4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bc52:	623b      	str	r3, [r7, #32]
            driver_request.nx_ip_driver_physical_address_lsw =  NX_IP_MULTICAST_LOWER | (destination_ip & NX_IP_MULTICAST_MASK);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bc5a:	f043 43bc 	orr.w	r3, r3, #1577058304	@ 0x5e000000
 800bc5e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc60:	e12b      	b.n	800beba <_nx_ip_driver_packet_send+0x35c>

            NX_PARAMETER_NOT_USED(fragment);
            /* Look into the ARP Routing Table to derive the physical address.  */

            /* If we get here, the packet destination is a unicast address.  */
            destination_ip = next_hop_address;
 800bc62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc66:	607b      	str	r3, [r7, #4]

            /* Calculate the hash index for the destination IP address.  */
            index =  (UINT)((destination_ip + (destination_ip >> 8)) & NX_ARP_TABLE_MASK);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	0a1a      	lsrs	r2, r3, #8
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	4413      	add	r3, r2
 800bc70:	f003 031f 	and.w	r3, r3, #31
 800bc74:	677b      	str	r3, [r7, #116]	@ 0x74

            /* Determine if there is an entry for this IP address.  */
            arp_ptr =  ip_ptr -> nx_ip_arp_table[index];
 800bc76:	68fa      	ldr	r2, [r7, #12]
 800bc78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc7a:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	4413      	add	r3, r2
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Loop to look for an ARP match.  */
            while (arp_ptr)
 800bc86:	e014      	b.n	800bcb2 <_nx_ip_driver_packet_send+0x154>
            {

                /* Determine if this arp entry matches the destination IP address.  */
                if (arp_ptr -> nx_arp_ip_address == destination_ip)
 800bc88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc8a:	6a1b      	ldr	r3, [r3, #32]
 800bc8c:	687a      	ldr	r2, [r7, #4]
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d013      	beq.n	800bcba <_nx_ip_driver_packet_send+0x15c>
                    /* Yes, we found a match.  Get out of the loop!  */
                    break;
                }

                /* Move to the next active ARP entry.  */
                arp_ptr =  arp_ptr -> nx_arp_active_next;
 800bc92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc94:	695b      	ldr	r3, [r3, #20]
 800bc96:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Determine if we are at the end of the ARP list.  */
                if (arp_ptr == ip_ptr -> nx_ip_arp_table[index])
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc9c:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	4413      	add	r3, r2
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d102      	bne.n	800bcb2 <_nx_ip_driver_packet_send+0x154>
                {
                    /* Clear the ARP pointer.  */
                    arp_ptr =  NX_NULL;
 800bcac:	2300      	movs	r3, #0
 800bcae:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    break;
 800bcb0:	e004      	b.n	800bcbc <_nx_ip_driver_packet_send+0x15e>
            while (arp_ptr)
 800bcb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d1e7      	bne.n	800bc88 <_nx_ip_driver_packet_send+0x12a>
 800bcb8:	e000      	b.n	800bcbc <_nx_ip_driver_packet_send+0x15e>
                    break;
 800bcba:	bf00      	nop
                }
            }

            /* Determine if we actually found a matching and effective ARP entry.  */
            if ((arp_ptr) && (arp_ptr -> nx_arp_physical_address_msw | arp_ptr -> nx_arp_physical_address_lsw))
 800bcbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d023      	beq.n	800bd0a <_nx_ip_driver_packet_send+0x1ac>
 800bcc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bcc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcca:	4313      	orrs	r3, r2
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d01c      	beq.n	800bd0a <_nx_ip_driver_packet_send+0x1ac>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bcd0:	f3ef 8310 	mrs	r3, PRIMASK
 800bcd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800bcd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800bcd8:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800bcda:	b672      	cpsid	i
    return(int_posture);
 800bcdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
            {

                /* Disable interrupts temporarily.  */
                TX_DISABLE
 800bcde:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Yes, we have a physical mapping.  Copy the physical address into the driver
                   request structure.  */
                driver_request.nx_ip_driver_physical_address_msw =  arp_ptr -> nx_arp_physical_address_msw;
 800bce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bce4:	623b      	str	r3, [r7, #32]
                driver_request.nx_ip_driver_physical_address_lsw =  arp_ptr -> nx_arp_physical_address_lsw;
 800bce6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcea:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Move this ARP entry to the head of the list.  */
                ip_ptr -> nx_ip_arp_table[index] =  arp_ptr;
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bcf0:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	4413      	add	r3, r2
 800bcf8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bcfa:	605a      	str	r2, [r3, #4]
 800bcfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcfe:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd02:	f383 8810 	msr	PRIMASK, r3
}
 800bd06:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE
 800bd08:	e0d7      	b.n	800beba <_nx_ip_driver_packet_send+0x35c>
            }
            else
            {

                /* Determine if fragmentation is needed before queue the packet on the ARP waiting queue.  */
                if (packet_ptr -> nx_packet_length > packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_mtu_size)
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd14:	429a      	cmp	r2, r3
 800bd16:	d912      	bls.n	800bd3e <_nx_ip_driver_packet_send+0x1e0>
                {

#ifndef NX_DISABLE_FRAGMENTATION
                    /* Check the DF bit flag.  */
                    if ((ip_ptr -> nx_ip_fragment_processing == NX_NULL) || (fragment != NX_FRAGMENT_OKAY))
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	f8d3 379c 	ldr.w	r3, [r3, #1948]	@ 0x79c
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d002      	beq.n	800bd28 <_nx_ip_driver_packet_send+0x1ca>
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d00a      	beq.n	800bd3e <_nx_ip_driver_packet_send+0x1e0>
                    {

#ifndef NX_DISABLE_IP_INFO

                        /* Increment the IP send packets dropped count.  */
                        ip_ptr -> nx_ip_send_packets_dropped++;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800bd2e:	1c5a      	adds	r2, r3, #1
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
#endif
                        /* Just release the packet.  */
                        _nx_packet_transmit_release(packet_ptr);
 800bd36:	68b8      	ldr	r0, [r7, #8]
 800bd38:	f003 faf4 	bl	800f324 <_nx_packet_transmit_release>

                        /* Return... nothing more can be done!  */
                        return;
 800bd3c:	e142      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
                    }
                }

                /* Determine if we actually found a matching ARP entry.  */
                if (arp_ptr)
 800bd3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d056      	beq.n	800bdf2 <_nx_ip_driver_packet_send+0x294>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd44:	f3ef 8310 	mrs	r3, PRIMASK
 800bd48:	647b      	str	r3, [r7, #68]	@ 0x44
    return(posture);
 800bd4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    int_posture = __get_interrupt_posture();
 800bd4c:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd4e:	b672      	cpsid	i
    return(int_posture);
 800bd50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
                {

                    /* Yes, we have an existing ARP mapping entry.  */

                    /* Disable interrupts temporarily.  */
                    TX_DISABLE
 800bd52:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Ensure the current packet's queue next pointer to NULL.  */
                    packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	2200      	movs	r2, #0
 800bd58:	61da      	str	r2, [r3, #28]

                    /* Determine if the queue is empty.  */
                    if (arp_ptr -> nx_arp_packets_waiting == NX_NULL)
 800bd5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d109      	bne.n	800bd76 <_nx_ip_driver_packet_send+0x218>
                    {

                        /* Yes, we have an empty ARP packet queue.  Simply place the
                           packet at the head of the list.  */
                        arp_ptr -> nx_arp_packets_waiting =  packet_ptr;
 800bd62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd64:	68ba      	ldr	r2, [r7, #8]
 800bd66:	631a      	str	r2, [r3, #48]	@ 0x30
 800bd68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6e:	f383 8810 	msr	PRIMASK, r3
}
 800bd72:	bf00      	nop
                    /* Call ARP send to send an ARP request.  */
                    (ip_ptr -> nx_ip_arp_packet_send)(ip_ptr, destination_ip, packet_ptr -> nx_packet_address.nx_packet_interface_ptr);
                }

                /* Just return!  */
                return;
 800bd74:	e125      	b.n	800bfc2 <_nx_ip_driver_packet_send+0x464>
                        last_packet =  arp_ptr -> nx_arp_packets_waiting;
 800bd76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bd78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd7a:	66bb      	str	r3, [r7, #104]	@ 0x68
                        queued_count = 1;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	663b      	str	r3, [r7, #96]	@ 0x60
                        while (last_packet -> nx_packet_queue_next)
 800bd80:	e005      	b.n	800bd8e <_nx_ip_driver_packet_send+0x230>
                            queued_count++;
 800bd82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd84:	3301      	adds	r3, #1
 800bd86:	663b      	str	r3, [r7, #96]	@ 0x60
                            last_packet =  last_packet -> nx_packet_queue_next;
 800bd88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd8a:	69db      	ldr	r3, [r3, #28]
 800bd8c:	66bb      	str	r3, [r7, #104]	@ 0x68
                        while (last_packet -> nx_packet_queue_next)
 800bd8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd90:	69db      	ldr	r3, [r3, #28]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d1f5      	bne.n	800bd82 <_nx_ip_driver_packet_send+0x224>
                        last_packet -> nx_packet_queue_next =  packet_ptr;
 800bd96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bd98:	68ba      	ldr	r2, [r7, #8]
 800bd9a:	61da      	str	r2, [r3, #28]
                        remove_packet =  NX_NULL;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	667b      	str	r3, [r7, #100]	@ 0x64
                        if (queued_count >= NX_ARP_MAX_QUEUE_DEPTH)
 800bda0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bda2:	2b03      	cmp	r3, #3
 800bda4:	d917      	bls.n	800bdd6 <_nx_ip_driver_packet_send+0x278>
                            remove_packet =  arp_ptr -> nx_arp_packets_waiting;
 800bda6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bda8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdaa:	667b      	str	r3, [r7, #100]	@ 0x64
                            arp_ptr -> nx_arp_packets_waiting =  remove_packet -> nx_packet_queue_next;
 800bdac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdae:	69da      	ldr	r2, [r3, #28]
 800bdb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bdb2:	631a      	str	r2, [r3, #48]	@ 0x30
                            remove_packet -> nx_packet_queue_next =  NX_NULL;
 800bdb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	61da      	str	r2, [r3, #28]
                            ip_ptr -> nx_ip_transmit_resource_errors++;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800bdc0:	1c5a      	adds	r2, r3, #1
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
                            ip_ptr -> nx_ip_send_packets_dropped++;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800bdce:	1c5a      	adds	r2, r3, #1
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
 800bdd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bdd8:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bddc:	f383 8810 	msr	PRIMASK, r3
}
 800bde0:	bf00      	nop
                        if (remove_packet)
 800bde2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	f000 80ec 	beq.w	800bfc2 <_nx_ip_driver_packet_send+0x464>
                            _nx_packet_transmit_release(remove_packet);
 800bdea:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800bdec:	f003 fa9a 	bl	800f324 <_nx_packet_transmit_release>
                return;
 800bdf0:	e0e7      	b.n	800bfc2 <_nx_ip_driver_packet_send+0x464>
                    if ((!ip_ptr -> nx_ip_arp_allocate) ||
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	f8d3 3bf8 	ldr.w	r3, [r3, #3064]	@ 0xbf8
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d00f      	beq.n	800be1c <_nx_ip_driver_packet_send+0x2be>
                        ((ip_ptr -> nx_ip_arp_allocate)(ip_ptr, &(ip_ptr -> nx_ip_arp_table[index]), NX_FALSE)))
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f8d3 3bf8 	ldr.w	r3, [r3, #3064]	@ 0xbf8
 800be02:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800be04:	f502 7236 	add.w	r2, r2, #728	@ 0x2d8
 800be08:	0092      	lsls	r2, r2, #2
 800be0a:	68f9      	ldr	r1, [r7, #12]
 800be0c:	440a      	add	r2, r1
 800be0e:	1d11      	adds	r1, r2, #4
 800be10:	2200      	movs	r2, #0
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	4798      	blx	r3
 800be16:	4603      	mov	r3, r0
                    if ((!ip_ptr -> nx_ip_arp_allocate) ||
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d011      	beq.n	800be40 <_nx_ip_driver_packet_send+0x2e2>
                        ip_ptr -> nx_ip_transmit_resource_errors++;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800be22:	1c5a      	adds	r2, r3, #1
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
                        ip_ptr -> nx_ip_send_packets_dropped++;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800be30:	1c5a      	adds	r2, r3, #1
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
                        _nx_packet_transmit_release(packet_ptr);
 800be38:	68b8      	ldr	r0, [r7, #8]
 800be3a:	f003 fa73 	bl	800f324 <_nx_packet_transmit_release>
                        return;
 800be3e:	e0c1      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
                    arp_ptr =  (ip_ptr -> nx_ip_arp_table[index]) -> nx_arp_active_previous;
 800be40:	68fa      	ldr	r2, [r7, #12]
 800be42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be44:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 800be48:	009b      	lsls	r3, r3, #2
 800be4a:	4413      	add	r3, r2
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	699b      	ldr	r3, [r3, #24]
 800be50:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    arp_ptr -> nx_arp_ip_address =            destination_ip;
 800be52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be54:	687a      	ldr	r2, [r7, #4]
 800be56:	621a      	str	r2, [r3, #32]
                    arp_ptr -> nx_arp_physical_address_msw =  0;
 800be58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be5a:	2200      	movs	r2, #0
 800be5c:	625a      	str	r2, [r3, #36]	@ 0x24
                    arp_ptr -> nx_arp_physical_address_lsw =  0;
 800be5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be60:	2200      	movs	r2, #0
 800be62:	629a      	str	r2, [r3, #40]	@ 0x28
                    arp_ptr -> nx_arp_entry_next_update =     NX_ARP_UPDATE_RATE;
 800be64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be66:	220a      	movs	r2, #10
 800be68:	605a      	str	r2, [r3, #4]
                    arp_ptr -> nx_arp_retries =               0;
 800be6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be6c:	2200      	movs	r2, #0
 800be6e:	609a      	str	r2, [r3, #8]
                    arp_ptr -> nx_arp_ip_interface =          packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be76:	62da      	str	r2, [r3, #44]	@ 0x2c
                    packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	2200      	movs	r2, #0
 800be7c:	61da      	str	r2, [r3, #28]
                    arp_ptr -> nx_arp_packets_waiting =  packet_ptr;
 800be7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be80:	68ba      	ldr	r2, [r7, #8]
 800be82:	631a      	str	r2, [r3, #48]	@ 0x30
                    (ip_ptr -> nx_ip_arp_packet_send)(ip_ptr, destination_ip, packet_ptr -> nx_packet_address.nx_packet_interface_ptr);
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f8d3 3c04 	ldr.w	r3, [r3, #3076]	@ 0xc04
 800be8a:	68ba      	ldr	r2, [r7, #8]
 800be8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800be8e:	6879      	ldr	r1, [r7, #4]
 800be90:	68f8      	ldr	r0, [r7, #12]
 800be92:	4798      	blx	r3
                return;
 800be94:	e095      	b.n	800bfc2 <_nx_ip_driver_packet_send+0x464>
    {

        /* This IP instance does not require any IP-to-physical mapping.  */

        /* Determine if we have a loopback address.  */
        if ((((destination_ip >= NX_IP_LOOPBACK_FIRST) &&
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800be9c:	d302      	bcc.n	800bea4 <_nx_ip_driver_packet_send+0x346>
              (destination_ip <= NX_IP_LOOPBACK_LAST))) ||
 800be9e:	687b      	ldr	r3, [r7, #4]
        if ((((destination_ip >= NX_IP_LOOPBACK_FIRST) &&
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	da05      	bge.n	800beb0 <_nx_ip_driver_packet_send+0x352>
            (destination_ip == packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_address))
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bea8:	695b      	ldr	r3, [r3, #20]
              (destination_ip <= NX_IP_LOOPBACK_LAST))) ||
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	429a      	cmp	r2, r3
 800beae:	d104      	bne.n	800beba <_nx_ip_driver_packet_send+0x35c>
        {

            /* Yes, we have an internal loopback address.  */
            loopback = NX_TRUE;
 800beb0:	2301      	movs	r3, #1
 800beb2:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
            driver_request.nx_ip_driver_interface = NX_NULL;
 800beb6:	2300      	movs	r3, #0
 800beb8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Check whether the packet should be loop back. */
    if (loopback == NX_TRUE)
 800beba:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d131      	bne.n	800bf26 <_nx_ip_driver_packet_send+0x3c8>
    {

        /* Copy the packet so it can be enqueued properly by the receive
           processing.  */
        if (_nx_packet_copy(packet_ptr, &packet_copy, ip_ptr -> nx_ip_default_packet_pool, NX_NO_WAIT) == NX_SUCCESS)
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	f8d3 263c 	ldr.w	r2, [r3, #1596]	@ 0x63c
 800bec8:	f107 0114 	add.w	r1, r7, #20
 800becc:	2300      	movs	r3, #0
 800bece:	68b8      	ldr	r0, [r7, #8]
 800bed0:	f002 fe9a 	bl	800ec08 <_nx_packet_copy>
 800bed4:	4603      	mov	r3, r0
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d117      	bne.n	800bf0a <_nx_ip_driver_packet_send+0x3ac>
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP packet sent count.  */
            ip_ptr -> nx_ip_total_packets_sent++;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800bee0:	1c5a      	adds	r2, r3, #1
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

            /* Increment the IP bytes sent count.  */
            ip_ptr -> nx_ip_total_bytes_sent +=  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV4_HEADER);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef2:	4413      	add	r3, r2
 800bef4:	f1a3 0214 	sub.w	r2, r3, #20
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c
            /*lint --e{644} suppress variable might not be initialized, since "packet_copy" was initialized as long as return value is NX_SUCCESS. */
            NX_PACKET_DEBUG(__FILE__, __LINE__, packet_copy);

            /* Send the packet to this IP's receive processing like it came in from the
               driver.  */
            _nx_ip_packet_deferred_receive(ip_ptr, packet_copy);
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	4619      	mov	r1, r3
 800bf02:	68f8      	ldr	r0, [r7, #12]
 800bf04:	f000 f974 	bl	800c1f0 <_nx_ip_packet_deferred_receive>
 800bf08:	e00d      	b.n	800bf26 <_nx_ip_driver_packet_send+0x3c8>
#ifndef NX_DISABLE_IP_INFO
        else
        {

            /* Increment the IP send packets dropped count.  */
            ip_ptr -> nx_ip_send_packets_dropped++;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800bf10:	1c5a      	adds	r2, r3, #1
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558

            /* Increment the IP transmit resource error count.  */
            ip_ptr -> nx_ip_transmit_resource_errors++;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800bf1e:	1c5a      	adds	r2, r3, #1
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
        }
#endif
    }

    /* Check whether the packet should be sent through driver. */
    if (driver_request.nx_ip_driver_interface)
 800bf26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d046      	beq.n	800bfba <_nx_ip_driver_packet_send+0x45c>
    {

        /* Determine if fragmentation is needed.  */
        if (packet_ptr -> nx_packet_length > packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_ip_mtu_size)
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d91b      	bls.n	800bf72 <_nx_ip_driver_packet_send+0x414>
        {

#ifndef NX_DISABLE_FRAGMENTATION
            /* Check the DF bit flag.  */
            if ((ip_ptr -> nx_ip_fragment_processing) && (fragment != NX_DONT_FRAGMENT))
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f8d3 379c 	ldr.w	r3, [r3, #1948]	@ 0x79c
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00b      	beq.n	800bf5c <_nx_ip_driver_packet_send+0x3fe>
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf4a:	d007      	beq.n	800bf5c <_nx_ip_driver_packet_send+0x3fe>
            {

                /* Fragmentation is needed, call the IP fragment processing routine.  */
                (ip_ptr -> nx_ip_fragment_processing)(&driver_request);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f8d3 379c 	ldr.w	r3, [r3, #1948]	@ 0x79c
 800bf52:	f107 0218 	add.w	r2, r7, #24
 800bf56:	4610      	mov	r0, r2
 800bf58:	4798      	blx	r3
                /* Just release the packet.  */
                _nx_packet_transmit_release(packet_ptr);
            }

            /* In either case, this packet send is complete, just return.  */
            return;
 800bf5a:	e033      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
                ip_ptr -> nx_ip_send_packets_dropped++;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800bf62:	1c5a      	adds	r2, r3, #1
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
                _nx_packet_transmit_release(packet_ptr);
 800bf6a:	68b8      	ldr	r0, [r7, #8]
 800bf6c:	f003 f9da 	bl	800f324 <_nx_packet_transmit_release>
            return;
 800bf70:	e028      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
        }

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP packet sent count.  */
        ip_ptr -> nx_ip_total_packets_sent++;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800bf78:	1c5a      	adds	r2, r3, #1
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

        /* Increment the IP bytes sent count.  */
        ip_ptr -> nx_ip_total_bytes_sent +=  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV4_HEADER);
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf8a:	4413      	add	r3, r2
 800bf8c:	f1a3 0214 	sub.w	r2, r3, #20
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c

        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

        /* Driver entry must not be NULL. */
        NX_ASSERT(packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_link_driver_entry != NX_NULL);
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d104      	bne.n	800bfaa <_nx_ip_driver_packet_send+0x44c>
 800bfa0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa4:	f00b f964 	bl	8017270 <_tx_thread_sleep>
 800bfa8:	e7fa      	b.n	800bfa0 <_nx_ip_driver_packet_send+0x442>

        /* Broadcast packet.  */
        (packet_ptr -> nx_packet_address.nx_packet_interface_ptr -> nx_interface_link_driver_entry)(&driver_request);
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfb0:	f107 0218 	add.w	r2, r7, #24
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	4798      	blx	r3
 800bfb8:	e004      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
    }
    else
    {

        /* Release the transmit packet.  */
        _nx_packet_transmit_release(packet_ptr);
 800bfba:	68b8      	ldr	r0, [r7, #8]
 800bfbc:	f003 f9b2 	bl	800f324 <_nx_packet_transmit_release>
 800bfc0:	e000      	b.n	800bfc4 <_nx_ip_driver_packet_send+0x466>
                return;
 800bfc2:	bf00      	nop
    }
}
 800bfc4:	3778      	adds	r7, #120	@ 0x78
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <_nx_ip_fast_periodic_timer_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
static VOID  _nx_ip_fast_periodic_timer_entry(ULONG ip_address)
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b084      	sub	sp, #16
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]

NX_IP *ip_ptr;


    /* Setup IP pointer.  */
    NX_TIMER_EXTENSION_PTR_GET(ip_ptr, NX_IP, ip_address)
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	60fb      	str	r3, [r7, #12]

    /* Wakeup this IP's helper thread.  */
    tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_FAST_EVENT, TX_OR);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800bfdc:	2200      	movs	r2, #0
 800bfde:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f009 fefe 	bl	8015de4 <_tx_event_flags_set>
}
 800bfe8:	bf00      	nop
 800bfea:	3710      	adds	r7, #16
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <_nx_ip_fast_periodic_timer_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_ip_fast_periodic_timer_create(NX_IP *ip_ptr)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b088      	sub	sp, #32
 800bff4:	af04      	add	r7, sp, #16
 800bff6:	6078      	str	r0, [r7, #4]

ULONG _nx_ip_fast_timer_rate;

    if (ip_ptr -> nx_ip_fast_periodic_timer_created)
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 3b34 	ldr.w	r3, [r3, #2868]	@ 0xb34
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d116      	bne.n	800c030 <_nx_ip_fast_periodic_timer_create+0x40>
    {
        return;
    }

    _nx_ip_fast_timer_rate =  (NX_IP_PERIODIC_RATE + (NX_IP_FAST_TIMER_RATE - 1)) / NX_IP_FAST_TIMER_RATE;
 800c002:	230a      	movs	r3, #10
 800c004:	60fb      	str	r3, [r7, #12]

    /* Create the fast TCP timer.  */
    /*lint -e{923} suppress cast of pointer to ULONG.  */
    tx_timer_create(&(ip_ptr -> nx_ip_fast_periodic_timer), ip_ptr -> nx_ip_name,
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f603 3038 	addw	r0, r3, #2872	@ 0xb38
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6859      	ldr	r1, [r3, #4]
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	2301      	movs	r3, #1
 800c014:	9302      	str	r3, [sp, #8]
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	9301      	str	r3, [sp, #4]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	9300      	str	r3, [sp, #0]
 800c01e:	4613      	mov	r3, r2
 800c020:	4a05      	ldr	r2, [pc, #20]	@ (800c038 <_nx_ip_fast_periodic_timer_create+0x48>)
 800c022:	f00b fc85 	bl	8017930 <_tx_timer_create>
                    _nx_ip_fast_timer_rate, _nx_ip_fast_timer_rate, TX_AUTO_ACTIVATE);

    NX_TIMER_EXTENSION_PTR_SET(&(ip_ptr -> nx_ip_fast_periodic_timer), ip_ptr)

    /* Set the flag to indicate that the fast timer has been created. */
    ip_ptr -> nx_ip_fast_periodic_timer_created = 1;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2201      	movs	r2, #1
 800c02a:	f8c3 2b34 	str.w	r2, [r3, #2868]	@ 0xb34
 800c02e:	e000      	b.n	800c032 <_nx_ip_fast_periodic_timer_create+0x42>
        return;
 800c030:	bf00      	nop
}
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}
 800c038:	0800bfcb 	.word	0x0800bfcb

0800c03c <_nx_ip_header_add>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_ip_header_add(NX_IP *ip_ptr, NX_PACKET *packet_ptr, ULONG source_ip, ULONG destination_ip,
                        ULONG type_of_service, ULONG time_to_live,  ULONG protocol, ULONG fragment)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b08a      	sub	sp, #40	@ 0x28
 800c040:	af02      	add	r7, sp, #8
 800c042:	60f8      	str	r0, [r7, #12]
 800c044:	60b9      	str	r1, [r7, #8]
 800c046:	607a      	str	r2, [r7, #4]
 800c048:	603b      	str	r3, [r7, #0]
ULONG           router_alert = 0;
 800c04a:	2300      	movs	r3, #0
 800c04c:	61fb      	str	r3, [r7, #28]
    NX_PARAMETER_NOT_USED(ip_ptr);
#endif /* NX_ENABLE_IP_ID_RANDOMIZATION */

#ifndef NX_DISABLE_IGMPV2
    /* Check IGMPv2 protocol. */
    if ((protocol == NX_IP_IGMP) && (ip_ptr -> nx_ip_igmp_router_version == NX_IGMP_HOST_VERSION_2))
 800c04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c054:	d106      	bne.n	800c064 <_nx_ip_header_add+0x28>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f8d3 3624 	ldr.w	r3, [r3, #1572]	@ 0x624
 800c05c:	2b02      	cmp	r3, #2
 800c05e:	d101      	bne.n	800c064 <_nx_ip_header_add+0x28>
    {
        router_alert = 4;
 800c060:	2304      	movs	r3, #4
 800c062:	61fb      	str	r3, [r7, #28]
    }
#endif

    /* Prepend the IP header to the packet.  First, make room for the IP header.  */
    packet_ptr -> nx_packet_prepend_ptr =  (packet_ptr -> nx_packet_prepend_ptr - sizeof(NX_IPV4_HEADER)) - router_alert;
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	689a      	ldr	r2, [r3, #8]
 800c068:	69f9      	ldr	r1, [r7, #28]
 800c06a:	f06f 0313 	mvn.w	r3, #19
 800c06e:	1a5b      	subs	r3, r3, r1
 800c070:	441a      	add	r2, r3
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	609a      	str	r2, [r3, #8]

    /* Increase the packet length.  */
    packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length + (ULONG)sizeof(NX_IPV4_HEADER) + router_alert;
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c07a:	69fb      	ldr	r3, [r7, #28]
 800c07c:	4413      	add	r3, r2
 800c07e:	f103 0214 	add.w	r2, r3, #20
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Assert prepend pointer is no less than data start pointer.  */
    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    NX_ASSERT(packet_ptr -> nx_packet_prepend_ptr >= packet_ptr -> nx_packet_data_start);
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	689a      	ldr	r2, [r3, #8]
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	691b      	ldr	r3, [r3, #16]
 800c08e:	429a      	cmp	r2, r3
 800c090:	d204      	bcs.n	800c09c <_nx_ip_header_add+0x60>
 800c092:	f04f 30ff 	mov.w	r0, #4294967295
 800c096:	f00b f8eb 	bl	8017270 <_tx_thread_sleep>
 800c09a:	e7fa      	b.n	800c092 <_nx_ip_header_add+0x56>

    /* Setup the IP header pointer.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_header_ptr =  (NX_IPV4_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	689b      	ldr	r3, [r3, #8]
 800c0a0:	61bb      	str	r3, [r7, #24]
    packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	689a      	ldr	r2, [r3, #8]
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	639a      	str	r2, [r3, #56]	@ 0x38
    packet_ptr -> nx_packet_ip_header_length = (UCHAR)(packet_ptr -> nx_packet_ip_header_length +
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
                                                       sizeof(NX_IPV4_HEADER) + router_alert);
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	4413      	add	r3, r2
 800c0b6:	b2db      	uxtb	r3, r3
    packet_ptr -> nx_packet_ip_header_length = (UCHAR)(packet_ptr -> nx_packet_ip_header_length +
 800c0b8:	3314      	adds	r3, #20
 800c0ba:	b2da      	uxtb	r2, r3
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    /* Determine if this is an identical copy for TCP retransmission.
       RFC1122, Section3.2.1.5, Page32-33. RFC1122, Section4.2.2.15, Page90-91.  */
    if (packet_ptr -> nx_packet_identical_copy == NX_TRUE)
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d101      	bne.n	800c0d0 <_nx_ip_header_add+0x94>
    {

        /* Yes, this an identical copy for TCP retransmission.
           The IP header has been added, return.  */
        return(NX_SUCCESS);
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	e076      	b.n	800c1be <_nx_ip_header_add+0x182>
    }

    /* Build the IP header.  */

#ifndef NX_DISABLE_IGMPV2
    if (router_alert)
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d009      	beq.n	800c0ea <_nx_ip_header_add+0xae>

        /* Build the first 32-bit word of the IP header.  */
        ip_header_ptr -> nx_ip_header_word_0 =  (ULONG)((NX_IP_VERSION_V4 << 28) |
                                                        (NX_IP_HEADER_LENGTH_ENCODE_6 << 24) |
                                                        type_of_service |
                                                        (0xFFFF & packet_ptr -> nx_packet_length));
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0da:	b29a      	uxth	r2, r3
        ip_header_ptr -> nx_ip_header_word_0 =  (ULONG)((NX_IP_VERSION_V4 << 28) |
 800c0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	f043 428c 	orr.w	r2, r3, #1174405120	@ 0x46000000
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	601a      	str	r2, [r3, #0]
 800c0e8:	e008      	b.n	800c0fc <_nx_ip_header_add+0xc0>
    else
#endif
    {

        /* Build the first 32-bit word of the IP header.  */
        ip_header_ptr -> nx_ip_header_word_0 =  (NX_IP_VERSION | type_of_service | (0xFFFF & packet_ptr -> nx_packet_length));
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ee:	b29a      	uxth	r2, r3
 800c0f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	f043 428a 	orr.w	r2, r3, #1157627904	@ 0x45000000
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	601a      	str	r2, [r3, #0]

    /* Build the second 32-bit word of the IP header.  */
#ifdef NX_ENABLE_IP_ID_RANDOMIZATION
    ip_header_ptr -> nx_ip_header_word_1 =  (((ULONG)NX_RAND()) << NX_SHIFT_BY_16) | fragment;
#else
    ip_header_ptr -> nx_ip_header_word_1 =  (ip_ptr -> nx_ip_packet_id++ << NX_SHIFT_BY_16) | fragment;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	f8d3 3638 	ldr.w	r3, [r3, #1592]	@ 0x638
 800c102:	1c59      	adds	r1, r3, #1
 800c104:	68fa      	ldr	r2, [r7, #12]
 800c106:	f8c2 1638 	str.w	r1, [r2, #1592]	@ 0x638
 800c10a:	041a      	lsls	r2, r3, #16
 800c10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c10e:	431a      	orrs	r2, r3
 800c110:	69bb      	ldr	r3, [r7, #24]
 800c112:	605a      	str	r2, [r3, #4]
#endif /* NX_ENABLE_IP_ID_RANDOMIZATION */

    /* Build the third 32-bit word of the IP header.  */
    ip_header_ptr -> nx_ip_header_word_2 =  ((time_to_live << NX_IP_TIME_TO_LIVE_SHIFT) | protocol);
 800c114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c116:	061a      	lsls	r2, r3, #24
 800c118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c11a:	431a      	orrs	r2, r3
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	609a      	str	r2, [r3, #8]

    /* Place the source IP address in the IP header.  */
    ip_header_ptr -> nx_ip_header_source_ip =  source_ip;
 800c120:	69bb      	ldr	r3, [r7, #24]
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	60da      	str	r2, [r3, #12]

    /* Place the destination IP address in the IP header.  */
    ip_header_ptr -> nx_ip_header_destination_ip =  destination_ip;
 800c126:	69bb      	ldr	r3, [r7, #24]
 800c128:	683a      	ldr	r2, [r7, #0]
 800c12a:	611a      	str	r2, [r3, #16]

#ifndef NX_DISABLE_IGMPV2
    if (router_alert)
 800c12c:	69fb      	ldr	r3, [r7, #28]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d004      	beq.n	800c13c <_nx_ip_header_add+0x100>
    {

        /* Append Router Alert Option. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        *((ULONG *)(packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_IPV4_HEADER))) = (NX_IP_OPTION_COPY_FLAG |
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	689b      	ldr	r3, [r3, #8]
 800c136:	3314      	adds	r3, #20
 800c138:	4a23      	ldr	r2, [pc, #140]	@ (800c1c8 <_nx_ip_header_add+0x18c>)
 800c13a:	601a      	str	r2, [r3, #0]
    }
#endif

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the IP header.  */
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_0);
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	ba1a      	rev	r2, r3
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_1);
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	ba1a      	rev	r2, r3
 800c14c:	69bb      	ldr	r3, [r7, #24]
 800c14e:	605a      	str	r2, [r3, #4]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_2);
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	ba1a      	rev	r2, r3
 800c156:	69bb      	ldr	r3, [r7, #24]
 800c158:	609a      	str	r2, [r3, #8]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_source_ip);
 800c15a:	69bb      	ldr	r3, [r7, #24]
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	ba1a      	rev	r2, r3
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	60da      	str	r2, [r3, #12]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_destination_ip);
 800c164:	69bb      	ldr	r3, [r7, #24]
 800c166:	691b      	ldr	r3, [r3, #16]
 800c168:	ba1a      	rev	r2, r3
 800c16a:	69bb      	ldr	r3, [r7, #24]
 800c16c:	611a      	str	r2, [r3, #16]
#ifndef NX_DISABLE_IGMPV2
    if (router_alert)
 800c16e:	69fb      	ldr	r3, [r7, #28]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d008      	beq.n	800c186 <_nx_ip_header_add+0x14a>
    {

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        NX_CHANGE_ULONG_ENDIAN(*((ULONG *)(packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_IPV4_HEADER))));
 800c174:	68bb      	ldr	r3, [r7, #8]
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	3314      	adds	r3, #20
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	689b      	ldr	r3, [r3, #8]
 800c180:	3314      	adds	r3, #20
 800c182:	ba12      	rev	r2, r2
 800c184:	601a      	str	r2, [r3, #0]
    if (compute_checksum)
#endif /* defined(NX_DISABLE_IP_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {
        checksum = _nx_ip_checksum_compute(packet_ptr, NX_IP_VERSION_V4,
                                           /* Length is the size of IP header, including options */
                                           (UINT)(20 + router_alert),
 800c186:	69fb      	ldr	r3, [r7, #28]
 800c188:	f103 0214 	add.w	r2, r3, #20
        checksum = _nx_ip_checksum_compute(packet_ptr, NX_IP_VERSION_V4,
 800c18c:	2300      	movs	r3, #0
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	2300      	movs	r3, #0
 800c192:	2104      	movs	r1, #4
 800c194:	68b8      	ldr	r0, [r7, #8]
 800c196:	f7ff f832 	bl	800b1fe <_nx_ip_checksum_compute>
 800c19a:	4603      	mov	r3, r0
 800c19c:	617b      	str	r3, [r7, #20]
                                           /* IPv4 header checksum does not use src/dest addresses */
                                           NULL, NULL);

        val = (ULONG)(~checksum);
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	43db      	mvns	r3, r3
 800c1a2:	613b      	str	r3, [r7, #16]
        val = val & NX_LOWER_16_MASK;
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	613b      	str	r3, [r7, #16]

        /* Convert to network byte order. */
        NX_CHANGE_ULONG_ENDIAN(val);
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	ba1b      	rev	r3, r3
 800c1ae:	613b      	str	r3, [r7, #16]

        /* Now store the checksum in the IP header.  */
        ip_header_ptr -> nx_ip_header_word_2 =  ip_header_ptr -> nx_ip_header_word_2 | val;
 800c1b0:	69bb      	ldr	r3, [r7, #24]
 800c1b2:	689a      	ldr	r2, [r3, #8]
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	431a      	orrs	r2, r3
 800c1b8:	69bb      	ldr	r3, [r7, #24]
 800c1ba:	609a      	str	r2, [r3, #8]
        packet_ptr -> nx_packet_interface_capability_flag |= NX_INTERFACE_CAPABILITY_IPV4_TX_CHECKSUM;
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Return...  */
    return(NX_SUCCESS);
 800c1bc:	2300      	movs	r3, #0
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3720      	adds	r7, #32
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	94040000 	.word	0x94040000

0800c1cc <_nx_ip_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_initialize(VOID)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	af00      	add	r7, sp, #0

    /* Initialize the created IP instance variables.  */
    _nx_ip_created_ptr =     NX_NULL;
 800c1d0:	4b05      	ldr	r3, [pc, #20]	@ (800c1e8 <_nx_ip_initialize+0x1c>)
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	601a      	str	r2, [r3, #0]
    _nx_ip_created_count =   0;
 800c1d6:	4b05      	ldr	r3, [pc, #20]	@ (800c1ec <_nx_ip_initialize+0x20>)
 800c1d8:	2200      	movs	r2, #0
 800c1da:	601a      	str	r2, [r3, #0]
}
 800c1dc:	bf00      	nop
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e4:	4770      	bx	lr
 800c1e6:	bf00      	nop
 800c1e8:	24000834 	.word	0x24000834
 800c1ec:	24000838 	.word	0x24000838

0800c1f0 <_nx_ip_packet_deferred_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_packet_deferred_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b088      	sub	sp, #32
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c1fa:	f3ef 8310 	mrs	r3, PRIMASK
 800c1fe:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c200:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c202:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c204:	b672      	cpsid	i
    return(int_posture);
 800c206:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800c208:	61fb      	str	r3, [r7, #28]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Check to see if the deferred processing queue is empty.  */
    if (ip_ptr -> nx_ip_deferred_received_packet_head)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 800c210:	2b00      	cmp	r3, #0
 800c212:	d011      	beq.n	800c238 <_nx_ip_packet_deferred_receive+0x48>
    {

        /* Not empty, just place the packet at the end of the queue.  */
        (ip_ptr -> nx_ip_deferred_received_packet_tail) -> nx_packet_queue_next =  packet_ptr;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 367c 	ldr.w	r3, [r3, #1660]	@ 0x67c
 800c21a:	683a      	ldr	r2, [r7, #0]
 800c21c:	61da      	str	r2, [r3, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	2200      	movs	r2, #0
 800c222:	61da      	str	r2, [r3, #28]
        ip_ptr -> nx_ip_deferred_received_packet_tail =  packet_ptr;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	683a      	ldr	r2, [r7, #0]
 800c228:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	f383 8810 	msr	PRIMASK, r3
}
 800c236:	e019      	b.n	800c26c <_nx_ip_packet_deferred_receive+0x7c>
    {

        /* Empty deferred receive processing queue.  Just setup the head pointers and
           set the event flags to ensure the IP helper thread looks at the deferred processing
           queue.  */
        ip_ptr -> nx_ip_deferred_received_packet_head =  packet_ptr;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	683a      	ldr	r2, [r7, #0]
 800c23c:	f8c3 2678 	str.w	r2, [r3, #1656]	@ 0x678
        ip_ptr -> nx_ip_deferred_received_packet_tail =  packet_ptr;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	683a      	ldr	r2, [r7, #0]
 800c244:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
        packet_ptr -> nx_packet_queue_next =             NX_NULL;
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	2200      	movs	r2, #0
 800c24c:	61da      	str	r2, [r3, #28]
 800c24e:	69fb      	ldr	r3, [r7, #28]
 800c250:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f383 8810 	msr	PRIMASK, r3
}
 800c258:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Wakeup IP helper thread to process the IP deferred receive.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_RECEIVE_EVENT, TX_OR);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800c260:	2200      	movs	r2, #0
 800c262:	2108      	movs	r1, #8
 800c264:	4618      	mov	r0, r3
 800c266:	f009 fdbd 	bl	8015de4 <_tx_event_flags_set>
    }
}
 800c26a:	bf00      	nop
 800c26c:	bf00      	nop
 800c26e:	3720      	adds	r7, #32
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}

0800c274 <_nx_ip_packet_receive>:
/*                                            added new ip filter,        */
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
UCHAR version_byte;


#ifndef NX_DISABLE_IP_INFO
    /* Increment the IP packet count.  */
    ip_ptr -> nx_ip_total_packets_received++;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 800c284:	1c5a      	adds	r2, r3, #1
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8c3 2520 	str.w	r2, [r3, #1312]	@ 0x520
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* If packet_ptr -> nx_packet_interface_ptr is not set, stamp the packet with interface[0].
       Legacy Ethernet drivers do not stamp incoming packets. */
    if (packet_ptr -> nx_packet_address.nx_packet_interface_ptr == NX_NULL)
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c290:	2b00      	cmp	r3, #0
 800c292:	d104      	bne.n	800c29e <_nx_ip_packet_receive+0x2a>
    {
        packet_ptr -> nx_packet_address.nx_packet_interface_ptr = &(ip_ptr -> nx_ip_interface[0]);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f603 4234 	addw	r2, r3, #3124	@ 0xc34
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* It's assumed that the IP link driver has positioned the top pointer in the
       packet to the start of the IP address... so that's where we will start.  */
    version_byte =  *(packet_ptr -> nx_packet_prepend_ptr);
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	73fb      	strb	r3, [r7, #15]

    /* Check the version number */
    ip_version = (version_byte >> 4);
 800c2a6:	7bfb      	ldrb	r3, [r7, #15]
 800c2a8:	091b      	lsrs	r3, r3, #4
 800c2aa:	73bb      	strb	r3, [r7, #14]

    packet_ptr -> nx_packet_ip_version = ip_version;
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	7bba      	ldrb	r2, [r7, #14]
 800c2b0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	689a      	ldr	r2, [r3, #8]
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* NX_ENABLE_IP_PACKET_FILTER */

#ifndef NX_DISABLE_IPV4

    /* Process the packet according to IP version. */
    if (ip_version == NX_IP_VERSION_V4 && ip_ptr -> nx_ipv4_packet_receive)
 800c2bc:	7bbb      	ldrb	r3, [r7, #14]
 800c2be:	2b04      	cmp	r3, #4
 800c2c0:	d10b      	bne.n	800c2da <_nx_ip_packet_receive+0x66>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 3ccc 	ldr.w	r3, [r3, #3276]	@ 0xccc
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d006      	beq.n	800c2da <_nx_ip_packet_receive+0x66>
    {

        /* Call the IPv4 packet handler. */
        (ip_ptr -> nx_ipv4_packet_receive)(ip_ptr, packet_ptr);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 3ccc 	ldr.w	r3, [r3, #3276]	@ 0xccc
 800c2d2:	6839      	ldr	r1, [r7, #0]
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	4798      	blx	r3
        return;
 800c2d8:	e020      	b.n	800c31c <_nx_ip_packet_receive+0xa8>
    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
    if (ip_version == NX_IP_VERSION_V6 && ip_ptr -> nx_ipv6_packet_receive)
 800c2da:	7bbb      	ldrb	r3, [r7, #14]
 800c2dc:	2b06      	cmp	r3, #6
 800c2de:	d10b      	bne.n	800c2f8 <_nx_ip_packet_receive+0x84>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f8d3 3ec0 	ldr.w	r3, [r3, #3776]	@ 0xec0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d006      	beq.n	800c2f8 <_nx_ip_packet_receive+0x84>
    {

        /* Call the IPv6 packet handler. */
        (ip_ptr -> nx_ipv6_packet_receive)(ip_ptr, packet_ptr);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8d3 3ec0 	ldr.w	r3, [r3, #3776]	@ 0xec0
 800c2f0:	6839      	ldr	r1, [r7, #0]
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	4798      	blx	r3
        return;
 800c2f6:	e011      	b.n	800c31c <_nx_ip_packet_receive+0xa8>
        not defined.  In this case, the packet is reclaimed. */

#ifndef NX_DISABLE_IP_INFO

    /* Increment the IP invalid packet error.  */
    ip_ptr -> nx_ip_invalid_packets++;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f8d3 3538 	ldr.w	r3, [r3, #1336]	@ 0x538
 800c2fe:	1c5a      	adds	r2, r3, #1
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8c3 2538 	str.w	r2, [r3, #1336]	@ 0x538

    /* Increment the IP receive packets dropped count.  */
    ip_ptr -> nx_ip_receive_packets_dropped++;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800c30c:	1c5a      	adds	r2, r3, #1
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

    _nx_packet_release(packet_ptr);
 800c314:	6838      	ldr	r0, [r7, #0]
 800c316:	f002 ff4b 	bl	800f1b0 <_nx_packet_release>

    return;
 800c31a:	bf00      	nop
}
 800c31c:	3710      	adds	r7, #16
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}

0800c322 <_nx_ip_packet_send>:
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_packet_send(NX_IP *ip_ptr, NX_PACKET *packet_ptr,
                         ULONG destination_ip, ULONG type_of_service, ULONG time_to_live,
                         ULONG protocol, ULONG fragment, ULONG next_hop_address)
{
 800c322:	b580      	push	{r7, lr}
 800c324:	b088      	sub	sp, #32
 800c326:	af04      	add	r7, sp, #16
 800c328:	60f8      	str	r0, [r7, #12]
 800c32a:	60b9      	str	r1, [r7, #8]
 800c32c:	607a      	str	r2, [r7, #4]
 800c32e:	603b      	str	r3, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#ifndef NX_DISABLE_IP_INFO

    /* Increment the total send requests counter.  */
    ip_ptr -> nx_ip_total_packet_send_requests++;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f8d3 3514 	ldr.w	r3, [r3, #1300]	@ 0x514
 800c336:	1c5a      	adds	r2, r3, #1
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f8c3 2514 	str.w	r2, [r3, #1300]	@ 0x514
#endif

    /* Make sure the packet interface is set. */
    if (packet_ptr -> nx_packet_address.nx_packet_interface_ptr == NX_NULL)
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c342:	2b00      	cmp	r3, #0
 800c344:	d116      	bne.n	800c374 <_nx_ip_packet_send+0x52>
    {

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP invalid packet error.  */
        ip_ptr -> nx_ip_invalid_transmit_packets++;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f8d3 353c 	ldr.w	r3, [r3, #1340]	@ 0x53c
 800c34c:	1c5a      	adds	r2, r3, #1
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	f8c3 253c 	str.w	r2, [r3, #1340]	@ 0x53c
#endif /* !NX_DISABLE_IP_INFO */

        /* Prepend the IP header to the packet.  First, make room for the IP header.  */
        packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_prepend_ptr - sizeof(NX_IPV4_HEADER);
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	689b      	ldr	r3, [r3, #8]
 800c358:	f1a3 0214 	sub.w	r2, r3, #20
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	609a      	str	r2, [r3, #8]

        /* Increase the packet length.  */
        packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length + (ULONG)sizeof(NX_IPV4_HEADER);
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c364:	f103 0214 	add.w	r2, r3, #20
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Release the packet.  */
        _nx_packet_transmit_release(packet_ptr);
 800c36c:	68b8      	ldr	r0, [r7, #8]
 800c36e:	f002 ffd9 	bl	800f324 <_nx_packet_transmit_release>

        /* Return... nothing more can be done!  */
        return;
 800c372:	e03d      	b.n	800c3f0 <_nx_ip_packet_send+0xce>
    if (!is_hw_processed)
#endif /* NX_IPSEC_ENABLE  */
    {

        /* Add the IP Header to the packet.  */
        _nx_ip_header_add(ip_ptr, packet_ptr, packet_ptr -> nx_packet_ip_interface -> nx_interface_ip_address,
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c378:	695a      	ldr	r2, [r3, #20]
 800c37a:	6a3b      	ldr	r3, [r7, #32]
 800c37c:	9303      	str	r3, [sp, #12]
 800c37e:	69fb      	ldr	r3, [r7, #28]
 800c380:	9302      	str	r3, [sp, #8]
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	9301      	str	r3, [sp, #4]
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	68b9      	ldr	r1, [r7, #8]
 800c38e:	68f8      	ldr	r0, [r7, #12]
 800c390:	f7ff fe54 	bl	800c03c <_nx_ip_header_add>
    }

#endif

    /* If the next hop address is null, indicates the specified interface is unreached.  */
    if (next_hop_address == 0)
 800c394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c396:	2b00      	cmp	r3, #0
 800c398:	d122      	bne.n	800c3e0 <_nx_ip_packet_send+0xbe>
    {

        /* Check whether the forward feature is enabled.  */
        if (ip_ptr -> nx_ip_forward_packet_process)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	f8d3 3634 	ldr.w	r3, [r3, #1588]	@ 0x634
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00b      	beq.n	800c3bc <_nx_ip_packet_send+0x9a>
        {

            /* Initialize the interface.  */
            packet_ptr -> nx_packet_address.nx_packet_interface_ptr = NX_NULL;
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Figure out the best interface to send the packet on. */
            _nx_ip_route_find(ip_ptr, destination_ip, &packet_ptr -> nx_packet_address.nx_packet_interface_ptr, &next_hop_address);
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c3b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c3b4:	6879      	ldr	r1, [r7, #4]
 800c3b6:	68f8      	ldr	r0, [r7, #12]
 800c3b8:	f000 f830 	bl	800c41c <_nx_ip_route_find>
        }

        /* Make sure the packet interface and next hop address are set. */
        /*lint -e{644} suppress variable might not be initialized, since "next_hop_address" was initialized in _nx_ip_route_find. */
        if ((packet_ptr -> nx_packet_address.nx_packet_interface_ptr == NX_NULL) || (next_hop_address == 0))
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d002      	beq.n	800c3ca <_nx_ip_packet_send+0xa8>
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d10a      	bne.n	800c3e0 <_nx_ip_packet_send+0xbe>
        {

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP invalid packet error.  */
            ip_ptr -> nx_ip_invalid_transmit_packets++;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f8d3 353c 	ldr.w	r3, [r3, #1340]	@ 0x53c
 800c3d0:	1c5a      	adds	r2, r3, #1
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	f8c3 253c 	str.w	r2, [r3, #1340]	@ 0x53c
#endif /* !NX_DISABLE_IP_INFO */

            /* Release the packet.  */
            _nx_packet_transmit_release(packet_ptr);
 800c3d8:	68b8      	ldr	r0, [r7, #8]
 800c3da:	f002 ffa3 	bl	800f324 <_nx_packet_transmit_release>

            /* Return... nothing more can be done!  */
            return;
 800c3de:	e007      	b.n	800c3f0 <_nx_ip_packet_send+0xce>
        }
    }

    /* Directly send the packet.  */
    _nx_ip_driver_packet_send(ip_ptr, packet_ptr, destination_ip, fragment, next_hop_address);
 800c3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e2:	9300      	str	r3, [sp, #0]
 800c3e4:	6a3b      	ldr	r3, [r7, #32]
 800c3e6:	687a      	ldr	r2, [r7, #4]
 800c3e8:	68b9      	ldr	r1, [r7, #8]
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f7ff fbb7 	bl	800bb5e <_nx_ip_driver_packet_send>
}
 800c3f0:	3710      	adds	r7, #16
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}

0800c3f6 <_nx_ip_periodic_timer_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_periodic_timer_entry(ULONG ip_address)
{
 800c3f6:	b580      	push	{r7, lr}
 800c3f8:	b084      	sub	sp, #16
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]

NX_IP *ip_ptr;


    /* Setup IP pointer.  */
    NX_TIMER_EXTENSION_PTR_GET(ip_ptr, NX_IP, ip_address)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	60fb      	str	r3, [r7, #12]

    /* Wakeup this IP's helper thread.  */
    tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_PERIODIC_EVENT, TX_OR);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800c408:	2200      	movs	r2, #0
 800c40a:	2101      	movs	r1, #1
 800c40c:	4618      	mov	r0, r3
 800c40e:	f009 fce9 	bl	8015de4 <_tx_event_flags_set>
}
 800c412:	bf00      	nop
 800c414:	3710      	adds	r7, #16
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
	...

0800c41c <_nx_ip_route_find>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _nx_ip_route_find(NX_IP *ip_ptr, ULONG destination_address, NX_INTERFACE **ip_interface_ptr, ULONG *next_hop_address)
{
 800c41c:	b480      	push	{r7}
 800c41e:	b087      	sub	sp, #28
 800c420:	af00      	add	r7, sp, #0
 800c422:	60f8      	str	r0, [r7, #12]
 800c424:	60b9      	str	r1, [r7, #8]
 800c426:	607a      	str	r2, [r7, #4]
 800c428:	603b      	str	r3, [r7, #0]

NX_INTERFACE *interface_ptr;
ULONG         i;

    /* Initialize the next hop address. */
    *next_hop_address = 0;
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	2200      	movs	r2, #0
 800c42e:	601a      	str	r2, [r3, #0]

    /* Determine if the destination_address is multicast or directed broadcast. */
    if (((destination_address & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE) ||
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c436:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800c43a:	d003      	beq.n	800c444 <_nx_ip_route_find+0x28>
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c442:	d131      	bne.n	800c4a8 <_nx_ip_route_find+0x8c>
        (destination_address  == NX_IP_LIMITED_BROADCAST))
    {

        *next_hop_address = destination_address;
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	68ba      	ldr	r2, [r7, #8]
 800c448:	601a      	str	r2, [r3, #0]

        /* If the caller did not set the ip_interface value, find a link enabled 
           interface, starting with the primary interface, for transmission.  */
        if (*ip_interface_ptr == NX_NULL)
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d121      	bne.n	800c496 <_nx_ip_route_find+0x7a>
        {

            /* Find an interface whose link is up. */
            for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c452:	2300      	movs	r3, #0
 800c454:	617b      	str	r3, [r7, #20]
 800c456:	e01a      	b.n	800c48e <_nx_ip_route_find+0x72>
            {

                if (ip_ptr -> nx_ip_interface[i].nx_interface_link_up)
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	214c      	movs	r1, #76	@ 0x4c
 800c45e:	fb01 f303 	mul.w	r3, r1, r3
 800c462:	4413      	add	r3, r2
 800c464:	f603 433a 	addw	r3, r3, #3130	@ 0xc3a
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d00c      	beq.n	800c488 <_nx_ip_route_find+0x6c>
                {
                    *ip_interface_ptr = &(ip_ptr -> nx_ip_interface[i]);
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	224c      	movs	r2, #76	@ 0x4c
 800c472:	fb02 f303 	mul.w	r3, r2, r3
 800c476:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c47a:	68fa      	ldr	r2, [r7, #12]
 800c47c:	4413      	add	r3, r2
 800c47e:	1d1a      	adds	r2, r3, #4
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	601a      	str	r2, [r3, #0]
                    return(NX_SUCCESS);
 800c484:	2300      	movs	r3, #0
 800c486:	e13b      	b.n	800c700 <_nx_ip_route_find+0x2e4>
            for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c488:	697b      	ldr	r3, [r7, #20]
 800c48a:	3301      	adds	r3, #1
 800c48c:	617b      	str	r3, [r7, #20]
 800c48e:	697b      	ldr	r3, [r7, #20]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d0e1      	beq.n	800c458 <_nx_ip_route_find+0x3c>
 800c494:	e006      	b.n	800c4a4 <_nx_ip_route_find+0x88>
                }
            }
        }
        /* If the specified interface is up, return success. */
        else if ((*ip_interface_ptr) -> nx_interface_link_up)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	799b      	ldrb	r3, [r3, #6]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d001      	beq.n	800c4a4 <_nx_ip_route_find+0x88>
        {
            return(NX_SUCCESS);
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	e12d      	b.n	800c700 <_nx_ip_route_find+0x2e4>
        }

        /* No available interface. */
        return(NX_IP_ADDRESS_ERROR);
 800c4a4:	2321      	movs	r3, #33	@ 0x21
 800c4a6:	e12b      	b.n	800c700 <_nx_ip_route_find+0x2e4>
    }

    /* Search through the interfaces associated with the IP instance,
       check if the the destination address is one of the local interface addresses. */
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	617b      	str	r3, [r7, #20]
 800c4ac:	e02a      	b.n	800c504 <_nx_ip_route_find+0xe8>
    {

        /* Use a local variable for convenience. */
        interface_ptr = &(ip_ptr -> nx_ip_interface[i]);
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	224c      	movs	r2, #76	@ 0x4c
 800c4b2:	fb02 f303 	mul.w	r3, r2, r3
 800c4b6:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c4ba:	68fa      	ldr	r2, [r7, #12]
 800c4bc:	4413      	add	r3, r2
 800c4be:	3304      	adds	r3, #4
 800c4c0:	613b      	str	r3, [r7, #16]

        /* Check for a valid interface that maps onto the same network domain as the destination address. */
        if ((interface_ptr -> nx_interface_valid) &&
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	791b      	ldrb	r3, [r3, #4]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d019      	beq.n	800c4fe <_nx_ip_route_find+0xe2>
            (interface_ptr -> nx_interface_link_up) &&
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	799b      	ldrb	r3, [r3, #6]
        if ((interface_ptr -> nx_interface_valid) &&
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d015      	beq.n	800c4fe <_nx_ip_route_find+0xe2>
            (interface_ptr -> nx_interface_ip_address == destination_address) &&
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	695b      	ldr	r3, [r3, #20]
            (interface_ptr -> nx_interface_link_up) &&
 800c4d6:	68ba      	ldr	r2, [r7, #8]
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d110      	bne.n	800c4fe <_nx_ip_route_find+0xe2>
            ((*ip_interface_ptr == NX_NULL) ||
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
            (interface_ptr -> nx_interface_ip_address == destination_address) &&
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d004      	beq.n	800c4ee <_nx_ip_route_find+0xd2>
             (*ip_interface_ptr == interface_ptr)))
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
            ((*ip_interface_ptr == NX_NULL) ||
 800c4e8:	693a      	ldr	r2, [r7, #16]
 800c4ea:	429a      	cmp	r2, r3
 800c4ec:	d107      	bne.n	800c4fe <_nx_ip_route_find+0xe2>
        {

            /* Yes, use the entry information for interface and next hop. */
            *ip_interface_ptr = interface_ptr;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	693a      	ldr	r2, [r7, #16]
 800c4f2:	601a      	str	r2, [r3, #0]
            *next_hop_address = destination_address;
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	68ba      	ldr	r2, [r7, #8]
 800c4f8:	601a      	str	r2, [r3, #0]
            return(NX_SUCCESS);
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	e100      	b.n	800c700 <_nx_ip_route_find+0x2e4>
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	3301      	adds	r3, #1
 800c502:	617b      	str	r3, [r7, #20]
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d0d1      	beq.n	800c4ae <_nx_ip_route_find+0x92>

#endif /* NX_ENABLE_IP_STATIC_ROUTING */

    /* Search through the interfaces associated with the IP instance,
       check if the entry exists. */
    for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c50a:	2300      	movs	r3, #0
 800c50c:	617b      	str	r3, [r7, #20]
 800c50e:	e036      	b.n	800c57e <_nx_ip_route_find+0x162>
    {

        /* Use a local variable for convenience. */
        interface_ptr = &(ip_ptr -> nx_ip_interface[i]);
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	224c      	movs	r2, #76	@ 0x4c
 800c514:	fb02 f303 	mul.w	r3, r2, r3
 800c518:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c51c:	68fa      	ldr	r2, [r7, #12]
 800c51e:	4413      	add	r3, r2
 800c520:	3304      	adds	r3, #4
 800c522:	613b      	str	r3, [r7, #16]

        /* Check for a valid interface that maps onto the same network domain as the destination address. */
        if ((interface_ptr -> nx_interface_valid) &&
 800c524:	693b      	ldr	r3, [r7, #16]
 800c526:	791b      	ldrb	r3, [r3, #4]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d025      	beq.n	800c578 <_nx_ip_route_find+0x15c>
            (interface_ptr -> nx_interface_link_up) &&
 800c52c:	693b      	ldr	r3, [r7, #16]
 800c52e:	799b      	ldrb	r3, [r3, #6]
        if ((interface_ptr -> nx_interface_valid) &&
 800c530:	2b00      	cmp	r3, #0
 800c532:	d021      	beq.n	800c578 <_nx_ip_route_find+0x15c>
            ((interface_ptr -> nx_interface_ip_network_mask & destination_address) == interface_ptr -> nx_interface_ip_network))
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	699a      	ldr	r2, [r3, #24]
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	401a      	ands	r2, r3
 800c53c:	693b      	ldr	r3, [r7, #16]
 800c53e:	69db      	ldr	r3, [r3, #28]
            (interface_ptr -> nx_interface_link_up) &&
 800c540:	429a      	cmp	r2, r3
 800c542:	d119      	bne.n	800c578 <_nx_ip_route_find+0x15c>
        {

            /* Yes, use the entry information for interface and next hop. */
            if (*ip_interface_ptr == NX_NULL)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d103      	bne.n	800c554 <_nx_ip_route_find+0x138>
            {
                *ip_interface_ptr = interface_ptr;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	693a      	ldr	r2, [r7, #16]
 800c550:	601a      	str	r2, [r3, #0]
 800c552:	e00b      	b.n	800c56c <_nx_ip_route_find+0x150>
            }
            /* Match loopback interface.  */
            /* Suppress constant value, since "NX_MAX_IP_INTERFACES" can be redefined. */
#if (NX_MAX_IP_INTERFACES == (NX_MAX_PHYSICAL_INTERFACES + 1))
            else if (i == NX_MAX_PHYSICAL_INTERFACES)
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	2b01      	cmp	r3, #1
 800c558:	d103      	bne.n	800c562 <_nx_ip_route_find+0x146>
            {
                *ip_interface_ptr = interface_ptr;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	693a      	ldr	r2, [r7, #16]
 800c55e:	601a      	str	r2, [r3, #0]
 800c560:	e004      	b.n	800c56c <_nx_ip_route_find+0x150>
            }
#endif
            else if (*ip_interface_ptr != interface_ptr)
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	693a      	ldr	r2, [r7, #16]
 800c568:	429a      	cmp	r2, r3
 800c56a:	d104      	bne.n	800c576 <_nx_ip_route_find+0x15a>
            {
                continue;
            }

            *next_hop_address = destination_address;
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	68ba      	ldr	r2, [r7, #8]
 800c570:	601a      	str	r2, [r3, #0]

            return(NX_SUCCESS);
 800c572:	2300      	movs	r3, #0
 800c574:	e0c4      	b.n	800c700 <_nx_ip_route_find+0x2e4>
                continue;
 800c576:	bf00      	nop
    for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c578:	697b      	ldr	r3, [r7, #20]
 800c57a:	3301      	adds	r3, #1
 800c57c:	617b      	str	r3, [r7, #20]
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	2b01      	cmp	r3, #1
 800c582:	d9c5      	bls.n	800c510 <_nx_ip_route_find+0xf4>
        }
    }

    /* Search the interfaces for IPv4 Link-Local Address according to RFC3927, section2.6.  */
    /* Determine if destination addrss is link-local address(169.254/16 Hexadecimal:0xA9FE0000).  */
    if ((destination_address & 0xFFFF0000) == 0xA9FE0000)
 800c584:	68ba      	ldr	r2, [r7, #8]
 800c586:	4b61      	ldr	r3, [pc, #388]	@ (800c70c <_nx_ip_route_find+0x2f0>)
 800c588:	4013      	ands	r3, r2
 800c58a:	4a61      	ldr	r2, [pc, #388]	@ (800c710 <_nx_ip_route_find+0x2f4>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d141      	bne.n	800c614 <_nx_ip_route_find+0x1f8>
    {

        /* Yes, check if the interface is set.  */
        if (*ip_interface_ptr)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d00e      	beq.n	800c5b6 <_nx_ip_route_find+0x19a>
        {

            /* Determine if the interface is valid.  */
            if (((*ip_interface_ptr) -> nx_interface_valid) &&
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	791b      	ldrb	r3, [r3, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d038      	beq.n	800c614 <_nx_ip_route_find+0x1f8>
                ((*ip_interface_ptr) -> nx_interface_link_up))
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	799b      	ldrb	r3, [r3, #6]
            if (((*ip_interface_ptr) -> nx_interface_valid) &&
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d033      	beq.n	800c614 <_nx_ip_route_find+0x1f8>
            {

                /* Set the next hop address.  */
                *next_hop_address = destination_address;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	68ba      	ldr	r2, [r7, #8]
 800c5b0:	601a      	str	r2, [r3, #0]

                return(NX_SUCCESS);
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	e0a4      	b.n	800c700 <_nx_ip_route_find+0x2e4>
        }
        else
        {

            /* Search through the interfaces associated with the IP instance, set the inteface as first valid interface.  */
            for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	617b      	str	r3, [r7, #20]
 800c5ba:	e028      	b.n	800c60e <_nx_ip_route_find+0x1f2>
            {

                /* Check for a valid interface that the address is link-local address.  */
                if ((ip_ptr -> nx_ip_interface[i].nx_interface_valid) &&
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	214c      	movs	r1, #76	@ 0x4c
 800c5c2:	fb01 f303 	mul.w	r3, r1, r3
 800c5c6:	4413      	add	r3, r2
 800c5c8:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d01a      	beq.n	800c608 <_nx_ip_route_find+0x1ec>
                    (ip_ptr -> nx_ip_interface[i].nx_interface_link_up))
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	697b      	ldr	r3, [r7, #20]
 800c5d6:	214c      	movs	r1, #76	@ 0x4c
 800c5d8:	fb01 f303 	mul.w	r3, r1, r3
 800c5dc:	4413      	add	r3, r2
 800c5de:	f603 433a 	addw	r3, r3, #3130	@ 0xc3a
 800c5e2:	781b      	ldrb	r3, [r3, #0]
                if ((ip_ptr -> nx_ip_interface[i].nx_interface_valid) &&
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d00f      	beq.n	800c608 <_nx_ip_route_find+0x1ec>
                {

                    /* Yes, use the entry information for interface and next hop. */
                    *ip_interface_ptr = &(ip_ptr -> nx_ip_interface[i]);
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	224c      	movs	r2, #76	@ 0x4c
 800c5ec:	fb02 f303 	mul.w	r3, r2, r3
 800c5f0:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c5f4:	68fa      	ldr	r2, [r7, #12]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	1d1a      	adds	r2, r3, #4
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	601a      	str	r2, [r3, #0]
                    *next_hop_address = destination_address;
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	68ba      	ldr	r2, [r7, #8]
 800c602:	601a      	str	r2, [r3, #0]

                    return(NX_SUCCESS);
 800c604:	2300      	movs	r3, #0
 800c606:	e07b      	b.n	800c700 <_nx_ip_route_find+0x2e4>
            for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	3301      	adds	r3, #1
 800c60c:	617b      	str	r3, [r7, #20]
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	2b01      	cmp	r3, #1
 800c612:	d9d3      	bls.n	800c5bc <_nx_ip_route_find+0x1a0>
            }
        }
    }

    /* Does the IP instance have a gateway? */
    if ((ip_ptr -> nx_ip_gateway_address) &&
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d02b      	beq.n	800c674 <_nx_ip_route_find+0x258>
        (ip_ptr -> nx_ip_gateway_interface) &&
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	68db      	ldr	r3, [r3, #12]
    if ((ip_ptr -> nx_ip_gateway_address) &&
 800c620:	2b00      	cmp	r3, #0
 800c622:	d027      	beq.n	800c674 <_nx_ip_route_find+0x258>
        (ip_ptr -> nx_ip_gateway_interface -> nx_interface_link_up))
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	68db      	ldr	r3, [r3, #12]
 800c628:	799b      	ldrb	r3, [r3, #6]
        (ip_ptr -> nx_ip_gateway_interface) &&
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d022      	beq.n	800c674 <_nx_ip_route_find+0x258>
    {

        /* Get the interface. */
        interface_ptr = ip_ptr -> nx_ip_gateway_interface;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	68db      	ldr	r3, [r3, #12]
 800c632:	613b      	str	r3, [r7, #16]

        /* Yes, is gateway address still reachable? */
        if (interface_ptr -> nx_interface_ip_network !=
 800c634:	693b      	ldr	r3, [r7, #16]
 800c636:	69da      	ldr	r2, [r3, #28]
            (ip_ptr -> nx_ip_gateway_address &
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	6899      	ldr	r1, [r3, #8]
             interface_ptr -> nx_interface_ip_network_mask))
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	699b      	ldr	r3, [r3, #24]
            (ip_ptr -> nx_ip_gateway_address &
 800c640:	400b      	ands	r3, r1
        if (interface_ptr -> nx_interface_ip_network !=
 800c642:	429a      	cmp	r2, r3
 800c644:	d001      	beq.n	800c64a <_nx_ip_route_find+0x22e>
        {
            return(NX_IP_ADDRESS_ERROR);
 800c646:	2321      	movs	r3, #33	@ 0x21
 800c648:	e05a      	b.n	800c700 <_nx_ip_route_find+0x2e4>
        }

        /* Use the gateway as default. */
        if (*ip_interface_ptr == NX_NULL)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d103      	bne.n	800c65a <_nx_ip_route_find+0x23e>
        {
            *ip_interface_ptr = interface_ptr;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	693a      	ldr	r2, [r7, #16]
 800c656:	601a      	str	r2, [r3, #0]
 800c658:	e006      	b.n	800c668 <_nx_ip_route_find+0x24c>
        }
        else if (*ip_interface_ptr != interface_ptr)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	693a      	ldr	r2, [r7, #16]
 800c660:	429a      	cmp	r2, r3
 800c662:	d001      	beq.n	800c668 <_nx_ip_route_find+0x24c>
        {
            return(NX_IP_ADDRESS_ERROR);
 800c664:	2321      	movs	r3, #33	@ 0x21
 800c666:	e04b      	b.n	800c700 <_nx_ip_route_find+0x2e4>
        }

        *next_hop_address = ip_ptr -> nx_ip_gateway_address;
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	689a      	ldr	r2, [r3, #8]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	601a      	str	r2, [r3, #0]

        return(NX_SUCCESS);
 800c670:	2300      	movs	r3, #0
 800c672:	e045      	b.n	800c700 <_nx_ip_route_find+0x2e4>
    }

    /* Determine if source addrss is link-local address(169.254/16 Hexadecimal:0xA9FE0000).  */
    if (*ip_interface_ptr)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d016      	beq.n	800c6aa <_nx_ip_route_find+0x28e>
    {

        /* Determine if the interface is valid and the address of interface is link-local address.  */
        if (((*ip_interface_ptr) -> nx_interface_valid) &&
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	791b      	ldrb	r3, [r3, #4]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d03b      	beq.n	800c6fe <_nx_ip_route_find+0x2e2>
            ((*ip_interface_ptr) -> nx_interface_link_up) &&
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	799b      	ldrb	r3, [r3, #6]
        if (((*ip_interface_ptr) -> nx_interface_valid) &&
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d036      	beq.n	800c6fe <_nx_ip_route_find+0x2e2>
            (((*ip_interface_ptr) -> nx_interface_ip_address & 0xFFFF0000) == 0xA9FE0000))
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	695a      	ldr	r2, [r3, #20]
 800c696:	4b1d      	ldr	r3, [pc, #116]	@ (800c70c <_nx_ip_route_find+0x2f0>)
 800c698:	4013      	ands	r3, r2
            ((*ip_interface_ptr) -> nx_interface_link_up) &&
 800c69a:	4a1d      	ldr	r2, [pc, #116]	@ (800c710 <_nx_ip_route_find+0x2f4>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d12e      	bne.n	800c6fe <_nx_ip_route_find+0x2e2>
        {

            /* Set the next hop address.  */
            *next_hop_address = destination_address;
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	68ba      	ldr	r2, [r7, #8]
 800c6a4:	601a      	str	r2, [r3, #0]

            return(NX_SUCCESS);
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	e02a      	b.n	800c700 <_nx_ip_route_find+0x2e4>
    else
    {

        /* Search through the interfaces associated with the IP instance,
           check if interface is valid and the address of interface is link-local address. */
        for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	617b      	str	r3, [r7, #20]
 800c6ae:	e023      	b.n	800c6f8 <_nx_ip_route_find+0x2dc>
        {

            /* Use a local variable for convenience. */
            interface_ptr = &(ip_ptr -> nx_ip_interface[i]);
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	224c      	movs	r2, #76	@ 0x4c
 800c6b4:	fb02 f303 	mul.w	r3, r2, r3
 800c6b8:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	4413      	add	r3, r2
 800c6c0:	3304      	adds	r3, #4
 800c6c2:	613b      	str	r3, [r7, #16]

            /* Check for a valid interface that the address is link-local address.  */
            if ((interface_ptr -> nx_interface_valid) &&
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	791b      	ldrb	r3, [r3, #4]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d012      	beq.n	800c6f2 <_nx_ip_route_find+0x2d6>
                (interface_ptr -> nx_interface_link_up) &&
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	799b      	ldrb	r3, [r3, #6]
            if ((interface_ptr -> nx_interface_valid) &&
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d00e      	beq.n	800c6f2 <_nx_ip_route_find+0x2d6>
                ((interface_ptr -> nx_interface_ip_address & 0xFFFF0000) == 0xA9FE0000))
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	695a      	ldr	r2, [r3, #20]
 800c6d8:	4b0c      	ldr	r3, [pc, #48]	@ (800c70c <_nx_ip_route_find+0x2f0>)
 800c6da:	4013      	ands	r3, r2
                (interface_ptr -> nx_interface_link_up) &&
 800c6dc:	4a0c      	ldr	r2, [pc, #48]	@ (800c710 <_nx_ip_route_find+0x2f4>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d107      	bne.n	800c6f2 <_nx_ip_route_find+0x2d6>
            {

                /* Yes, use the entry information for interface and next hop. */
                *ip_interface_ptr = interface_ptr;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	693a      	ldr	r2, [r7, #16]
 800c6e6:	601a      	str	r2, [r3, #0]
                *next_hop_address = destination_address;
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	68ba      	ldr	r2, [r7, #8]
 800c6ec:	601a      	str	r2, [r3, #0]

                return(NX_SUCCESS);
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	e006      	b.n	800c700 <_nx_ip_route_find+0x2e4>
        for (i = 0; i < NX_MAX_IP_INTERFACES; i++)
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	617b      	str	r3, [r7, #20]
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d9d8      	bls.n	800c6b0 <_nx_ip_route_find+0x294>
        }
    }

    /* Cannot find a proper way to transmit this packet.
       Return the error status. */
    return(NX_IP_ADDRESS_ERROR);
 800c6fe:	2321      	movs	r3, #33	@ 0x21
}
 800c700:	4618      	mov	r0, r3
 800c702:	371c      	adds	r7, #28
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr
 800c70c:	ffff0000 	.word	0xffff0000
 800c710:	a9fe0000 	.word	0xa9fe0000

0800c714 <_nx_ip_thread_entry>:
/*                                            supported TCP/IP offload,   */
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ip_thread_entry(ULONG ip_ptr_value)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b0a0      	sub	sp, #128	@ 0x80
 800c718:	af02      	add	r7, sp, #8
 800c71a:	6078      	str	r0, [r7, #4]
NXD_IPV6_ADDRESS *interface_ipv6_address;
#endif /* FEATURE_NX_IPV6 */


    /* Setup IP pointer.  */
    NX_THREAD_EXTENSION_PTR_GET(ip_ptr, NX_IP, ip_ptr_value)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	66bb      	str	r3, [r7, #104]	@ 0x68

    /* Obtain the IP internal mutex before calling the driver.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 800c720:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c722:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800c726:	f04f 31ff 	mov.w	r1, #4294967295
 800c72a:	4618      	mov	r0, r3
 800c72c:	f009 fef2 	bl	8016514 <_tx_mutex_get>

    /* Set the IP initialization done flag to true.  */
    ip_ptr -> nx_ip_initialize_done =  NX_TRUE;
 800c730:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c732:	2201      	movs	r2, #1
 800c734:	f8c3 2674 	str.w	r2, [r3, #1652]	@ 0x674

    /* Loop through all physical interfaces to initialize and enable the hardware. */
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c738:	2300      	movs	r3, #0
 800c73a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c73c:	e0a6      	b.n	800c88c <_nx_ip_thread_entry+0x178>
    {

        /* Is this a valid interface with a link driver associated with it? */
        if ((ip_ptr -> nx_ip_interface[i].nx_interface_valid) && (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry))
 800c73e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c740:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c742:	214c      	movs	r1, #76	@ 0x4c
 800c744:	fb01 f303 	mul.w	r3, r1, r3
 800c748:	4413      	add	r3, r2
 800c74a:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800c74e:	781b      	ldrb	r3, [r3, #0]
 800c750:	2b00      	cmp	r3, #0
 800c752:	f000 8098 	beq.w	800c886 <_nx_ip_thread_entry+0x172>
 800c756:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c758:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c75a:	214c      	movs	r1, #76	@ 0x4c
 800c75c:	fb01 f303 	mul.w	r3, r1, r3
 800c760:	4413      	add	r3, r2
 800c762:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f000 808c 	beq.w	800c886 <_nx_ip_thread_entry+0x172>
            /* Clear capability flag first.  */
            ip_ptr -> nx_ip_interface[i].nx_interface_capability_flag = 0;
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */


            ip_ptr -> nx_ip_interface[i].nx_interface_link_up = NX_TRUE;
 800c76e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c770:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c772:	214c      	movs	r1, #76	@ 0x4c
 800c774:	fb01 f303 	mul.w	r3, r1, r3
 800c778:	4413      	add	r3, r2
 800c77a:	f603 433a 	addw	r3, r3, #3130	@ 0xc3a
 800c77e:	2201      	movs	r2, #1
 800c780:	701a      	strb	r2, [r3, #0]

            /* Yes; attach the interface to the device. */
            driver_request.nx_ip_driver_ptr        =  ip_ptr;
 800c782:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c784:	64fb      	str	r3, [r7, #76]	@ 0x4c
            driver_request.nx_ip_driver_command    =  NX_LINK_INTERFACE_ATTACH;
 800c786:	2313      	movs	r3, #19
 800c788:	637b      	str	r3, [r7, #52]	@ 0x34
            driver_request.nx_ip_driver_interface  = &(ip_ptr -> nx_ip_interface[i]);
 800c78a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c78c:	224c      	movs	r2, #76	@ 0x4c
 800c78e:	fb02 f303 	mul.w	r3, r2, r3
 800c792:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c796:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c798:	4413      	add	r3, r2
 800c79a:	3304      	adds	r3, #4
 800c79c:	653b      	str	r3, [r7, #80]	@ 0x50
            (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry)(&driver_request);
 800c79e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c7a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c7a2:	214c      	movs	r1, #76	@ 0x4c
 800c7a4:	fb01 f303 	mul.w	r3, r1, r3
 800c7a8:	4413      	add	r3, r2
 800c7aa:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	4798      	blx	r3
            /* Call the link driver to initialize the hardware. Among other
               responsibilities, the driver is required to provide the
               Maximum Transfer Unit (MTU) for the physical layer. The MTU
               should represent the actual physical layer transfer size
               less the physical layer headers and trailers.  */
            driver_request.nx_ip_driver_ptr =      ip_ptr;
 800c7b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c7ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
            driver_request.nx_ip_driver_command =  NX_LINK_INITIALIZE;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	637b      	str	r3, [r7, #52]	@ 0x34
               When an IP instance is created, the first interface (nx_ip_interface[0]) is configured using parameters
               provided in the IP create call.

               When IP thread runs, it invokes the first interface link driver for link initialization.
             */
            (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry)(&driver_request);
 800c7c0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c7c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c7c4:	214c      	movs	r1, #76	@ 0x4c
 800c7c6:	fb01 f303 	mul.w	r3, r1, r3
 800c7ca:	4413      	add	r3, r2
 800c7cc:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c7d6:	4610      	mov	r0, r2
 800c7d8:	4798      	blx	r3

            /* Call the link driver again to enable the interface.  */
            driver_request.nx_ip_driver_ptr =      ip_ptr;
 800c7da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c7dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
            driver_request.nx_ip_driver_command =  NX_LINK_ENABLE;
 800c7de:	2302      	movs	r3, #2
 800c7e0:	637b      	str	r3, [r7, #52]	@ 0x34

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_IO_DRIVER_LINK_ENABLE, ip_ptr, 0, 0, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry)(&driver_request);
 800c7e2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c7e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c7e6:	214c      	movs	r1, #76	@ 0x4c
 800c7e8:	fb01 f303 	mul.w	r3, r1, r3
 800c7ec:	4413      	add	r3, r2
 800c7ee:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c7f8:	4610      	mov	r0, r2
 800c7fa:	4798      	blx	r3

#ifdef FEATURE_NX_IPV6
            /* For ever IPv6 address on this interface, set the Solicitated Multicast address. */
            interface_ipv6_address = ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head;
 800c7fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c7fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c800:	214c      	movs	r1, #76	@ 0x4c
 800c802:	fb01 f303 	mul.w	r3, r1, r3
 800c806:	4413      	add	r3, r2
 800c808:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	66fb      	str	r3, [r7, #108]	@ 0x6c

            while (interface_ipv6_address)
 800c810:	e01a      	b.n	800c848 <_nx_ip_thread_entry+0x134>
            {
            ULONG multicast_address[4];

                SET_SOLICITED_NODE_MULTICAST_ADDRESS(multicast_address, interface_ipv6_address -> nxd_ipv6_address);
 800c812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c814:	f103 0208 	add.w	r2, r3, #8
 800c818:	f107 031c 	add.w	r3, r7, #28
 800c81c:	4611      	mov	r1, r2
 800c81e:	4618      	mov	r0, r3
 800c820:	f001 fe4c 	bl	800e4bc <SET_SOLICITED_NODE_MULTICAST_ADDRESS>
                _nx_ipv6_multicast_join(ip_ptr, multicast_address, &ip_ptr -> nx_ip_interface[i]);
 800c824:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c826:	224c      	movs	r2, #76	@ 0x4c
 800c828:	fb02 f303 	mul.w	r3, r2, r3
 800c82c:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c830:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c832:	4413      	add	r3, r2
 800c834:	1d1a      	adds	r2, r3, #4
 800c836:	f107 031c 	add.w	r3, r7, #28
 800c83a:	4619      	mov	r1, r3
 800c83c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c83e:	f000 ffc2 	bl	800d7c6 <_nx_ipv6_multicast_join>
                interface_ipv6_address = interface_ipv6_address -> nxd_ipv6_address_next;
 800c842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c844:	699b      	ldr	r3, [r3, #24]
 800c846:	66fb      	str	r3, [r7, #108]	@ 0x6c
            while (interface_ipv6_address)
 800c848:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d1e1      	bne.n	800c812 <_nx_ip_thread_entry+0xfe>
            }
#ifndef NX_DISABLE_ICMPV6_ROUTER_SOLICITATION
            if (ip_ptr -> nx_ipv6_packet_receive)
 800c84e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c850:	f8d3 3ec0 	ldr.w	r3, [r3, #3776]	@ 0xec0
 800c854:	2b00      	cmp	r3, #0
 800c856:	d016      	beq.n	800c886 <_nx_ip_thread_entry+0x172>
            {
            ULONG address[4];

                /* Create the all-node multicast group address, */
                address[0] = 0xFF020000;
 800c858:	4b47      	ldr	r3, [pc, #284]	@ (800c978 <_nx_ip_thread_entry+0x264>)
 800c85a:	60fb      	str	r3, [r7, #12]
                address[1] = 0;
 800c85c:	2300      	movs	r3, #0
 800c85e:	613b      	str	r3, [r7, #16]
                address[2] = 0;
 800c860:	2300      	movs	r3, #0
 800c862:	617b      	str	r3, [r7, #20]
                address[3] = 1;
 800c864:	2301      	movs	r3, #1
 800c866:	61bb      	str	r3, [r7, #24]


                /* Join all-node multicast group. */
                _nx_ipv6_multicast_join(ip_ptr, address, &ip_ptr -> nx_ip_interface[i]);
 800c868:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c86a:	224c      	movs	r2, #76	@ 0x4c
 800c86c:	fb02 f303 	mul.w	r3, r2, r3
 800c870:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800c874:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c876:	4413      	add	r3, r2
 800c878:	1d1a      	adds	r2, r3, #4
 800c87a:	f107 030c 	add.w	r3, r7, #12
 800c87e:	4619      	mov	r1, r3
 800c880:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c882:	f000 ffa0 	bl	800d7c6 <_nx_ipv6_multicast_join>
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c886:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c888:	3301      	adds	r3, #1
 800c88a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c88c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c88e:	2b00      	cmp	r3, #0
 800c890:	f43f af55 	beq.w	800c73e <_nx_ip_thread_entry+0x2a>
    /* Loop to process events for this IP instance.  */
    for (;;)
    {

        /* Release the IP internal mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800c894:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c896:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800c89a:	4618      	mov	r0, r3
 800c89c:	f00a f8b2 	bl	8016a04 <_tx_mutex_put>

        /* Pickup IP event flags.  */
        tx_event_flags_get(&(ip_ptr -> nx_ip_events), NX_IP_ALL_EVENTS, TX_OR_CLEAR, &ip_events, TX_WAIT_FOREVER);
 800c8a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8a2:	f203 704c 	addw	r0, r3, #1868	@ 0x74c
 800c8a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ae:	9200      	str	r2, [sp, #0]
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	f04f 31ff 	mov.w	r1, #4294967295
 800c8b6:	f009 f9ab 	bl	8015c10 <_tx_event_flags_get>

        /* Obtain the IP internal mutex before processing the IP event.  */
        tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 800c8ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8bc:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800c8c0:	f04f 31ff 	mov.w	r1, #4294967295
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f009 fe25 	bl	8016514 <_tx_mutex_get>
        }
#endif

        /* Check for an IP receive packet event.  */
        /*lint -e{644} suppress variable might not be initialized, since "ip_events" was initialized by tx_event_flags_get. */
        if (ip_events & NX_IP_RECEIVE_EVENT)
 800c8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8cc:	f003 0308 	and.w	r3, r3, #8
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d031      	beq.n	800c938 <_nx_ip_thread_entry+0x224>
        {

            /* Loop to process all deferred packet requests.  */
            while (ip_ptr -> nx_ip_deferred_received_packet_head)
 800c8d4:	e023      	b.n	800c91e <_nx_ip_thread_entry+0x20a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c8d6:	f3ef 8310 	mrs	r3, PRIMASK
 800c8da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800c8dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800c8de:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800c8e0:	b672      	cpsid	i
    return(int_posture);
 800c8e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
            {

                /* Remove the first packet and process it!  */

                /* Disable interrupts.  */
                TX_DISABLE
 800c8e4:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Pickup the first packet.  */
                packet_ptr =  ip_ptr -> nx_ip_deferred_received_packet_head;
 800c8e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8e8:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 800c8ec:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Move the head pointer to the next packet.  */
                ip_ptr -> nx_ip_deferred_received_packet_head =  packet_ptr -> nx_packet_queue_next;
 800c8ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8f0:	69da      	ldr	r2, [r3, #28]
 800c8f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8f4:	f8c3 2678 	str.w	r2, [r3, #1656]	@ 0x678

                /* Check for end of deferred processing queue.  */
                if (ip_ptr -> nx_ip_deferred_received_packet_head == NX_NULL)
 800c8f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8fa:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d103      	bne.n	800c90a <_nx_ip_thread_entry+0x1f6>
                {

                    /* Yes, the queue is empty.  Set the tail pointer to NULL.  */
                    ip_ptr -> nx_ip_deferred_received_packet_tail =  NX_NULL;
 800c902:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c904:	2200      	movs	r2, #0
 800c906:	f8c3 267c 	str.w	r2, [r3, #1660]	@ 0x67c
 800c90a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c90c:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c90e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c910:	f383 8810 	msr	PRIMASK, r3
}
 800c914:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call the actual IP packet receive function.  */
                _nx_ip_packet_receive(ip_ptr, packet_ptr);
 800c916:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c918:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c91a:	f7ff fcab 	bl	800c274 <_nx_ip_packet_receive>
            while (ip_ptr -> nx_ip_deferred_received_packet_head)
 800c91e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c920:	f8d3 3678 	ldr.w	r3, [r3, #1656]	@ 0x678
 800c924:	2b00      	cmp	r3, #0
 800c926:	d1d6      	bne.n	800c8d6 <_nx_ip_thread_entry+0x1c2>
            }

            /* Determine if there is anything else to do in the loop.  */
            ip_events =  ip_events & ~(NX_IP_RECEIVE_EVENT);
 800c928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92a:	f023 0308 	bic.w	r3, r3, #8
 800c92e:	633b      	str	r3, [r7, #48]	@ 0x30
            if (!ip_events)
 800c930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c932:	2b00      	cmp	r3, #0
 800c934:	f000 8185 	beq.w	800cc42 <_nx_ip_thread_entry+0x52e>
                continue;
            }
        }

        /* Check for a TCP message event.  */
        if (ip_events & NX_IP_TCP_EVENT)
 800c938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d00c      	beq.n	800c95c <_nx_ip_thread_entry+0x248>
        {

            /* Process the TCP packet queue.  */
            (ip_ptr -> nx_ip_tcp_queue_process)(ip_ptr);
 800c942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c944:	f8d3 39b4 	ldr.w	r3, [r3, #2484]	@ 0x9b4
 800c948:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c94a:	4798      	blx	r3

            /* Determine if there is anything else to do in the loop.  */
            ip_events =  ip_events & ~(NX_IP_TCP_EVENT);
 800c94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c94e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c952:	633b      	str	r3, [r7, #48]	@ 0x30
            if (!ip_events)
 800c954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c956:	2b00      	cmp	r3, #0
 800c958:	f000 8175 	beq.w	800cc46 <_nx_ip_thread_entry+0x532>
                continue;
            }
        }

        /* Check for a fast TCP event.  */
        if (ip_events & NX_IP_FAST_EVENT)
 800c95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c95e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c962:	2b00      	cmp	r3, #0
 800c964:	d051      	beq.n	800ca0a <_nx_ip_thread_entry+0x2f6>
            /* Start DAD for the link local address by sending off the first solicitation immediately
               while subsequent solicitations will occur on the next slow event. */
#ifdef FEATURE_NX_IPV6
#ifndef NX_DISABLE_IPV6_DAD

            if (ip_ptr -> nx_ip_icmpv6_packet_process)
 800c966:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c968:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d030      	beq.n	800c9d2 <_nx_ip_thread_entry+0x2be>
            {

                /* Proceed with DAD check only if ICMPv6 is enabled. */
                for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c970:	2300      	movs	r3, #0
 800c972:	677b      	str	r3, [r7, #116]	@ 0x74
 800c974:	e02a      	b.n	800c9cc <_nx_ip_thread_entry+0x2b8>
 800c976:	bf00      	nop
 800c978:	ff020000 	.word	0xff020000
                {

                    interface_ipv6_address = ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head;
 800c97c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c97e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c980:	214c      	movs	r1, #76	@ 0x4c
 800c982:	fb01 f303 	mul.w	r3, r1, r3
 800c986:	4413      	add	r3, r2
 800c988:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    if (interface_ipv6_address &&
 800c990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c992:	2b00      	cmp	r3, #0
 800c994:	d017      	beq.n	800c9c6 <_nx_ip_thread_entry+0x2b2>
                        interface_ipv6_address -> nxd_ipv6_address_DupAddrDetectTransmit == NX_IPV6_DAD_TRANSMITS)
 800c996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c998:	7f1b      	ldrb	r3, [r3, #28]
                    if (interface_ipv6_address &&
 800c99a:	2b03      	cmp	r3, #3
 800c99c:	d113      	bne.n	800c9c6 <_nx_ip_thread_entry+0x2b2>

                        /* No. This address is still under DAD.  Transmit a NS */
                        /* Note that the 2nd last parameter sendUnicast is set to Zero. In this case
                           the last arg NDCacheEntry is not being used in _nx_icmpv6_send_ns. */
                        _nx_icmpv6_send_ns(ip_ptr,
                                           interface_ipv6_address -> nxd_ipv6_address,
 800c99e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9a0:	f103 0108 	add.w	r1, r3, #8
                        _nx_icmpv6_send_ns(ip_ptr,
 800c9a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9a6:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800c9aa:	9301      	str	r3, [sp, #4]
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c9b6:	f7fe f95f 	bl	800ac78 <_nx_icmpv6_send_ns>
                                           0, interface_ipv6_address, 0, &ip_ptr -> nx_ipv6_nd_cache[0]);

                        interface_ipv6_address -> nxd_ipv6_address_DupAddrDetectTransmit--;
 800c9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9bc:	7f1b      	ldrb	r3, [r3, #28]
 800c9be:	3b01      	subs	r3, #1
 800c9c0:	b2da      	uxtb	r2, r3
 800c9c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9c4:	771a      	strb	r2, [r3, #28]
                for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800c9c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	677b      	str	r3, [r7, #116]	@ 0x74
 800c9cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d0d4      	beq.n	800c97c <_nx_ip_thread_entry+0x268>
                    }
                }
            }
#endif

            if (ip_ptr -> nx_nd_cache_fast_periodic_update)
 800c9d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9d4:	f8d3 387c 	ldr.w	r3, [r3, #2172]	@ 0x87c
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d004      	beq.n	800c9e6 <_nx_ip_thread_entry+0x2d2>
            {
                /* Run the ND Cache update routine.  This is a 100 millisecond timer */
                ip_ptr -> nx_nd_cache_fast_periodic_update(ip_ptr);
 800c9dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9de:	f8d3 387c 	ldr.w	r3, [r3, #2172]	@ 0x87c
 800c9e2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c9e4:	4798      	blx	r3
            }

#endif /* FEATURE_NX_IPV6 */

            /* Process the fast TCP processing.  */
            if (ip_ptr -> nx_ip_tcp_fast_periodic_processing)
 800c9e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9e8:	f8d3 39b0 	ldr.w	r3, [r3, #2480]	@ 0x9b0
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d004      	beq.n	800c9fa <_nx_ip_thread_entry+0x2e6>
            {
                (ip_ptr -> nx_ip_tcp_fast_periodic_processing)(ip_ptr);
 800c9f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c9f2:	f8d3 39b0 	ldr.w	r3, [r3, #2480]	@ 0x9b0
 800c9f6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800c9f8:	4798      	blx	r3
            }

            /* Determine if there is anything else to do in the loop.  */
            ip_events =  ip_events & ~(NX_IP_FAST_EVENT);
 800c9fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca00:	633b      	str	r3, [r7, #48]	@ 0x30
            if (!ip_events)
 800ca02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	f000 8120 	beq.w	800cc4a <_nx_ip_thread_entry+0x536>
                continue;
            }
        }

        /* Check for a periodic events.  */
        if (ip_events & NX_IP_PERIODIC_EVENT)
 800ca0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0c:	f003 0301 	and.w	r3, r3, #1
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d051      	beq.n	800cab8 <_nx_ip_thread_entry+0x3a4>
        {

#ifndef NX_DISABLE_IPV4
            /* Process the ARP periodic update, if ARP has been enabled.  */
            if (ip_ptr -> nx_ip_arp_periodic_update)
 800ca14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca16:	f8d3 3bfc 	ldr.w	r3, [r3, #3068]	@ 0xbfc
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d004      	beq.n	800ca28 <_nx_ip_thread_entry+0x314>
            {
                (ip_ptr -> nx_ip_arp_periodic_update)(ip_ptr);
 800ca1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca20:	f8d3 3bfc 	ldr.w	r3, [r3, #3068]	@ 0xbfc
 800ca24:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca26:	4798      	blx	r3
            }

            /* Process the RARP periodic update, if RARP has been enabled.  */
            if (ip_ptr -> nx_ip_rarp_periodic_update)
 800ca28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca2a:	f8d3 3c14 	ldr.w	r3, [r3, #3092]	@ 0xc14
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d004      	beq.n	800ca3c <_nx_ip_thread_entry+0x328>
            {
                (ip_ptr -> nx_ip_rarp_periodic_update)(ip_ptr);
 800ca32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca34:	f8d3 3c14 	ldr.w	r3, [r3, #3092]	@ 0xc14
 800ca38:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca3a:	4798      	blx	r3
            }

            /* Process IGMP periodic events, if IGMP has been enabled.  */
            if (ip_ptr -> nx_ip_igmp_periodic_processing)
 800ca3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca3e:	f8d3 385c 	ldr.w	r3, [r3, #2140]	@ 0x85c
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d004      	beq.n	800ca50 <_nx_ip_thread_entry+0x33c>
            {
                (ip_ptr -> nx_ip_igmp_periodic_processing)(ip_ptr);
 800ca46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca48:	f8d3 385c 	ldr.w	r3, [r3, #2140]	@ 0x85c
 800ca4c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca4e:	4798      	blx	r3
            }
#endif /* !NX_DISABLE_IPV4  */

            /* Process IP fragmentation timeouts, if IP fragmenting has been
               enabled.  */
            if (ip_ptr -> nx_ip_fragment_timeout_check)
 800ca50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca52:	f8d3 37a4 	ldr.w	r3, [r3, #1956]	@ 0x7a4
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d004      	beq.n	800ca64 <_nx_ip_thread_entry+0x350>
            {
                (ip_ptr -> nx_ip_fragment_timeout_check)(ip_ptr);
 800ca5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca5c:	f8d3 37a4 	ldr.w	r3, [r3, #1956]	@ 0x7a4
 800ca60:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca62:	4798      	blx	r3
            }

            /* Process TCP periodic events, if TCP has been enabled.  */
            if (ip_ptr -> nx_ip_tcp_periodic_processing)
 800ca64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca66:	f8d3 39ac 	ldr.w	r3, [r3, #2476]	@ 0x9ac
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d004      	beq.n	800ca78 <_nx_ip_thread_entry+0x364>
            {
                (ip_ptr -> nx_ip_tcp_periodic_processing)(ip_ptr);
 800ca6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca70:	f8d3 39ac 	ldr.w	r3, [r3, #2476]	@ 0x9ac
 800ca74:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca76:	4798      	blx	r3
            }
#ifdef FEATURE_NX_IPV6
            /* Process IPv6 events, such as DAD... */
#ifndef NX_DISABLE_IPV6_DAD
            if (ip_ptr -> nx_ip_icmpv6_packet_process)
 800ca78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca7a:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d002      	beq.n	800ca88 <_nx_ip_thread_entry+0x374>
            {
                _nx_icmpv6_perform_DAD(ip_ptr);
 800ca82:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca84:	f7fd ff93 	bl	800a9ae <_nx_icmpv6_perform_DAD>
            }
#endif /* NX_DISABLE_IPV6_DAD */
            if (ip_ptr -> nx_nd_cache_slow_periodic_update)
 800ca88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca8a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d004      	beq.n	800ca9c <_nx_ip_thread_entry+0x388>
            {
                /* Run the ND Cache update routine.  This is a 1 second timer */
                ip_ptr -> nx_nd_cache_slow_periodic_update(ip_ptr);
 800ca92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca94:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
 800ca98:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca9a:	4798      	blx	r3
            }

            _nxd_ipv6_prefix_router_timer_tick(ip_ptr);
 800ca9c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ca9e:	f007 fca7 	bl	80143f0 <_nxd_ipv6_prefix_router_timer_tick>
#ifndef NX_DISABLE_ICMPV6_ROUTER_SOLICITATION
            _nxd_ipv6_router_solicitation_check(ip_ptr);
 800caa2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800caa4:	f007 fdd4 	bl	8014650 <_nxd_ipv6_router_solicitation_check>
            }
#endif /* NX_ENABLE_IPV6_PATH_MTU_DISCOVERY */

#endif /* FEATURE_NX_IPV6 */
            /* Determine if there is anything else to do in the loop.  */
            ip_events =  ip_events & ~(NX_IP_PERIODIC_EVENT);
 800caa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caaa:	f023 0301 	bic.w	r3, r3, #1
 800caae:	633b      	str	r3, [r7, #48]	@ 0x30
            if (!ip_events)
 800cab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	f000 80cb 	beq.w	800cc4e <_nx_ip_thread_entry+0x53a>
        }
#endif /* NX_IPSEC_ENABLE */

#ifndef NX_DISABLE_IPV4
        /* Check for an ARP receive packet event.  */
        if ((ip_events & NX_IP_ARP_REC_EVENT) && (ip_ptr -> nx_ip_arp_queue_process))
 800cab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caba:	f003 0310 	and.w	r3, r3, #16
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d009      	beq.n	800cad6 <_nx_ip_thread_entry+0x3c2>
 800cac2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cac4:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	@ 0xc00
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d004      	beq.n	800cad6 <_nx_ip_thread_entry+0x3c2>
        {

            /* Process the ARP queue.  */
            (ip_ptr -> nx_ip_arp_queue_process)(ip_ptr);
 800cacc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cace:	f8d3 3c00 	ldr.w	r3, [r3, #3072]	@ 0xc00
 800cad2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cad4:	4798      	blx	r3
        }

        /* Check for an RARP receive packet event.  */
        if ((ip_events & NX_IP_RARP_REC_EVENT) && (ip_ptr -> nx_ip_rarp_queue_process))
 800cad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad8:	f003 0320 	and.w	r3, r3, #32
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d009      	beq.n	800caf4 <_nx_ip_thread_entry+0x3e0>
 800cae0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cae2:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	@ 0xc18
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d004      	beq.n	800caf4 <_nx_ip_thread_entry+0x3e0>
        {

            /* Process the RARP queue.  */
            (ip_ptr -> nx_ip_rarp_queue_process)(ip_ptr);
 800caea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800caec:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	@ 0xc18
 800caf0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800caf2:	4798      	blx	r3
        }

        /* Check for an IGMP message event.  */
        if (ip_events & NX_IP_IGMP_EVENT)
 800caf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d004      	beq.n	800cb08 <_nx_ip_thread_entry+0x3f4>
        {

            /* Process the ICMP packet queue.  */
            (ip_ptr -> nx_ip_igmp_queue_process)(ip_ptr);
 800cafe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb00:	f8d3 3860 	ldr.w	r3, [r3, #2144]	@ 0x860
 800cb04:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cb06:	4798      	blx	r3
        }

        /* Check for an IGMP enable event.  */
        if (ip_events & NX_IP_IGMP_ENABLE_EVENT)
 800cb08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d033      	beq.n	800cb7a <_nx_ip_thread_entry+0x466>
        {

            /* Call the associated driver for this IP instance to register the "all hosts"
               multicast address.  */
            for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800cb12:	2300      	movs	r3, #0
 800cb14:	677b      	str	r3, [r7, #116]	@ 0x74
 800cb16:	e02d      	b.n	800cb74 <_nx_ip_thread_entry+0x460>
            {
                /* Enable the hardware for IGMP for all valid interfaces. */
                if (ip_ptr -> nx_ip_interface[i].nx_interface_valid)
 800cb18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cb1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb1c:	214c      	movs	r1, #76	@ 0x4c
 800cb1e:	fb01 f303 	mul.w	r3, r1, r3
 800cb22:	4413      	add	r3, r2
 800cb24:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d01f      	beq.n	800cb6e <_nx_ip_thread_entry+0x45a>
                {
                    driver_request.nx_ip_driver_ptr =                    ip_ptr;
 800cb2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb30:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    driver_request.nx_ip_driver_command =                NX_LINK_MULTICAST_JOIN;
 800cb32:	2308      	movs	r3, #8
 800cb34:	637b      	str	r3, [r7, #52]	@ 0x34
                    driver_request.nx_ip_driver_physical_address_msw =   NX_IP_MULTICAST_UPPER;
 800cb36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    /*lint -e{835} -e{845} suppress operating on zero. */
                    driver_request.nx_ip_driver_physical_address_lsw =   NX_IP_MULTICAST_LOWER | (NX_ALL_HOSTS_ADDRESS & NX_IP_MULTICAST_MASK);
 800cb3c:	4b45      	ldr	r3, [pc, #276]	@ (800cc54 <_nx_ip_thread_entry+0x540>)
 800cb3e:	643b      	str	r3, [r7, #64]	@ 0x40
                    driver_request.nx_ip_driver_interface            =   &(ip_ptr -> nx_ip_interface[i]);
 800cb40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb42:	224c      	movs	r2, #76	@ 0x4c
 800cb44:	fb02 f303 	mul.w	r3, r2, r3
 800cb48:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800cb4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cb4e:	4413      	add	r3, r2
 800cb50:	3304      	adds	r3, #4
 800cb52:	653b      	str	r3, [r7, #80]	@ 0x50

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_IO_DRIVER_MULTICAST_JOIN, ip_ptr, 0, 0, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

                    (ip_ptr -> nx_ip_interface[i].nx_interface_link_driver_entry)(&driver_request);
 800cb54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cb56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb58:	214c      	movs	r1, #76	@ 0x4c
 800cb5a:	fb01 f303 	mul.w	r3, r1, r3
 800cb5e:	4413      	add	r3, r2
 800cb60:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800cb6a:	4610      	mov	r0, r2
 800cb6c:	4798      	blx	r3
            for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800cb6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb70:	3301      	adds	r3, #1
 800cb72:	677b      	str	r3, [r7, #116]	@ 0x74
 800cb74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d0ce      	beq.n	800cb18 <_nx_ip_thread_entry+0x404>
            }
        }
#endif /* !NX_DISABLE_IPV4  */

        /* Check for an IP unfragment event.  */
        if (ip_events & NX_IP_UNFRAG_EVENT)
 800cb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb7c:	f003 0302 	and.w	r3, r3, #2
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d009      	beq.n	800cb98 <_nx_ip_thread_entry+0x484>
        {

            /* Process the IP fragment reassemble, if fragment has been enabled.  */
            if (ip_ptr -> nx_ip_fragment_assembly)
 800cb84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb86:	f8d3 37a0 	ldr.w	r3, [r3, #1952]	@ 0x7a0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d004      	beq.n	800cb98 <_nx_ip_thread_entry+0x484>
            {
                (ip_ptr -> nx_ip_fragment_assembly)(ip_ptr);
 800cb8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb90:	f8d3 37a0 	ldr.w	r3, [r3, #1952]	@ 0x7a0
 800cb94:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cb96:	4798      	blx	r3
            }
        }

#ifndef NX_DISABLE_IPV4
        /* Check for an ICMP message event.  */
        if (ip_events & NX_IP_ICMP_EVENT)
 800cb98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb9a:	f003 0304 	and.w	r3, r3, #4
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d004      	beq.n	800cbac <_nx_ip_thread_entry+0x498>
        {

            /* Process the ICMP packet queue.  */
            (ip_ptr -> nx_ip_icmp_queue_process)(ip_ptr);
 800cba2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cba4:	f8d3 3870 	ldr.w	r3, [r3, #2160]	@ 0x870
 800cba8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cbaa:	4798      	blx	r3
        }
#endif /* NX_DISABLE_IPV4 */

        /* Check for a deferred processing request from the driver.  */
        if (ip_events & NX_IP_DRIVER_DEFERRED_EVENT)
 800cbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d031      	beq.n	800cc1a <_nx_ip_thread_entry+0x506>
        {

            /* Go through each valid interface. */
            for (index = 0; index < NX_MAX_PHYSICAL_INTERFACES; index++)
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	673b      	str	r3, [r7, #112]	@ 0x70
 800cbba:	e02b      	b.n	800cc14 <_nx_ip_thread_entry+0x500>
            {
                if (ip_ptr -> nx_ip_interface[index].nx_interface_valid)
 800cbbc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cbbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cbc0:	214c      	movs	r1, #76	@ 0x4c
 800cbc2:	fb01 f303 	mul.w	r3, r1, r3
 800cbc6:	4413      	add	r3, r2
 800cbc8:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d01d      	beq.n	800cc0e <_nx_ip_thread_entry+0x4fa>
                {

                    /* Yes, there is a deferred processing event from the driver. The only valid information
                       fields are the IP pointer and the command.  */
                    driver_request.nx_ip_driver_ptr =        ip_ptr;
 800cbd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    driver_request.nx_ip_driver_command =    NX_LINK_DEFERRED_PROCESSING;
 800cbd6:	2312      	movs	r3, #18
 800cbd8:	637b      	str	r3, [r7, #52]	@ 0x34
                    driver_request.nx_ip_driver_interface  = &(ip_ptr -> nx_ip_interface[index]);
 800cbda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cbdc:	224c      	movs	r2, #76	@ 0x4c
 800cbde:	fb02 f303 	mul.w	r3, r2, r3
 800cbe2:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800cbe6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cbe8:	4413      	add	r3, r2
 800cbea:	3304      	adds	r3, #4
 800cbec:	653b      	str	r3, [r7, #80]	@ 0x50
                    driver_request.nx_ip_driver_return_ptr = &foo;
 800cbee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800cbf2:	64bb      	str	r3, [r7, #72]	@ 0x48

                    (ip_ptr -> nx_ip_interface[index].nx_interface_link_driver_entry)(&driver_request);
 800cbf4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cbf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cbf8:	214c      	movs	r1, #76	@ 0x4c
 800cbfa:	fb01 f303 	mul.w	r3, r1, r3
 800cbfe:	4413      	add	r3, r2
 800cc00:	f503 6347 	add.w	r3, r3, #3184	@ 0xc70
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800cc0a:	4610      	mov	r0, r2
 800cc0c:	4798      	blx	r3
            for (index = 0; index < NX_MAX_PHYSICAL_INTERFACES; index++)
 800cc0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc10:	3301      	adds	r3, #1
 800cc12:	673b      	str	r3, [r7, #112]	@ 0x70
 800cc14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d0d0      	beq.n	800cbbc <_nx_ip_thread_entry+0x4a8>
                }
            }
        }

        /* Check for a deferred TCP cleanup processing request from the driver.  */
        if (ip_events & NX_IP_TCP_CLEANUP_DEFERRED)
 800cc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d004      	beq.n	800cc2e <_nx_ip_thread_entry+0x51a>
        {

            /* Yes, there is a deferred cleanup processing event. Call the TCP deferred cleanup
               processing function.  */
            (ip_ptr -> nx_tcp_deferred_cleanup_check)(ip_ptr);
 800cc24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc26:	f8d3 3c30 	ldr.w	r3, [r3, #3120]	@ 0xc30
 800cc2a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cc2c:	4798      	blx	r3
        }

        /* Check for a link status change request from the driver.  */
        if (ip_events & NX_IP_LINK_STATUS_EVENT)
 800cc2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	f43f ae2d 	beq.w	800c894 <_nx_ip_thread_entry+0x180>
        {

            /* Yes, there is a link status change  event. Call the deferred link status processing function. */
            _nx_ip_deferred_link_status_process(ip_ptr);
 800cc3a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800cc3c:	f7fe fd26 	bl	800b68c <_nx_ip_deferred_link_status_process>
 800cc40:	e628      	b.n	800c894 <_nx_ip_thread_entry+0x180>
                continue;
 800cc42:	bf00      	nop
 800cc44:	e626      	b.n	800c894 <_nx_ip_thread_entry+0x180>
                continue;
 800cc46:	bf00      	nop
 800cc48:	e624      	b.n	800c894 <_nx_ip_thread_entry+0x180>
                continue;
 800cc4a:	bf00      	nop
 800cc4c:	e622      	b.n	800c894 <_nx_ip_thread_entry+0x180>
                continue;
 800cc4e:	bf00      	nop
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800cc50:	e620      	b.n	800c894 <_nx_ip_thread_entry+0x180>
 800cc52:	bf00      	nop
 800cc54:	5e000001 	.word	0x5e000001

0800cc58 <_nx_ipv4_option_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_ipv4_option_process(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b08a      	sub	sp, #40	@ 0x28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
 800cc60:	6039      	str	r1, [r7, #0]

NX_IPV4_HEADER *ip_header_ptr;
UCHAR          *option_ptr;
ULONG           ip_option_length;
#ifndef NX_DISABLE_ICMPV4_ERROR_MESSAGE
ULONG           ip_normal_length = 20;
 800cc62:	2314      	movs	r3, #20
 800cc64:	61bb      	str	r3, [r7, #24]
#endif /* NX_DISABLE_ICMPV4_ERROR_MESSAGE */
UINT            index = 0;
 800cc66:	2300      	movs	r3, #0
 800cc68:	623b      	str	r3, [r7, #32]
UCHAR           op_type;
UCHAR           op_length;
UCHAR           op_timestamp_offset;
UCHAR           op_timestamp_overflow;
UCHAR           op_timestamp_flags;
UINT            op_timestamp_counter = 0;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	61fb      	str	r3, [r7, #28]

    /* Set the IPv4 header and IPv4 option pointer.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_header_ptr = (NX_IPV4_HEADER *)(packet_ptr -> nx_packet_prepend_ptr);
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	689b      	ldr	r3, [r3, #8]
 800cc72:	617b      	str	r3, [r7, #20]
    option_ptr = packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_IPV4_HEADER);
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	689b      	ldr	r3, [r3, #8]
 800cc78:	3314      	adds	r3, #20
 800cc7a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the IPv4 option length.  */
    ip_option_length = ((((ip_header_ptr -> nx_ip_header_word_0 & NX_IP_LENGTH_MASK) >> 24) - NX_IP_NORMAL_LENGTH) & 0xFF) * (ULONG)sizeof(ULONG);
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	0e1b      	lsrs	r3, r3, #24
 800cc82:	f003 030f 	and.w	r3, r3, #15
 800cc86:	3b05      	subs	r3, #5
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	009b      	lsls	r3, r3, #2
 800cc8c:	613b      	str	r3, [r7, #16]

    /* Loop to process the IPv4 option.  */
    while (index < ip_option_length)
 800cc8e:	e0a3      	b.n	800cdd8 <_nx_ipv4_option_process+0x180>
    {

        /* Get the option type.  */
        op_type = *option_ptr;
 800cc90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	73fb      	strb	r3, [r7, #15]

        /* Process the option type. */
        switch (op_type)
 800cc96:	7bfb      	ldrb	r3, [r7, #15]
 800cc98:	2b44      	cmp	r3, #68	@ 0x44
 800cc9a:	d010      	beq.n	800ccbe <_nx_ipv4_option_process+0x66>
 800cc9c:	2b44      	cmp	r3, #68	@ 0x44
 800cc9e:	f300 8082 	bgt.w	800cda6 <_nx_ipv4_option_process+0x14e>
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d002      	beq.n	800ccac <_nx_ipv4_option_process+0x54>
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d002      	beq.n	800ccb0 <_nx_ipv4_option_process+0x58>
                return(NX_FALSE);
            }
            break;
        }
        default:
            break;
 800ccaa:	e07c      	b.n	800cda6 <_nx_ipv4_option_process+0x14e>
            return(NX_TRUE);
 800ccac:	2301      	movs	r3, #1
 800ccae:	e099      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            option_ptr++;
 800ccb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	627b      	str	r3, [r7, #36]	@ 0x24
            index++;
 800ccb6:	6a3b      	ldr	r3, [r7, #32]
 800ccb8:	3301      	adds	r3, #1
 800ccba:	623b      	str	r3, [r7, #32]
            continue;
 800ccbc:	e08c      	b.n	800cdd8 <_nx_ipv4_option_process+0x180>
            op_timestamp_counter++;
 800ccbe:	69fb      	ldr	r3, [r7, #28]
 800ccc0:	3301      	adds	r3, #1
 800ccc2:	61fb      	str	r3, [r7, #28]
            if (op_timestamp_counter > 1)
 800ccc4:	69fb      	ldr	r3, [r7, #28]
 800ccc6:	2b01      	cmp	r3, #1
 800ccc8:	d90b      	bls.n	800cce2 <_nx_ipv4_option_process+0x8a>
                NX_ICMPV4_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, NX_ICMP_ZERO_CODE, (ip_normal_length + index + 2));
 800ccca:	69ba      	ldr	r2, [r7, #24]
 800cccc:	6a3b      	ldr	r3, [r7, #32]
 800ccce:	4413      	add	r3, r2
 800ccd0:	3302      	adds	r3, #2
 800ccd2:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800ccd6:	6839      	ldr	r1, [r7, #0]
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f7fd fc07 	bl	800a4ec <_nx_icmpv4_send_error_message>
                return(NX_FALSE);
 800ccde:	2300      	movs	r3, #0
 800cce0:	e080      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            op_length = *(option_ptr + 1);
 800cce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce4:	785b      	ldrb	r3, [r3, #1]
 800cce6:	73bb      	strb	r3, [r7, #14]
            op_timestamp_offset = *(option_ptr + 2);
 800cce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccea:	789b      	ldrb	r3, [r3, #2]
 800ccec:	737b      	strb	r3, [r7, #13]
            op_timestamp_overflow = (*(option_ptr + 3)) >> 4;
 800ccee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf0:	3303      	adds	r3, #3
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	091b      	lsrs	r3, r3, #4
 800ccf6:	733b      	strb	r3, [r7, #12]
            op_timestamp_flags = (*(option_ptr + 3)) & 0xF;
 800ccf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccfa:	3303      	adds	r3, #3
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	f003 030f 	and.w	r3, r3, #15
 800cd02:	72fb      	strb	r3, [r7, #11]
            if ((op_length < 8) || (op_length > 40) || ((op_length % 4) != 0))
 800cd04:	7bbb      	ldrb	r3, [r7, #14]
 800cd06:	2b07      	cmp	r3, #7
 800cd08:	d908      	bls.n	800cd1c <_nx_ipv4_option_process+0xc4>
 800cd0a:	7bbb      	ldrb	r3, [r7, #14]
 800cd0c:	2b28      	cmp	r3, #40	@ 0x28
 800cd0e:	d805      	bhi.n	800cd1c <_nx_ipv4_option_process+0xc4>
 800cd10:	7bbb      	ldrb	r3, [r7, #14]
 800cd12:	f003 0303 	and.w	r3, r3, #3
 800cd16:	b2db      	uxtb	r3, r3
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d00b      	beq.n	800cd34 <_nx_ipv4_option_process+0xdc>
                NX_ICMPV4_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, NX_ICMP_ZERO_CODE, (ip_normal_length + index + 2));
 800cd1c:	69ba      	ldr	r2, [r7, #24]
 800cd1e:	6a3b      	ldr	r3, [r7, #32]
 800cd20:	4413      	add	r3, r2
 800cd22:	3302      	adds	r3, #2
 800cd24:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f7fd fbde 	bl	800a4ec <_nx_icmpv4_send_error_message>
                return(NX_FALSE);
 800cd30:	2300      	movs	r3, #0
 800cd32:	e057      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            if ((op_timestamp_offset < 5) || ((op_timestamp_offset % 2) == 0))
 800cd34:	7b7b      	ldrb	r3, [r7, #13]
 800cd36:	2b04      	cmp	r3, #4
 800cd38:	d905      	bls.n	800cd46 <_nx_ipv4_option_process+0xee>
 800cd3a:	7b7b      	ldrb	r3, [r7, #13]
 800cd3c:	f003 0301 	and.w	r3, r3, #1
 800cd40:	b2db      	uxtb	r3, r3
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d10b      	bne.n	800cd5e <_nx_ipv4_option_process+0x106>
                NX_ICMPV4_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, NX_ICMP_ZERO_CODE, (ip_normal_length + index + 3));
 800cd46:	69ba      	ldr	r2, [r7, #24]
 800cd48:	6a3b      	ldr	r3, [r7, #32]
 800cd4a:	4413      	add	r3, r2
 800cd4c:	3303      	adds	r3, #3
 800cd4e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800cd52:	6839      	ldr	r1, [r7, #0]
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f7fd fbc9 	bl	800a4ec <_nx_icmpv4_send_error_message>
                return(NX_FALSE);
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	e042      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            if (op_timestamp_overflow == 15)
 800cd5e:	7b3b      	ldrb	r3, [r7, #12]
 800cd60:	2b0f      	cmp	r3, #15
 800cd62:	d10b      	bne.n	800cd7c <_nx_ipv4_option_process+0x124>
                NX_ICMPV4_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, NX_ICMP_ZERO_CODE, (ip_normal_length + index + 4));
 800cd64:	69ba      	ldr	r2, [r7, #24]
 800cd66:	6a3b      	ldr	r3, [r7, #32]
 800cd68:	4413      	add	r3, r2
 800cd6a:	3304      	adds	r3, #4
 800cd6c:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800cd70:	6839      	ldr	r1, [r7, #0]
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f7fd fbba 	bl	800a4ec <_nx_icmpv4_send_error_message>
                return(NX_FALSE);
 800cd78:	2300      	movs	r3, #0
 800cd7a:	e033      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            if ((op_timestamp_flags != 0) && (op_timestamp_flags != 1) && (op_timestamp_flags != 3))
 800cd7c:	7afb      	ldrb	r3, [r7, #11]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d013      	beq.n	800cdaa <_nx_ipv4_option_process+0x152>
 800cd82:	7afb      	ldrb	r3, [r7, #11]
 800cd84:	2b01      	cmp	r3, #1
 800cd86:	d010      	beq.n	800cdaa <_nx_ipv4_option_process+0x152>
 800cd88:	7afb      	ldrb	r3, [r7, #11]
 800cd8a:	2b03      	cmp	r3, #3
 800cd8c:	d00d      	beq.n	800cdaa <_nx_ipv4_option_process+0x152>
                NX_ICMPV4_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, NX_ICMP_ZERO_CODE, (ip_normal_length + index + 4));
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	6a3b      	ldr	r3, [r7, #32]
 800cd92:	4413      	add	r3, r2
 800cd94:	3304      	adds	r3, #4
 800cd96:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800cd9a:	6839      	ldr	r1, [r7, #0]
 800cd9c:	6878      	ldr	r0, [r7, #4]
 800cd9e:	f7fd fba5 	bl	800a4ec <_nx_icmpv4_send_error_message>
                return(NX_FALSE);
 800cda2:	2300      	movs	r3, #0
 800cda4:	e01e      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
            break;
 800cda6:	bf00      	nop
 800cda8:	e000      	b.n	800cdac <_nx_ipv4_option_process+0x154>
            break;
 800cdaa:	bf00      	nop
        }

        /* Get the option length.  */
        op_length = *(option_ptr + 1);
 800cdac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdae:	785b      	ldrb	r3, [r3, #1]
 800cdb0:	73bb      	strb	r3, [r7, #14]

        /* Check for invalid option length.
           RFC 791: The option-length octet counts the option-type octet and the 
           option-length octet as well as the option-data octets.  */
        if ((op_length < 2) || ((index + op_length) > ip_option_length))
 800cdb2:	7bbb      	ldrb	r3, [r7, #14]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d905      	bls.n	800cdc4 <_nx_ipv4_option_process+0x16c>
 800cdb8:	7bba      	ldrb	r2, [r7, #14]
 800cdba:	6a3b      	ldr	r3, [r7, #32]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	693a      	ldr	r2, [r7, #16]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	d201      	bcs.n	800cdc8 <_nx_ipv4_option_process+0x170>
        {
            return(NX_FALSE);
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	e00d      	b.n	800cde4 <_nx_ipv4_option_process+0x18c>
        }

        /* Move to the next top level option. */
        option_ptr += op_length;
 800cdc8:	7bbb      	ldrb	r3, [r7, #14]
 800cdca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdcc:	4413      	add	r3, r2
 800cdce:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Update the index.  */
        index += op_length;
 800cdd0:	7bbb      	ldrb	r3, [r7, #14]
 800cdd2:	6a3a      	ldr	r2, [r7, #32]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	623b      	str	r3, [r7, #32]
    while (index < ip_option_length)
 800cdd8:	6a3a      	ldr	r2, [r7, #32]
 800cdda:	693b      	ldr	r3, [r7, #16]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	f4ff af57 	bcc.w	800cc90 <_nx_ipv4_option_process+0x38>
    }

    /* Return NX_TRUE.  */
    return(NX_TRUE);
 800cde2:	2301      	movs	r3, #1
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	3728      	adds	r7, #40	@ 0x28
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}

0800cdec <_nx_ipv4_packet_receive>:
/*                                            fragments,                  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_ipv4_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b096      	sub	sp, #88	@ 0x58
 800cdf0:	af02      	add	r7, sp, #8
 800cdf2:	6078      	str	r0, [r7, #4]
 800cdf4:	6039      	str	r1, [r7, #0]
#endif /* NX_DISABLE_IP_RX_CHECKSUM */

    /* It's assumed that the IP link driver has positioned the top pointer in the
       packet to the start of the IP address... so that's where we will start.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ip_header_ptr = (NX_IPV4_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	64bb      	str	r3, [r7, #72]	@ 0x48
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_IP_RECEIVE, ip_ptr, ip_header_ptr -> nx_ip_header_source_ip, packet_ptr, packet_ptr -> nx_packet_length, NX_TRACE_INTERNAL_EVENTS, 0, 0);


    /* Pick up the first word in the IP header. */
    val = ip_header_ptr -> nx_ip_header_word_0;
 800cdfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Convert to host byte order. */
    NX_CHANGE_ULONG_ENDIAN(val);
 800ce02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce04:	ba1b      	rev	r3, r3
 800ce06:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Obtain packet length. */
    pkt_length = val & NX_LOWER_16_MASK;
 800ce08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce0a:	b29b      	uxth	r3, r3
 800ce0c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Make sure the IP length matches the packet length.  Some Ethernet devices
       add padding to small packets, which results in a discrepancy between the
       packet length and the IP header length.  */
    if (packet_ptr -> nx_packet_length != pkt_length)
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce12:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d06a      	beq.n	800ceee <_nx_ipv4_packet_receive+0x102>
    {

        /* Determine if the packet length is less than the size reported in the IP header.  */
        if (packet_ptr -> nx_packet_length < pkt_length)
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	d911      	bls.n	800ce46 <_nx_ipv4_packet_receive+0x5a>
            /* Packet is too small!  */

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP invalid packet error.  */
            ip_ptr -> nx_ip_invalid_packets++;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	f8d3 3538 	ldr.w	r3, [r3, #1336]	@ 0x538
 800ce28:	1c5a      	adds	r2, r3, #1
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8c3 2538 	str.w	r2, [r3, #1336]	@ 0x538

            /* Increment the IP receive packets dropped count.  */
            ip_ptr -> nx_ip_receive_packets_dropped++;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800ce36:	1c5a      	adds	r2, r3, #1
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

            /* Invalid packet length, just release it.  */
            _nx_packet_release(packet_ptr);
 800ce3e:	6838      	ldr	r0, [r7, #0]
 800ce40:	f002 f9b6 	bl	800f1b0 <_nx_packet_release>

            /* The function is complete, just return!  */
            return;
 800ce44:	e266      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
        }

        /* Calculate the difference in the length.  */
        delta =  packet_ptr -> nx_packet_length - pkt_length;
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce4c:	1ad3      	subs	r3, r2, r3
 800ce4e:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Adjust the packet length.  */
        packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length - delta;
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ce54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce56:	1ad2      	subs	r2, r2, r3
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Adjust the append pointer.  */

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Loop to process adjustment that spans multiple packets.  */
        while (delta)
 800ce5c:	e044      	b.n	800cee8 <_nx_ipv4_packet_receive+0xfc>
        {

            /* Determine if the packet is chained (or still chained after the adjustment).  */
            if (packet_ptr -> nx_packet_last == NX_NULL)
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	699b      	ldr	r3, [r3, #24]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d107      	bne.n	800ce76 <_nx_ipv4_packet_receive+0x8a>
            {

                /* No, packet is not chained, simply adjust the append pointer in the packet.  */
                packet_ptr -> nx_packet_append_ptr =  packet_ptr -> nx_packet_append_ptr - delta;
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	68da      	ldr	r2, [r3, #12]
 800ce6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce6c:	425b      	negs	r3, r3
 800ce6e:	441a      	add	r2, r3
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	60da      	str	r2, [r3, #12]

                /* Break out of the loop, since the adjustment is complete.  */
                break;
 800ce74:	e03b      	b.n	800ceee <_nx_ipv4_packet_receive+0x102>
            }

            /* Pickup the pointer to the last packet.  */
            last_packet =  packet_ptr -> nx_packet_last;
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	699b      	ldr	r3, [r3, #24]
 800ce7a:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Determine if the amount to adjust is less than the payload in the last packet.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            if (((ULONG)(last_packet -> nx_packet_append_ptr - last_packet -> nx_packet_prepend_ptr)) > delta)
 800ce7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7e:	68da      	ldr	r2, [r3, #12]
 800ce80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce82:	689b      	ldr	r3, [r3, #8]
 800ce84:	1ad3      	subs	r3, r2, r3
 800ce86:	461a      	mov	r2, r3
 800ce88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d207      	bcs.n	800ce9e <_nx_ipv4_packet_receive+0xb2>
            {

                /* Yes, simply adjust the append pointer of the last packet in the chain.  */
                /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
                last_packet -> nx_packet_append_ptr =  last_packet -> nx_packet_append_ptr - delta;
 800ce8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce90:	68da      	ldr	r2, [r3, #12]
 800ce92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce94:	425b      	negs	r3, r3
 800ce96:	441a      	add	r2, r3
 800ce98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9a:	60da      	str	r2, [r3, #12]

                /* Get out of the loop, since the adjustment is complete.  */
                break;
 800ce9c:	e027      	b.n	800ceee <_nx_ipv4_packet_receive+0x102>
            }
            else
            {

                /* Adjust the delta by the amount in the last packet.  */
                delta =  delta - ((ULONG)(last_packet -> nx_packet_append_ptr - last_packet -> nx_packet_prepend_ptr));
 800ce9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea0:	68da      	ldr	r2, [r3, #12]
 800cea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	1ad3      	subs	r3, r2, r3
 800cea8:	461a      	mov	r2, r3
 800ceaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceac:	1a9b      	subs	r3, r3, r2
 800ceae:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Find the packet before the last packet.  */
                before_last_packet =  packet_ptr;
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                while (before_last_packet -> nx_packet_next != last_packet)
 800ceb4:	e002      	b.n	800cebc <_nx_ipv4_packet_receive+0xd0>
                {

                    /* Move to the next packet in the chain.  */
                    before_last_packet =  before_last_packet -> nx_packet_next;
 800ceb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ceb8:	685b      	ldr	r3, [r3, #4]
 800ceba:	64fb      	str	r3, [r7, #76]	@ 0x4c
                while (before_last_packet -> nx_packet_next != last_packet)
 800cebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cec2:	429a      	cmp	r2, r3
 800cec4:	d1f7      	bne.n	800ceb6 <_nx_ipv4_packet_receive+0xca>

                /* At this point, we need to release the last packet and adjust the other packet
                   pointers.  */

                /* Ensure the next packet pointer is NULL in what is now the last packet.  */
                before_last_packet -> nx_packet_next =  NX_NULL;
 800cec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cec8:	2200      	movs	r2, #0
 800ceca:	605a      	str	r2, [r3, #4]

                /* Determine if the packet is still chained.  */
                if (packet_ptr != before_last_packet)
 800cecc:	683a      	ldr	r2, [r7, #0]
 800cece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ced0:	429a      	cmp	r2, r3
 800ced2:	d003      	beq.n	800cedc <_nx_ipv4_packet_receive+0xf0>
                {

                    /* Yes, the packet is still chained, setup the last packet pointer.  */
                    packet_ptr -> nx_packet_last =  before_last_packet;
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ced8:	619a      	str	r2, [r3, #24]
 800ceda:	e002      	b.n	800cee2 <_nx_ipv4_packet_receive+0xf6>
                }
                else
                {

                    /* The packet is no longer chained, set the last packet pointer to NULL.  */
                    packet_ptr -> nx_packet_last =  NX_NULL;
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	2200      	movs	r2, #0
 800cee0:	619a      	str	r2, [r3, #24]
                }

                /* Release the last packet.   */
                _nx_packet_release(last_packet);
 800cee2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cee4:	f002 f964 	bl	800f1b0 <_nx_packet_release>
        while (delta)
 800cee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d1b7      	bne.n	800ce5e <_nx_ipv4_packet_receive+0x72>
        packet_ptr -> nx_packet_append_ptr =  packet_ptr -> nx_packet_append_ptr - delta;
#endif /* NX_DISABLE_PACKET_CHAIN */
    }

    /* Get the incoming interface. */
    if_ptr = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cef2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Obtain IP header length. */
    ip_header_length =  (val & NX_IP_LENGTH_MASK) >> 24;
 800cef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cef6:	0e1b      	lsrs	r3, r3, #24
 800cef8:	f003 030f 	and.w	r3, r3, #15
 800cefc:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Check for minimal packet length. The check is done after the endian swapping
       since the compiler may possibly be able to optimize the lookup of
       "nx_packet_length" and therefore reduce the amount of work performing these
       size checks. The endian logic is okay since packets must always have
       payloads greater than the IP header in size.  */
    if ((packet_ptr -> nx_packet_length <= (ip_header_length << 2)) ||
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf04:	009b      	lsls	r3, r3, #2
 800cf06:	429a      	cmp	r2, r3
 800cf08:	d902      	bls.n	800cf10 <_nx_ipv4_packet_receive+0x124>
 800cf0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf0c:	2b04      	cmp	r3, #4
 800cf0e:	d811      	bhi.n	800cf34 <_nx_ipv4_packet_receive+0x148>
        /* Packet is too small!  */

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP invalid packet error.  */
        ip_ptr -> nx_ip_invalid_packets++;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8d3 3538 	ldr.w	r3, [r3, #1336]	@ 0x538
 800cf16:	1c5a      	adds	r2, r3, #1
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8c3 2538 	str.w	r2, [r3, #1336]	@ 0x538

        /* Increment the IP receive packets dropped count.  */
        ip_ptr -> nx_ip_receive_packets_dropped++;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800cf24:	1c5a      	adds	r2, r3, #1
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 800cf2c:	6838      	ldr	r0, [r7, #0]
 800cf2e:	f002 f93f 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 800cf32:	e1ef      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    if (compute_checksum == 1)
#endif /* defined(NX_DISABLE_IP_RX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) */
    {


        checksum = _nx_ip_checksum_compute(packet_ptr, NX_IP_VERSION_V4,
 800cf34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf36:	009a      	lsls	r2, r3, #2
 800cf38:	2300      	movs	r3, #0
 800cf3a:	9300      	str	r3, [sp, #0]
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	2104      	movs	r1, #4
 800cf40:	6838      	ldr	r0, [r7, #0]
 800cf42:	f7fe f95c 	bl	800b1fe <_nx_ip_checksum_compute>
 800cf46:	4603      	mov	r3, r0
 800cf48:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                           /* length is the size of IP header, including options */
                                           (UINT)(ip_header_length << 2),
                                           /* IPv4 header checksum doesn't care src/dest addresses */
                                           NULL, NULL);
        checksum =  ~checksum & NX_LOWER_16_MASK;
 800cf4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf4c:	43db      	mvns	r3, r3
 800cf4e:	b29b      	uxth	r3, r3
 800cf50:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check the checksum again.  */
        if (checksum)
 800cf52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d018      	beq.n	800cf8a <_nx_ipv4_packet_receive+0x19e>
        {

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP invalid packet error.  */
            ip_ptr -> nx_ip_invalid_packets++;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 3538 	ldr.w	r3, [r3, #1336]	@ 0x538
 800cf5e:	1c5a      	adds	r2, r3, #1
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	f8c3 2538 	str.w	r2, [r3, #1336]	@ 0x538

            /* Increment the IP checksum error.  */
            ip_ptr -> nx_ip_receive_checksum_errors++;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8d3 3554 	ldr.w	r3, [r3, #1364]	@ 0x554
 800cf6c:	1c5a      	adds	r2, r3, #1
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f8c3 2554 	str.w	r2, [r3, #1364]	@ 0x554

            /* Increment the IP receive packets dropped count.  */
            ip_ptr -> nx_ip_receive_packets_dropped++;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800cf7a:	1c5a      	adds	r2, r3, #1
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

            /* Checksum error, just release it.  */
            _nx_packet_release(packet_ptr);
 800cf82:	6838      	ldr	r0, [r7, #0]
 800cf84:	f002 f914 	bl	800f1b0 <_nx_packet_release>

            /* The function is complete, just return!  */
            return;
 800cf88:	e1c4      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    /* IP receive checksum processing is disabled... just check for and remove if
       necessary the IP option words.  */

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the IP header.  */
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_0);
 800cf8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	ba1a      	rev	r2, r3
 800cf90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf92:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_1);
 800cf94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	ba1a      	rev	r2, r3
 800cf9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf9c:	605a      	str	r2, [r3, #4]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_2);
 800cf9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfa0:	689b      	ldr	r3, [r3, #8]
 800cfa2:	ba1a      	rev	r2, r3
 800cfa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfa6:	609a      	str	r2, [r3, #8]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_source_ip);
 800cfa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	ba1a      	rev	r2, r3
 800cfae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfb0:	60da      	str	r2, [r3, #12]
    NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_destination_ip);
 800cfb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfb4:	691b      	ldr	r3, [r3, #16]
 800cfb6:	ba1a      	rev	r2, r3
 800cfb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfba:	611a      	str	r2, [r3, #16]
    }
#endif /* NX_ENABLE_SOURCE_ADDRESS_CHECK */

    /* Determine if there are options in the IP header that make the length greater
       than the default length.  */
    if (ip_header_length > NX_IP_NORMAL_LENGTH)
 800cfbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfbe:	2b05      	cmp	r3, #5
 800cfc0:	d94b      	bls.n	800d05a <_nx_ipv4_packet_receive+0x26e>
    {

        /* Process the IPv4 option.  */
        option_processed = _nx_ipv4_option_process(ip_ptr, packet_ptr);
 800cfc2:	6839      	ldr	r1, [r7, #0]
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f7ff fe47 	bl	800cc58 <_nx_ipv4_option_process>
 800cfca:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Check the status.  */
        if (option_processed == NX_FALSE)
 800cfcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d10a      	bne.n	800cfe8 <_nx_ipv4_packet_receive+0x1fc>
        {

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP receive packets dropped count.  */
            ip_ptr -> nx_ip_receive_packets_dropped++;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800cfd8:	1c5a      	adds	r2, r3, #1
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

            /* IPv4 option error, toss the packet!  */
            _nx_packet_release(packet_ptr);
 800cfe0:	6838      	ldr	r0, [r7, #0]
 800cfe2:	f002 f8e5 	bl	800f1b0 <_nx_packet_release>

            /* In all cases, receive processing is finished.  Return to caller.  */
            return;
 800cfe6:	e195      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
        }

        /* Setup a pointer to the last option word.  */
        word_ptr = ((ULONG *)((VOID *)ip_header_ptr)) + ip_header_length - 1;
 800cfe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfea:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cfee:	4413      	add	r3, r2
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cff4:	4413      	add	r3, r2
 800cff6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the option words prior to handling the IP header.  */
        *word_ptr-- = ip_header_ptr -> nx_ip_header_destination_ip;
 800cff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffa:	1f1a      	subs	r2, r3, #4
 800cffc:	627a      	str	r2, [r7, #36]	@ 0x24
 800cffe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d000:	6912      	ldr	r2, [r2, #16]
 800d002:	601a      	str	r2, [r3, #0]
        *word_ptr-- = ip_header_ptr -> nx_ip_header_source_ip;
 800d004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d006:	1f1a      	subs	r2, r3, #4
 800d008:	627a      	str	r2, [r7, #36]	@ 0x24
 800d00a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d00c:	68d2      	ldr	r2, [r2, #12]
 800d00e:	601a      	str	r2, [r3, #0]
        *word_ptr-- = ip_header_ptr -> nx_ip_header_word_2;
 800d010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d012:	1f1a      	subs	r2, r3, #4
 800d014:	627a      	str	r2, [r7, #36]	@ 0x24
 800d016:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d018:	6892      	ldr	r2, [r2, #8]
 800d01a:	601a      	str	r2, [r3, #0]
        *word_ptr-- = ip_header_ptr -> nx_ip_header_word_1;
 800d01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01e:	1f1a      	subs	r2, r3, #4
 800d020:	627a      	str	r2, [r7, #36]	@ 0x24
 800d022:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d024:	6852      	ldr	r2, [r2, #4]
 800d026:	601a      	str	r2, [r3, #0]
        *word_ptr = (ULONG)(((ip_header_ptr -> nx_ip_header_word_0) & (~NX_IP_LENGTH_MASK)) | NX_IP_VERSION);
 800d028:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f023 439e 	bic.w	r3, r3, #1325400064	@ 0x4f000000
 800d030:	f043 428a 	orr.w	r2, r3, #1157627904	@ 0x45000000
 800d034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d036:	601a      	str	r2, [r3, #0]

        /* Update the ip_header_ptr and the packet and the packet prepend pointer, ip header pointer and length.  */
        /*lint -e{929} -e{740} -e{826} suppress cast from pointer to pointer, since it is necessary  */
        ip_header_ptr =  (NX_IPV4_HEADER *)word_ptr;
 800d038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d03a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /*lint -e{928} suppress cast from pointer to pointer, since it is necessary  */
        packet_ptr -> nx_packet_prepend_ptr = (UCHAR *)word_ptr;
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d040:	609a      	str	r2, [r3, #8]
        packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	689a      	ldr	r2, [r3, #8]
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	639a      	str	r2, [r3, #56]	@ 0x38
        packet_ptr -> nx_packet_length = packet_ptr -> nx_packet_length - ((ip_header_length -  NX_IP_NORMAL_LENGTH) * (ULONG)sizeof(ULONG));
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d050:	3b05      	subs	r3, #5
 800d052:	009b      	lsls	r3, r3, #2
 800d054:	1ad2      	subs	r2, r2, r3
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	625a      	str	r2, [r3, #36]	@ 0x24
    }
#endif

    /* Determine if the IP datagram is for this IP address or a broadcast IP on this
       network.  */
    if ((ip_header_ptr -> nx_ip_header_destination_ip == if_ptr -> nx_interface_ip_address) ||
 800d05a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d05c:	691a      	ldr	r2, [r3, #16]
 800d05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d060:	695b      	ldr	r3, [r3, #20]
 800d062:	429a      	cmp	r2, r3
 800d064:	d030      	beq.n	800d0c8 <_nx_ipv4_packet_receive+0x2dc>

        /* Check for incoming IP address of zero.  Incoming IP address of zero should
           be received regardless of our current IP address.  */
        (ip_header_ptr -> nx_ip_header_destination_ip == 0) ||
 800d066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d068:	691b      	ldr	r3, [r3, #16]
    if ((ip_header_ptr -> nx_ip_header_destination_ip == if_ptr -> nx_interface_ip_address) ||
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d02c      	beq.n	800d0c8 <_nx_ipv4_packet_receive+0x2dc>

        /* Check for IP broadcast.  */
        (((ip_header_ptr -> nx_ip_header_destination_ip & if_ptr -> nx_interface_ip_network_mask) ==
 800d06e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d070:	691a      	ldr	r2, [r3, #16]
 800d072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d074:	699b      	ldr	r3, [r3, #24]
 800d076:	401a      	ands	r2, r3
          if_ptr -> nx_interface_ip_network) &&
 800d078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d07a:	69db      	ldr	r3, [r3, #28]
        (ip_header_ptr -> nx_ip_header_destination_ip == 0) ||
 800d07c:	429a      	cmp	r2, r3
 800d07e:	d10a      	bne.n	800d096 <_nx_ipv4_packet_receive+0x2aa>
         ((ip_header_ptr -> nx_ip_header_destination_ip & ~(if_ptr -> nx_interface_ip_network_mask)) ==
 800d080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d082:	691a      	ldr	r2, [r3, #16]
 800d084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d086:	699b      	ldr	r3, [r3, #24]
 800d088:	43db      	mvns	r3, r3
 800d08a:	401a      	ands	r2, r3
          ~(if_ptr -> nx_interface_ip_network_mask))) ||
 800d08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d08e:	699b      	ldr	r3, [r3, #24]
 800d090:	43db      	mvns	r3, r3
          if_ptr -> nx_interface_ip_network) &&
 800d092:	429a      	cmp	r2, r3
 800d094:	d018      	beq.n	800d0c8 <_nx_ipv4_packet_receive+0x2dc>

        /* Check for limited broadcast.  */
        (ip_header_ptr -> nx_ip_header_destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800d096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d098:	691b      	ldr	r3, [r3, #16]
          ~(if_ptr -> nx_interface_ip_network_mask))) ||
 800d09a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d09e:	d013      	beq.n	800d0c8 <_nx_ipv4_packet_receive+0x2dc>

        /* Check for loopback address.  */
        ((ip_header_ptr -> nx_ip_header_destination_ip >= NX_IP_LOOPBACK_FIRST) &&
 800d0a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0a2:	691b      	ldr	r3, [r3, #16]
        (ip_header_ptr -> nx_ip_header_destination_ip == NX_IP_LIMITED_BROADCAST) ||
 800d0a4:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800d0a8:	d303      	bcc.n	800d0b2 <_nx_ipv4_packet_receive+0x2c6>
         (ip_header_ptr -> nx_ip_header_destination_ip <= NX_IP_LOOPBACK_LAST)) ||
 800d0aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0ac:	691b      	ldr	r3, [r3, #16]
        ((ip_header_ptr -> nx_ip_header_destination_ip >= NX_IP_LOOPBACK_FIRST) &&
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	da0a      	bge.n	800d0c8 <_nx_ipv4_packet_receive+0x2dc>

        /* Check for valid Multicast address.  */
        (_nx_igmp_multicast_check(ip_ptr, ip_header_ptr -> nx_ip_header_destination_ip, if_ptr)))
 800d0b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0b4:	691b      	ldr	r3, [r3, #16]
 800d0b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	f7fd ffe4 	bl	800b088 <_nx_igmp_multicast_check>
 800d0c0:	4603      	mov	r3, r0
         (ip_header_ptr -> nx_ip_header_destination_ip <= NX_IP_LOOPBACK_LAST)) ||
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	f000 8096 	beq.w	800d1f4 <_nx_ipv4_packet_receive+0x408>
    {

        /* Determine if this packet is fragmented.  If so, place it on the deferred processing
           queue.  The input packet will then be processed by an IP system thread.  */
        if (ip_header_ptr -> nx_ip_header_word_1 & NX_IP_FRAGMENT_MASK)
 800d0c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0ca:	685b      	ldr	r3, [r3, #4]
 800d0cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d061      	beq.n	800d198 <_nx_ipv4_packet_receive+0x3ac>
        {

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP receive fragments count.  */
            ip_ptr -> nx_ip_total_fragments_received++;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f8d3 356c 	ldr.w	r3, [r3, #1388]	@ 0x56c
 800d0da:	1c5a      	adds	r2, r3, #1
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8c3 256c 	str.w	r2, [r3, #1388]	@ 0x56c
#ifdef NX_ENABLE_LOW_WATERMARK
            if (ip_ptr -> nx_ip_fragment_assembly &&
                (packet_ptr -> nx_packet_pool_owner -> nx_packet_pool_available >=
                 packet_ptr -> nx_packet_pool_owner -> nx_packet_pool_low_watermark))
#else
            if (ip_ptr -> nx_ip_fragment_assembly)
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f8d3 37a0 	ldr.w	r3, [r3, #1952]	@ 0x7a0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d04a      	beq.n	800d182 <_nx_ipv4_packet_receive+0x396>

                /* Yes, fragmenting is available.  Place the packet on the incoming
                   fragment queue.  */

                /* Check packet length with more fragment bit. If not multiple of 8 bytes...  */
                if ((ip_header_ptr -> nx_ip_header_word_1 & NX_IP_MORE_FRAGMENT) &&
 800d0ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d010      	beq.n	800d11a <_nx_ipv4_packet_receive+0x32e>
                    (((pkt_length  - (ULONG)sizeof(NX_IPV4_HEADER))  & 0x7) != 0))
 800d0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0fa:	3b14      	subs	r3, #20
 800d0fc:	f003 0307 	and.w	r3, r3, #7
                if ((ip_header_ptr -> nx_ip_header_word_1 & NX_IP_MORE_FRAGMENT) &&
 800d100:	2b00      	cmp	r3, #0
 800d102:	d00a      	beq.n	800d11a <_nx_ipv4_packet_receive+0x32e>

                    /* Invalid length.  Drop the packet.  */
#ifndef NX_DISABLE_IP_INFO

                    /* Increment the IP receive packets dropped count.  */
                    ip_ptr -> nx_ip_receive_packets_dropped++;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800d10a:	1c5a      	adds	r2, r3, #1
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif
                    _nx_packet_release(packet_ptr);
 800d112:	6838      	ldr	r0, [r7, #0]
 800d114:	f002 f84c 	bl	800f1b0 <_nx_packet_release>
                    return;
 800d118:	e0fc      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d11a:	f3ef 8310 	mrs	r3, PRIMASK
 800d11e:	613b      	str	r3, [r7, #16]
    return(posture);
 800d120:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800d122:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d124:	b672      	cpsid	i
    return(int_posture);
 800d126:	68fb      	ldr	r3, [r7, #12]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 800d128:	617b      	str	r3, [r7, #20]

                /* Determine if the queue is empty.  */
                if (ip_ptr -> nx_ip_received_fragment_head)
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	f8d3 37ac 	ldr.w	r3, [r3, #1964]	@ 0x7ac
 800d130:	2b00      	cmp	r3, #0
 800d132:	d00c      	beq.n	800d14e <_nx_ipv4_packet_receive+0x362>
                {

                    /* Reassembly queue is not empty, add this packet to the end of
                       the queue.  */
                    (ip_ptr -> nx_ip_received_fragment_tail) -> nx_packet_queue_next =  packet_ptr;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f8d3 37b0 	ldr.w	r3, [r3, #1968]	@ 0x7b0
 800d13a:	683a      	ldr	r2, [r7, #0]
 800d13c:	61da      	str	r2, [r3, #28]
                    packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	2200      	movs	r2, #0
 800d142:	61da      	str	r2, [r3, #28]
                    ip_ptr -> nx_ip_received_fragment_tail =  packet_ptr;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	683a      	ldr	r2, [r7, #0]
 800d148:	f8c3 27b0 	str.w	r2, [r3, #1968]	@ 0x7b0
 800d14c:	e00a      	b.n	800d164 <_nx_ipv4_packet_receive+0x378>
                else
                {

                    /* Reassembly queue is empty.  Just setup the head and tail pointers
                       to point to this packet.  */
                    ip_ptr -> nx_ip_received_fragment_head =  packet_ptr;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	683a      	ldr	r2, [r7, #0]
 800d152:	f8c3 27ac 	str.w	r2, [r3, #1964]	@ 0x7ac
                    ip_ptr -> nx_ip_received_fragment_tail =  packet_ptr;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	683a      	ldr	r2, [r7, #0]
 800d15a:	f8c3 27b0 	str.w	r2, [r3, #1968]	@ 0x7b0
                    packet_ptr -> nx_packet_queue_next =      NX_NULL;
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	2200      	movs	r2, #0
 800d162:	61da      	str	r2, [r3, #28]
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	f383 8810 	msr	PRIMASK, r3
}
 800d16e:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

#ifndef NX_FRAGMENT_IMMEDIATE_ASSEMBLY
                /* Wakeup IP helper thread to process the IP fragment re-assembly.  */
                tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_UNFRAG_EVENT, TX_OR);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800d176:	2200      	movs	r2, #0
 800d178:	2102      	movs	r1, #2
 800d17a:	4618      	mov	r0, r3
 800d17c:	f008 fe32 	bl	8015de4 <_tx_event_flags_set>
                /* Fragmentation has not been enabled, toss the packet!  */
                _nx_packet_release(packet_ptr);
            }

            /* In all cases, receive processing is finished.  Return to caller.  */
            return;
 800d180:	e0c8      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
                ip_ptr -> nx_ip_receive_packets_dropped++;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800d188:	1c5a      	adds	r2, r3, #1
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
                _nx_packet_release(packet_ptr);
 800d190:	6838      	ldr	r0, [r7, #0]
 800d192:	f002 f80d 	bl	800f1b0 <_nx_packet_release>
            return;
 800d196:	e0bd      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
        }

        /* Determine what protocol the current IP datagram is.  */
        protocol =  (ip_header_ptr -> nx_ip_header_word_2 >> 16) & 0xFF;
 800d198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d19a:	689b      	ldr	r3, [r3, #8]
 800d19c:	0c1b      	lsrs	r3, r3, #16
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	623b      	str	r3, [r7, #32]

        /* Remove the IP header from the packet.  */
        packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_IPV4_HEADER);
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	689b      	ldr	r3, [r3, #8]
 800d1a6:	f103 0214 	add.w	r2, r3, #20
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	609a      	str	r2, [r3, #8]

        /* Adjust the length.  */
        packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV4_HEADER);
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b2:	f1a3 0214 	sub.w	r2, r3, #20
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	625a      	str	r2, [r3, #36]	@ 0x24

#ifndef NX_DISABLE_IP_INFO

        /* Increment the number of packets delivered.  */
        ip_ptr -> nx_ip_total_packets_delivered++;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 800d1c0:	1c5a      	adds	r2, r3, #1
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524

        /* Increment the IP packet bytes received (not including the header).  */
        ip_ptr -> nx_ip_total_bytes_received +=  packet_ptr -> nx_packet_length;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 2528 	ldr.w	r2, [r3, #1320]	@ 0x528
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1d2:	441a      	add	r2, r3
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
#endif
        if (_nx_ip_dispatch_process(ip_ptr, packet_ptr, (UINT)protocol))
 800d1da:	6a3a      	ldr	r2, [r7, #32]
 800d1dc:	6839      	ldr	r1, [r7, #0]
 800d1de:	6878      	ldr	r0, [r7, #4]
 800d1e0:	f7fe fab0 	bl	800b744 <_nx_ip_dispatch_process>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	f000 8094 	beq.w	800d314 <_nx_ipv4_packet_receive+0x528>
        {
            _nx_packet_release(packet_ptr);
 800d1ec:	6838      	ldr	r0, [r7, #0]
 800d1ee:	f001 ffdf 	bl	800f1b0 <_nx_packet_release>
        if (_nx_ip_dispatch_process(ip_ptr, packet_ptr, (UINT)protocol))
 800d1f2:	e08f      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    }
    /* Try to receive the DHCP message before release this packet.
       NetX should receive the unicast DHCP message when interface IP address is zero.  */

    /* Check if this IP interface has IP address.  */
    else if (if_ptr -> nx_interface_ip_address == 0)
 800d1f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1f6:	695b      	ldr	r3, [r3, #20]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d166      	bne.n	800d2ca <_nx_ipv4_packet_receive+0x4de>
    {

        /* Determine what protocol the current IP datagram is.  */
        protocol =  ip_header_ptr -> nx_ip_header_word_2 & NX_IP_PROTOCOL_MASK;
 800d1fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1fe:	689b      	ldr	r3, [r3, #8]
 800d200:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d204:	623b      	str	r3, [r7, #32]

        /* Check if this packet is UDP message.  */
        if (protocol == NX_IP_UDP)
 800d206:	6a3b      	ldr	r3, [r7, #32]
 800d208:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800d20c:	d13b      	bne.n	800d286 <_nx_ipv4_packet_receive+0x49a>
        {

            /* Remove the IP header from the packet.  */
            packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_IPV4_HEADER);
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	689b      	ldr	r3, [r3, #8]
 800d212:	f103 0214 	add.w	r2, r3, #20
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	609a      	str	r2, [r3, #8]

            /* Adjust the length.  */
            packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV4_HEADER);
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d21e:	f1a3 0214 	sub.w	r2, r3, #20
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	625a      	str	r2, [r3, #36]	@ 0x24

#ifndef NX_DISABLE_IP_INFO

            /* Increment the number of packets delivered.  */
            ip_ptr -> nx_ip_total_packets_delivered++;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 800d22c:	1c5a      	adds	r2, r3, #1
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524

            /* Increment the IP packet bytes received (not including the header).  */
            ip_ptr -> nx_ip_total_bytes_received +=  packet_ptr -> nx_packet_length;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f8d3 2528 	ldr.w	r2, [r3, #1320]	@ 0x528
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d23e:	441a      	add	r2, r3
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
#endif

            /* Pickup the pointer to the head of the UDP packet.  */
            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            udp_header_ptr =  (NX_UDP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	689b      	ldr	r3, [r3, #8]
 800d24a:	61fb      	str	r3, [r7, #28]

            /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
               swap the endian of the UDP header.  */
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 800d24c:	69fb      	ldr	r3, [r7, #28]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	ba1a      	rev	r2, r3
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	601a      	str	r2, [r3, #0]

            /* Pickup the destination UDP port.  */
            dest_port =  (UINT)(udp_header_ptr -> nx_udp_header_word_0 & NX_LOWER_16_MASK);
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	61bb      	str	r3, [r7, #24]

            /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
               swap the endian of the UDP header.  */
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	ba1a      	rev	r2, r3
 800d264:	69fb      	ldr	r3, [r7, #28]
 800d266:	601a      	str	r2, [r3, #0]

            /* Check if this packet is DHCP message.  */
            if (dest_port == 68)
 800d268:	69bb      	ldr	r3, [r7, #24]
 800d26a:	2b44      	cmp	r3, #68	@ 0x44
 800d26c:	d10b      	bne.n	800d286 <_nx_ipv4_packet_receive+0x49a>
            {
                if (ip_ptr -> nx_ip_udp_packet_receive)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
 800d274:	2b00      	cmp	r3, #0
 800d276:	d006      	beq.n	800d286 <_nx_ipv4_packet_receive+0x49a>
                {

                    /* Yes, dispatch it to the appropriate UDP handler if present.  */
                    (ip_ptr -> nx_ip_udp_packet_receive)(ip_ptr, packet_ptr);
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
 800d27e:	6839      	ldr	r1, [r7, #0]
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	4798      	blx	r3

                    return;
 800d284:	e046      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
        }

#ifndef NX_DISABLE_IP_INFO

        /* Decrement the number of packets delivered.  */
        ip_ptr -> nx_ip_total_packets_delivered--;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 800d28c:	1e5a      	subs	r2, r3, #1
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524

        /* Decrement the IP packet bytes received (not including the header).  */
        ip_ptr -> nx_ip_total_bytes_received -=  packet_ptr -> nx_packet_length;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	f8d3 2528 	ldr.w	r2, [r3, #1320]	@ 0x528
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d29e:	1ad2      	subs	r2, r2, r3
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528

        /* Increment the IP invalid address error.  */
        ip_ptr -> nx_ip_invalid_receive_address++;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f8d3 3540 	ldr.w	r3, [r3, #1344]	@ 0x540
 800d2ac:	1c5a      	adds	r2, r3, #1
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f8c3 2540 	str.w	r2, [r3, #1344]	@ 0x540

        /* Increment the IP receive packets dropped count.  */
        ip_ptr -> nx_ip_receive_packets_dropped++;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800d2ba:	1c5a      	adds	r2, r3, #1
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

        /* Toss the IP packet since we don't know what to do with it!  */
        _nx_packet_release(packet_ptr);
 800d2c2:	6838      	ldr	r0, [r7, #0]
 800d2c4:	f001 ff74 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 800d2c8:	e024      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    }
    else if (ip_ptr -> nx_ip_forward_packet_process)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f8d3 3634 	ldr.w	r3, [r3, #1588]	@ 0x634
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d00d      	beq.n	800d2f0 <_nx_ipv4_packet_receive+0x504>
    {

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP packets forwarded counter.  */
        ip_ptr -> nx_ip_packets_forwarded++;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 800d2da:	1c5a      	adds	r2, r3, #1
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
#endif

        /* The packet is not for this IP instance so call the
           forward IP packet processing routine.  */
        (ip_ptr -> nx_ip_forward_packet_process)(ip_ptr, packet_ptr);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f8d3 3634 	ldr.w	r3, [r3, #1588]	@ 0x634
 800d2e8:	6839      	ldr	r1, [r7, #0]
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	4798      	blx	r3
 800d2ee:	e011      	b.n	800d314 <_nx_ipv4_packet_receive+0x528>
    {

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP invalid address error.  */
        ip_ptr -> nx_ip_invalid_receive_address++;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 3540 	ldr.w	r3, [r3, #1344]	@ 0x540
 800d2f6:	1c5a      	adds	r2, r3, #1
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f8c3 2540 	str.w	r2, [r3, #1344]	@ 0x540

        /* Increment the IP receive packets dropped count.  */
        ip_ptr -> nx_ip_receive_packets_dropped++;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 800d304:	1c5a      	adds	r2, r3, #1
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550
#endif

        /* Toss the IP packet since we don't know what to do with it!  */
        _nx_packet_release(packet_ptr);
 800d30c:	6838      	ldr	r0, [r7, #0]
 800d30e:	f001 ff4f 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 800d312:	bf00      	nop
    }
}
 800d314:	3750      	adds	r7, #80	@ 0x50
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}

0800d31a <_nx_ipv6_fragment_process>:
/*                                            supported random IP id,     */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID _nx_ipv6_fragment_process(struct NX_IP_DRIVER_STRUCT *driver_req_ptr, UINT mtu)
{
 800d31a:	b5b0      	push	{r4, r5, r7, lr}
 800d31c:	b0a2      	sub	sp, #136	@ 0x88
 800d31e:	af00      	add	r7, sp, #0
 800d320:	6078      	str	r0, [r7, #4]
 800d322:	6039      	str	r1, [r7, #0]
ULONG                           packet_id;
NX_IP_DRIVER                    driver_request;
NX_IP                          *ip_ptr;
UCHAR                           next_header;
UCHAR                           hdr_ext_len;
UINT                            fragment_offset = 0;
 800d324:	2300      	movs	r3, #0
 800d326:	673b      	str	r3, [r7, #112]	@ 0x70
INT                             error = 0;
 800d328:	2300      	movs	r3, #0
 800d32a:	66fb      	str	r3, [r7, #108]	@ 0x6c
NX_IPV6_HEADER_FRAGMENT_OPTION *fragment_option;
INT                             last_fragment = 0;
 800d32c:	2300      	movs	r3, #0
 800d32e:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           word_1;
ULONG                           val;
NX_PACKET_POOL                 *pool_ptr;


    first_fragment = NX_NULL;
 800d330:	2300      	movs	r3, #0
 800d332:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    /* Setup the local driver request packet that will be used for each
       fragment.  There will be a unique packet pointer for each request, but
       otherwise all the other fields will remain constant.  */
    driver_request = *driver_req_ptr;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f107 0410 	add.w	r4, r7, #16
 800d33c:	461d      	mov	r5, r3
 800d33e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d342:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800d346:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    /* Setup the IP pointer. */
    ip_ptr = driver_req_ptr -> nx_ip_driver_ptr;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	699b      	ldr	r3, [r3, #24]
 800d34e:	65bb      	str	r3, [r7, #88]	@ 0x58

#ifndef NX_DISABLE_IP_INFO

    /* Increment the total number of fragment requests.  */
    ip_ptr -> nx_ip_total_fragment_requests++;
 800d350:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d352:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800d356:	1c5a      	adds	r2, r3, #1
 800d358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d35a:	f8c3 255c 	str.w	r2, [r3, #1372]	@ 0x55c
    /* Source_packet points a packet (or a chain of packets) that already has IP header
       constructed.  The prepend pointer should point to the IPv6 header. */
#ifdef NX_ENABLE_IP_ID_RANDOMIZATION
    packet_id = (ULONG)NX_RAND();
#else
    packet_id = ip_ptr -> nx_ip_packet_id++;
 800d35e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d360:	f8d3 3638 	ldr.w	r3, [r3, #1592]	@ 0x638
 800d364:	1c59      	adds	r1, r3, #1
 800d366:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d368:	f8c2 1638 	str.w	r1, [r2, #1592]	@ 0x638
 800d36c:	657b      	str	r3, [r7, #84]	@ 0x54
#endif /* NX_ENABLE_IP_ID_RANDOMIZATION */

    /* Byte swap packet_id */
    NX_CHANGE_ULONG_ENDIAN(packet_id);
 800d36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d370:	ba1b      	rev	r3, r3
 800d372:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup the source packet pointer.  */
    source_packet = driver_req_ptr -> nx_ip_driver_packet;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	691b      	ldr	r3, [r3, #16]
 800d378:	653b      	str	r3, [r7, #80]	@ 0x50
    source_packet -> nx_packet_last = source_packet;
 800d37a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d37c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d37e:	619a      	str	r2, [r3, #24]
    source_packet -> nx_packet_ip_header = source_packet -> nx_packet_prepend_ptr;
 800d380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d382:	689a      	ldr	r2, [r3, #8]
 800d384:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d386:	639a      	str	r2, [r3, #56]	@ 0x38
    pool_ptr = source_packet -> nx_packet_pool_owner;
 800d388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        _nx_ip_packet_checksum_compute(source_packet);
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

    /* Find out the unfragmentable part. */
    fragmentable_ptr = source_packet -> nx_packet_prepend_ptr + sizeof(NX_IPV6_HEADER);
 800d38e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d390:	689b      	ldr	r3, [r3, #8]
 800d392:	3328      	adds	r3, #40	@ 0x28
 800d394:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    last_header_location  = (source_packet -> nx_packet_prepend_ptr + 6);
 800d398:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d39a:	689b      	ldr	r3, [r3, #8]
 800d39c:	3306      	adds	r3, #6
 800d39e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    next_header = *last_header_location;
 800d3a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d3a2:	781b      	ldrb	r3, [r3, #0]
 800d3a4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

#endif

    /* Fragment Option header appears after Hop-by-hop and routing headers.  So we need
       to skip these headers if they are present. */
    while ((next_header == NX_PROTOCOL_NEXT_HEADER_HOP_BY_HOP) ||
 800d3a8:	e015      	b.n	800d3d6 <_nx_ipv6_fragment_process+0xbc>
           (next_header == NX_PROTOCOL_NEXT_HEADER_ROUTING))
    {

        /* Move to the next header */
        hdr_ext_len = *(fragmentable_ptr + 1);
 800d3aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d3ae:	785b      	ldrb	r3, [r3, #1]
 800d3b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

        last_header_location = fragmentable_ptr;
 800d3b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d3b8:	67fb      	str	r3, [r7, #124]	@ 0x7c

        next_header = *fragmentable_ptr;
 800d3ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

        /*lint -e{923} suppress cast between pointer and UINT.  */
        fragmentable_ptr = NX_UCHAR_POINTER_ADD(fragmentable_ptr, ((hdr_ext_len + 1) << 3));
 800d3c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d3c8:	3301      	adds	r3, #1
 800d3ca:	00db      	lsls	r3, r3, #3
 800d3cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d3d0:	4413      	add	r3, r2
 800d3d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    while ((next_header == NX_PROTOCOL_NEXT_HEADER_HOP_BY_HOP) ||
 800d3d6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d0e5      	beq.n	800d3aa <_nx_ipv6_fragment_process+0x90>
 800d3de:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800d3e2:	2b2b      	cmp	r3, #43	@ 0x2b
 800d3e4:	d0e1      	beq.n	800d3aa <_nx_ipv6_fragment_process+0x90>
    }

    /* If hdr_ext_len == 0, there are no optional headers in the unfragmentable region. */
    *last_header_location = NX_PROTOCOL_NEXT_HEADER_FRAGMENT;
 800d3e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d3e8:	222c      	movs	r2, #44	@ 0x2c
 800d3ea:	701a      	strb	r2, [r3, #0]

    /* Change the very last "next_header" to
       compute the unfragmentable size which includes MAC header, IPv6 header,
       and any unfragmentable header, but not the fragment header option. */
    /*lint -e{923} suppress cast between pointer and UINT.  */
    unfragmentable_size = (UINT)((ALIGN_TYPE)fragmentable_ptr - (ALIGN_TYPE)source_packet -> nx_packet_prepend_ptr);
 800d3ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d3f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d3f2:	6892      	ldr	r2, [r2, #8]
 800d3f4:	1a9b      	subs	r3, r3, r2
 800d3f6:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Compute the fragmentable size. */
    packet_length = (UINT)(source_packet -> nx_packet_length - unfragmentable_size);
 800d3f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d3fe:	1ad3      	subs	r3, r2, r3
 800d400:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Now fragmentable_ptr points to the begining of fragmentable part of 'remaining_pkt' */
    /* Also packet_prepend_ptr points to the data (fragmentable) area.  */

    /* The fragmentable pointer starts from the first packet.*/
    while (packet_length)
 800d402:	e12f      	b.n	800d664 <_nx_ipv6_fragment_process+0x34a>
        /*
           Determine the fragment size. Take the MTU size, minus the unfragmentable
           portion, and round down to multiple of 8-bytes, then add the unfragmentable
           portion back.   This is the size of each fragment, excluding the last fragment.
         */
        fragment_size = (mtu - unfragmentable_size) & 0xFFF8;
 800d404:	683a      	ldr	r2, [r7, #0]
 800d406:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d408:	1ad2      	subs	r2, r2, r3
 800d40a:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 800d40e:	4013      	ands	r3, r2
 800d410:	667b      	str	r3, [r7, #100]	@ 0x64
        fragment_size -= (ULONG)sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800d412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d414:	3b08      	subs	r3, #8
 800d416:	667b      	str	r3, [r7, #100]	@ 0x64

        if (fragment_size >= packet_length)
 800d418:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d41a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d303      	bcc.n	800d428 <_nx_ipv6_fragment_process+0x10e>
        {
            fragment_size = packet_length;
 800d420:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d422:	667b      	str	r3, [r7, #100]	@ 0x64
            last_fragment = 1;
 800d424:	2301      	movs	r3, #1
 800d426:	66bb      	str	r3, [r7, #104]	@ 0x68
        }

        /* Compute the remaining packet length */
        packet_length -= fragment_size;
 800d428:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d42a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d42c:	1ad3      	subs	r3, r2, r3
 800d42e:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Figure out the number of bytes (fragmentable part + unfragmentable part)
           of this frame. */
        remaining_bytes = fragment_size + unfragmentable_size + (UINT)sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION) + NX_PHYSICAL_HEADER;
 800d430:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d432:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d434:	4413      	add	r3, r2
 800d436:	3318      	adds	r3, #24
 800d438:	663b      	str	r3, [r7, #96]	@ 0x60

        /* find the size of each nx packet. */
        nx_packet_size = (UINT)((pool_ptr -> nx_packet_pool_payload_size) & 0xFFFC);
 800d43a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d43c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d43e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800d442:	4013      	ands	r3, r2
 800d444:	65fb      	str	r3, [r7, #92]	@ 0x5c

        if (nx_packet_size > (mtu + NX_PHYSICAL_HEADER))
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	3310      	adds	r3, #16
 800d44a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d902      	bls.n	800d456 <_nx_ipv6_fragment_process+0x13c>
        {
            nx_packet_size = (mtu + NX_PHYSICAL_HEADER);
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	3310      	adds	r3, #16
 800d454:	65fb      	str	r3, [r7, #92]	@ 0x5c
        /* Make sure we have enough packets for this fragment. */
        do
        {

            /* Allocate a packet from the default packet pool.  */
            if (_nx_packet_allocate(pool_ptr, &new_packet,
 800d456:	f107 010c 	add.w	r1, r7, #12
 800d45a:	2300      	movs	r3, #0
 800d45c:	2200      	movs	r2, #0
 800d45e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d460:	f001 fb06 	bl	800ea70 <_nx_packet_allocate>
 800d464:	4603      	mov	r3, r0
 800d466:	2b00      	cmp	r3, #0
 800d468:	d002      	beq.n	800d470 <_nx_ipv6_fragment_process+0x156>
                                    0, TX_NO_WAIT))
            {
                error = 1;
 800d46a:	2301      	movs	r3, #1
 800d46c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                break;
 800d46e:	e02c      	b.n	800d4ca <_nx_ipv6_fragment_process+0x1b0>

            /* Add debug information. */
            NX_PACKET_DEBUG(__FILE__, __LINE__, new_packet);

            /*lint -e{644} suppress variable might not be initialized, since "new_packet" was initialized in _nx_packet_allocate. */
            new_packet -> nx_packet_ip_version = NX_IP_VERSION_V6;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2206      	movs	r2, #6
 800d474:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

            if (first_fragment == NX_NULL)
 800d478:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d107      	bne.n	800d490 <_nx_ipv6_fragment_process+0x176>
            {
                first_fragment = new_packet;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                first_fragment -> nx_packet_last = new_packet;
 800d486:	68fa      	ldr	r2, [r7, #12]
 800d488:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d48c:	619a      	str	r2, [r3, #24]
 800d48e:	e008      	b.n	800d4a2 <_nx_ipv6_fragment_process+0x188>
                /* first_fragment -> nx_packet_length = fragment_size + unfragmentable_size. */
                /* May need to configure additional header information. */
            }
            else
            {
                first_fragment -> nx_packet_last -> nx_packet_next = new_packet;
 800d490:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d494:	699b      	ldr	r3, [r3, #24]
 800d496:	68fa      	ldr	r2, [r7, #12]
 800d498:	605a      	str	r2, [r3, #4]
                first_fragment -> nx_packet_last = new_packet;
 800d49a:	68fa      	ldr	r2, [r7, #12]
 800d49c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4a0:	619a      	str	r2, [r3, #24]
            /* Establish the "usable" size of the packet.
               The actual copy routine uses this information to figure out how many
               bytes to transer to the fragmented packets.*/

            /* The true packet size is set in the first packet. */
            if (nx_packet_size > remaining_bytes)
 800d4a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d4a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d4a6:	429a      	cmp	r2, r3
 800d4a8:	d905      	bls.n	800d4b6 <_nx_ipv6_fragment_process+0x19c>
            {
                /* This is going to be the last packet we need. */
                new_packet -> nx_packet_length = remaining_bytes;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d4ae:	625a      	str	r2, [r3, #36]	@ 0x24
                remaining_bytes = 0;
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	663b      	str	r3, [r7, #96]	@ 0x60
 800d4b4:	e006      	b.n	800d4c4 <_nx_ipv6_fragment_process+0x1aa>
            }
            else
            {
                new_packet -> nx_packet_length = nx_packet_size;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d4ba:	625a      	str	r2, [r3, #36]	@ 0x24
                remaining_bytes -= nx_packet_size;
 800d4bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d4be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4c0:	1ad3      	subs	r3, r2, r3
 800d4c2:	663b      	str	r3, [r7, #96]	@ 0x60
            }
        } while (remaining_bytes);
 800d4c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d1c5      	bne.n	800d456 <_nx_ipv6_fragment_process+0x13c>

        if (error)
 800d4ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	f040 80ce 	bne.w	800d66e <_nx_ipv6_fragment_process+0x354>

        /* We have all the packets ready.  Need to copy data. */

        /* First step:  copy the unfragmentable part. */
        /* Save the state from last iteration. */
        previous_packet = source_packet -> nx_packet_last;
 800d4d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4d4:	699b      	ldr	r3, [r3, #24]
 800d4d6:	647b      	str	r3, [r7, #68]	@ 0x44

        source_packet -> nx_packet_last = source_packet;
 800d4d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d4dc:	619a      	str	r2, [r3, #24]
        source_packet -> nx_packet_prepend_ptr = source_packet -> nx_packet_ip_header;
 800d4de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4e4:	609a      	str	r2, [r3, #8]

        first_fragment -> nx_packet_last = first_fragment;
 800d4e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4ea:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d4ee:	619a      	str	r2, [r3, #24]

        first_fragment -> nx_packet_prepend_ptr += NX_PHYSICAL_HEADER;
 800d4f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4f4:	689b      	ldr	r3, [r3, #8]
 800d4f6:	f103 0210 	add.w	r2, r3, #16
 800d4fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4fe:	609a      	str	r2, [r3, #8]
        first_fragment -> nx_packet_append_ptr += NX_PHYSICAL_HEADER;
 800d500:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d504:	68db      	ldr	r3, [r3, #12]
 800d506:	f103 0210 	add.w	r2, r3, #16
 800d50a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d50e:	60da      	str	r2, [r3, #12]

        /* For the first packet, the prepend pointer is already at the begining of the IP header. */
        if (_nx_ipv6_packet_copy(source_packet, first_fragment, unfragmentable_size))
 800d510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d512:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800d516:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d518:	f000 f9e2 	bl	800d8e0 <_nx_ipv6_packet_copy>
 800d51c:	4603      	mov	r3, r0
 800d51e:	2b00      	cmp	r3, #0
 800d520:	f040 80a7 	bne.w	800d672 <_nx_ipv6_fragment_process+0x358>
        }

        /* Fill in the fragment header area.  Be careful here: we assume the unfragmentable part does not
           span over multiple packets. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        fragment_option = (NX_IPV6_HEADER_FRAGMENT_OPTION *)first_fragment -> nx_packet_last -> nx_packet_append_ptr;
 800d524:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d528:	699b      	ldr	r3, [r3, #24]
 800d52a:	68db      	ldr	r3, [r3, #12]
 800d52c:	643b      	str	r3, [r7, #64]	@ 0x40
        first_fragment -> nx_packet_append_ptr += sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800d52e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d532:	68db      	ldr	r3, [r3, #12]
 800d534:	f103 0208 	add.w	r2, r3, #8
 800d538:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d53c:	60da      	str	r2, [r3, #12]
        first_fragment -> nx_packet_length += (ULONG)sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800d53e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d544:	f103 0208 	add.w	r2, r3, #8
 800d548:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d54c:	625a      	str	r2, [r3, #36]	@ 0x24

        fragment_option -> nx_ipv6_header_fragment_option_reserved = 0;
 800d54e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d550:	2200      	movs	r2, #0
 800d552:	705a      	strb	r2, [r3, #1]
        fragment_option -> nx_ipv6_header_fragment_option_next_header = next_header;
 800d554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d556:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800d55a:	701a      	strb	r2, [r3, #0]

        if (!last_fragment)
 800d55c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d106      	bne.n	800d570 <_nx_ipv6_fragment_process+0x256>
        {
            fragment_option -> nx_ipv6_header_fragment_option_offset_flag = (USHORT)(fragment_offset + 1);
 800d562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d564:	b29b      	uxth	r3, r3
 800d566:	3301      	adds	r3, #1
 800d568:	b29a      	uxth	r2, r3
 800d56a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d56c:	805a      	strh	r2, [r3, #2]
 800d56e:	e003      	b.n	800d578 <_nx_ipv6_fragment_process+0x25e>
        }
        else
        {
            fragment_option -> nx_ipv6_header_fragment_option_offset_flag = (USHORT)fragment_offset;
 800d570:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d572:	b29a      	uxth	r2, r3
 800d574:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d576:	805a      	strh	r2, [r3, #2]
        }

        /* Convert to network byte order. */
        NX_CHANGE_USHORT_ENDIAN(fragment_option -> nx_ipv6_header_fragment_option_offset_flag);
 800d578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d57a:	885b      	ldrh	r3, [r3, #2]
 800d57c:	ba5b      	rev16	r3, r3
 800d57e:	b29a      	uxth	r2, r3
 800d580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d582:	805a      	strh	r2, [r3, #2]

        fragment_option -> nx_ipv6_header_fragment_option_packet_id = packet_id;
 800d584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d586:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d588:	605a      	str	r2, [r3, #4]

        /* Restore the nx_packet_last and the prepend pointer within the last packet. */
        source_packet -> nx_packet_last = previous_packet;
 800d58a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d58c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d58e:	619a      	str	r2, [r3, #24]
        source_packet -> nx_packet_last -> nx_packet_prepend_ptr = fragmentable_ptr;
 800d590:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d592:	699b      	ldr	r3, [r3, #24]
 800d594:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d598:	609a      	str	r2, [r3, #8]

        /* Copy the rest of the frame. */
        if (_nx_ipv6_packet_copy(source_packet, first_fragment, fragment_size))
 800d59a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d59c:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800d5a0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d5a2:	f000 f99d 	bl	800d8e0 <_nx_ipv6_packet_copy>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d164      	bne.n	800d676 <_nx_ipv6_fragment_process+0x35c>
        /*
           Set up the IP frame length.  first_fragment -> nx_packet_prepend_ptr points to the
           beginning of the IPv6 header.
         */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ipv6_header = (NX_IPV6_HEADER *)first_fragment -> nx_packet_prepend_ptr;
 800d5ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Pick up the 2nd word in the IP header. */
        val = ipv6_header -> nx_ip_header_word_1;
 800d5b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5b6:	685b      	ldr	r3, [r3, #4]
 800d5b8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Convert to host byte order. */
        NX_CHANGE_ULONG_ENDIAN(val);
 800d5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5bc:	ba1b      	rev	r3, r3
 800d5be:	63bb      	str	r3, [r7, #56]	@ 0x38

        val = val & 0x0000FFFF;
 800d5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c2:	b29b      	uxth	r3, r3
 800d5c4:	63bb      	str	r3, [r7, #56]	@ 0x38

        word_1 = (ULONG)(((fragment_size + unfragmentable_size - sizeof(NX_IPV6_HEADER)) + sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION)) << 16);
 800d5c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d5c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5ca:	4413      	add	r3, r2
 800d5cc:	3b20      	subs	r3, #32
 800d5ce:	041b      	lsls	r3, r3, #16
 800d5d0:	637b      	str	r3, [r7, #52]	@ 0x34
        word_1 = val | word_1;
 800d5d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d6:	4313      	orrs	r3, r2
 800d5d8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Convert to network byte order. */
        NX_CHANGE_ULONG_ENDIAN(word_1);
 800d5da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5dc:	ba1b      	rev	r3, r3
 800d5de:	637b      	str	r3, [r7, #52]	@ 0x34

        ipv6_header -> nx_ip_header_word_1 = word_1;
 800d5e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5e4:	605a      	str	r2, [r3, #4]

        fragmentable_ptr = source_packet -> nx_packet_last -> nx_packet_prepend_ptr;
 800d5e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5e8:	699b      	ldr	r3, [r3, #24]
 800d5ea:	689b      	ldr	r3, [r3, #8]
 800d5ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        fragment_offset += fragment_size;
 800d5f0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d5f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5f4:	4413      	add	r3, r2
 800d5f6:	673b      	str	r3, [r7, #112]	@ 0x70

        /* This fragment is ready to be transmitted. */
        /* Send the packet to the associated driver for output.  */
        first_fragment -> nx_packet_length = unfragmentable_size + fragment_size;
 800d5f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5fc:	441a      	add	r2, r3
 800d5fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d602:	625a      	str	r2, [r3, #36]	@ 0x24
        first_fragment -> nx_packet_length += (ULONG)sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800d604:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d60a:	f103 0208 	add.w	r2, r3, #8
 800d60e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d612:	625a      	str	r2, [r3, #36]	@ 0x24
        driver_request.nx_ip_driver_packet =   first_fragment;
 800d614:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d618:	623b      	str	r3, [r7, #32]

#ifndef NX_DISABLE_IP_INFO

        /* Increment the IP fragments sent count.  */
        ip_ptr -> nx_ip_total_fragments_sent++;
 800d61a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d61c:	f8d3 3568 	ldr.w	r3, [r3, #1384]	@ 0x568
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d624:	f8c3 2568 	str.w	r2, [r3, #1384]	@ 0x568

        /* Increment the IP packet sent count.  */
        ip_ptr -> nx_ip_total_packets_sent++;
 800d628:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d62a:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800d62e:	1c5a      	adds	r2, r3, #1
 800d630:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d632:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

        /* Increment the IP bytes sent count.  */
        ip_ptr -> nx_ip_total_bytes_sent += first_fragment -> nx_packet_length - (ULONG)sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION);
 800d636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d638:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800d63c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d642:	4413      	add	r3, r2
 800d644:	f1a3 0208 	sub.w	r2, r3, #8
 800d648:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d64a:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c
#endif /* !NX_DISABLE_IP_INFO */

        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, source_packet);

        (source_packet -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_attached -> nx_interface_link_driver_entry)(&driver_request);
 800d64e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d652:	685b      	ldr	r3, [r3, #4]
 800d654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d656:	f107 0210 	add.w	r2, r7, #16
 800d65a:	4610      	mov	r0, r2
 800d65c:	4798      	blx	r3

        first_fragment = NX_NULL;
 800d65e:	2300      	movs	r3, #0
 800d660:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (packet_length)
 800d664:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d666:	2b00      	cmp	r3, #0
 800d668:	f47f aecc 	bne.w	800d404 <_nx_ipv6_fragment_process+0xea>
 800d66c:	e004      	b.n	800d678 <_nx_ipv6_fragment_process+0x35e>
            break;
 800d66e:	bf00      	nop
 800d670:	e002      	b.n	800d678 <_nx_ipv6_fragment_process+0x35e>
            break;
 800d672:	bf00      	nop
 800d674:	e000      	b.n	800d678 <_nx_ipv6_fragment_process+0x35e>
            break;
 800d676:	bf00      	nop
    }

    /* Release the original packet. */
    _nx_packet_transmit_release(source_packet);
 800d678:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d67a:	f001 fe53 	bl	800f324 <_nx_packet_transmit_release>

    /* In case the fragmentation process fails above, frist_fragment
       still contains partial data. Free these fragments before
       exiting this function. */
    if (first_fragment)
 800d67e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d682:	2b00      	cmp	r3, #0
 800d684:	d004      	beq.n	800d690 <_nx_ipv6_fragment_process+0x376>
    {
        _nx_packet_release(first_fragment);
 800d686:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800d68a:	f001 fd91 	bl	800f1b0 <_nx_packet_release>
    }

    return;
 800d68e:	bf00      	nop
 800d690:	bf00      	nop
}
 800d692:	3788      	adds	r7, #136	@ 0x88
 800d694:	46bd      	mov	sp, r7
 800d696:	bdb0      	pop	{r4, r5, r7, pc}

0800d698 <_nx_ipv6_header_add>:
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_header_add(NX_IP *ip_ptr, NX_PACKET **packet_pptr,
                         ULONG protocol, ULONG payload_size, ULONG hop_limit,
                         ULONG *src_address, ULONG *dest_address, ULONG *fragment)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b088      	sub	sp, #32
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	60f8      	str	r0, [r7, #12]
 800d6a0:	60b9      	str	r1, [r7, #8]
 800d6a2:	607a      	str	r2, [r7, #4]
 800d6a4:	603b      	str	r3, [r7, #0]

NX_IPV6_HEADER            *ip_header_ptr;
NX_PACKET                 *packet_ptr = *packet_pptr;
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	61fb      	str	r3, [r7, #28]
#endif

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    if (fragment)
 800d6ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d002      	beq.n	800d6b8 <_nx_ipv6_header_add+0x20>
    {
#ifndef NX_DISABLE_FRAGMENTATION
        /* By default, it is fragmentable. */
        *fragment = NX_TRUE;
 800d6b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6b4:	2201      	movs	r2, #1
 800d6b6:	601a      	str	r2, [r3, #0]
    }

#ifndef NX_DISABLE_IP_INFO

    /* Increment the total send requests counter.  */
    ip_ptr -> nx_ip_total_packet_send_requests++;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	f8d3 3514 	ldr.w	r3, [r3, #1300]	@ 0x514
 800d6be:	1c5a      	adds	r2, r3, #1
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f8c3 2514 	str.w	r2, [r3, #1300]	@ 0x514
#endif

    /* Initialize the IP header incase this function returns fail. */
    packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800d6c6:	69fb      	ldr	r3, [r7, #28]
 800d6c8:	689a      	ldr	r2, [r3, #8]
 800d6ca:	69fb      	ldr	r3, [r7, #28]
 800d6cc:	639a      	str	r2, [r3, #56]	@ 0x38
#ifdef NX_IPSEC_ENABLE
    if (!is_hw_processed)
    {
#endif /* NX_IPSEC_ENABLE  */
        /* Prepend the IP header to the packet.  First, make room for the IP header.  */
        packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_prepend_ptr - sizeof(NX_IPV6_HEADER);
 800d6ce:	69fb      	ldr	r3, [r7, #28]
 800d6d0:	689b      	ldr	r3, [r3, #8]
 800d6d2:	f1a3 0228 	sub.w	r2, r3, #40	@ 0x28
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	609a      	str	r2, [r3, #8]

        /* Increase the packet length.  */
        packet_ptr -> nx_packet_length =  packet_ptr -> nx_packet_length + (ULONG)sizeof(NX_IPV6_HEADER);
 800d6da:	69fb      	ldr	r3, [r7, #28]
 800d6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6de:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800d6e2:	69fb      	ldr	r3, [r7, #28]
 800d6e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Increase header length. */
        packet_ptr -> nx_packet_ip_header_length = (UCHAR)(packet_ptr -> nx_packet_ip_header_length +
 800d6e6:	69fb      	ldr	r3, [r7, #28]
 800d6e8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800d6ec:	3328      	adds	r3, #40	@ 0x28
 800d6ee:	b2da      	uxtb	r2, r3
 800d6f0:	69fb      	ldr	r3, [r7, #28]
 800d6f2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
                                                           sizeof(NX_IPV6_HEADER));


        /* If the interface IP address is not valid (in DAD state), only ICMP is allowed */
        if (packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_VALID)
 800d6f6:	69fb      	ldr	r3, [r7, #28]
 800d6f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6fa:	789b      	ldrb	r3, [r3, #2]
 800d6fc:	2b04      	cmp	r3, #4
 800d6fe:	d01e      	beq.n	800d73e <_nx_ipv6_header_add+0xa6>
        {

#ifndef NX_DISABLE_IPV6_DAD
        NX_ICMPV6_HEADER *icmpv6_header = (NX_ICMPV6_HEADER *)(packet_ptr -> nx_packet_prepend_ptr +
 800d700:	69fb      	ldr	r3, [r7, #28]
 800d702:	689b      	ldr	r3, [r3, #8]
                                                               packet_ptr -> nx_packet_ip_header_length);
 800d704:	69fa      	ldr	r2, [r7, #28]
 800d706:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
        NX_ICMPV6_HEADER *icmpv6_header = (NX_ICMPV6_HEADER *)(packet_ptr -> nx_packet_prepend_ptr +
 800d70a:	4413      	add	r3, r2
 800d70c:	61bb      	str	r3, [r7, #24]
               check whether the interface address is in tentative state and the protocol
               is ICMPv6-DAD. */

            /* This check is needed only if DAD is not disabled.
               If DAD is disabled, we drop the packet. */
            if (!((protocol == NX_PROTOCOL_ICMPV6) &&
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2b3a      	cmp	r3, #58	@ 0x3a
 800d712:	d108      	bne.n	800d726 <_nx_ipv6_header_add+0x8e>
                  (packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_state == NX_IPV6_ADDR_STATE_TENTATIVE) &&
 800d714:	69fb      	ldr	r3, [r7, #28]
 800d716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d718:	789b      	ldrb	r3, [r3, #2]
            if (!((protocol == NX_PROTOCOL_ICMPV6) &&
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	d103      	bne.n	800d726 <_nx_ipv6_header_add+0x8e>
                  (icmpv6_header -> nx_icmpv6_header_type == NX_ICMPV6_NEIGHBOR_SOLICITATION_TYPE)))
 800d71e:	69bb      	ldr	r3, [r7, #24]
 800d720:	781b      	ldrb	r3, [r3, #0]
            if (!((protocol == NX_PROTOCOL_ICMPV6) &&
 800d722:	2b87      	cmp	r3, #135	@ 0x87
 800d724:	d00b      	beq.n	800d73e <_nx_ipv6_header_add+0xa6>
#endif /* NX_DISABLE_IPV6_DAD */
            {
#ifndef NX_DISABLE_IP_INFO

                /* Increment the IP invalid packet error.  */
                ip_ptr -> nx_ip_invalid_transmit_packets++;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f8d3 353c 	ldr.w	r3, [r3, #1340]	@ 0x53c
 800d72c:	1c5a      	adds	r2, r3, #1
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8c3 253c 	str.w	r2, [r3, #1340]	@ 0x53c
#endif

                /* Release the packet.  */
                _nx_packet_transmit_release(packet_ptr);
 800d734:	69f8      	ldr	r0, [r7, #28]
 800d736:	f001 fdf5 	bl	800f324 <_nx_packet_transmit_release>

                /* Return... nothing more can be done!  */
                return(NX_NO_INTERFACE_ADDRESS);
 800d73a:	2350      	movs	r3, #80	@ 0x50
 800d73c:	e03f      	b.n	800d7be <_nx_ipv6_header_add+0x126>
            }
        }

        /* If the IP header won't fit, return an error.  */
        /*lint -e{946} suppress pointer subtraction, since it is necessary. */
        NX_ASSERT(packet_ptr -> nx_packet_prepend_ptr >= packet_ptr -> nx_packet_data_start);
 800d73e:	69fb      	ldr	r3, [r7, #28]
 800d740:	689a      	ldr	r2, [r3, #8]
 800d742:	69fb      	ldr	r3, [r7, #28]
 800d744:	691b      	ldr	r3, [r3, #16]
 800d746:	429a      	cmp	r2, r3
 800d748:	d204      	bcs.n	800d754 <_nx_ipv6_header_add+0xbc>
 800d74a:	f04f 30ff 	mov.w	r0, #4294967295
 800d74e:	f009 fd8f 	bl	8017270 <_tx_thread_sleep>
 800d752:	e7fa      	b.n	800d74a <_nx_ipv6_header_add+0xb2>

        /* Build the IP header.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ip_header_ptr = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 800d754:	69fb      	ldr	r3, [r7, #28]
 800d756:	689b      	ldr	r3, [r3, #8]
 800d758:	617b      	str	r3, [r7, #20]
        packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	689a      	ldr	r2, [r3, #8]
 800d75e:	69fb      	ldr	r3, [r7, #28]
 800d760:	639a      	str	r2, [r3, #56]	@ 0x38

        /* bits 31-28: IP version.  Bits 27-20: Traffic Class.  Bits 19-00: Flow Lable */
        ip_header_ptr -> nx_ip_header_word_0 = (ULONG)(6 << 28);
 800d762:	697b      	ldr	r3, [r7, #20]
 800d764:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800d768:	601a      	str	r2, [r3, #0]
        NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_0);
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	ba1a      	rev	r2, r3
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	601a      	str	r2, [r3, #0]

        /* bits 31-16: payload size.  Bits 15-8: Next Header.   Bits 7-0 Hop limit */
        /* ip_header_ptr -> nx_ip_header_word_1 = (payload_size << 16) | (protocol << 8) | (ip_ptr -> nx_ipv6_hop_limit);*/
        ip_header_ptr -> nx_ip_header_word_1 = (payload_size << 16) | (protocol << 8) | (hop_limit);
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	041a      	lsls	r2, r3, #16
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	021b      	lsls	r3, r3, #8
 800d77c:	431a      	orrs	r2, r3
 800d77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d780:	431a      	orrs	r2, r3
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	605a      	str	r2, [r3, #4]
        NX_CHANGE_ULONG_ENDIAN(ip_header_ptr -> nx_ip_header_word_1);
 800d786:	697b      	ldr	r3, [r7, #20]
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	ba1a      	rev	r2, r3
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	605a      	str	r2, [r3, #4]


        /* Fill in local IPv6 address as sender's address*/
        COPY_IPV6_ADDRESS(src_address, ip_header_ptr -> nx_ip_header_source_ip);
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	3308      	adds	r3, #8
 800d794:	4619      	mov	r1, r3
 800d796:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d798:	f000 fe72 	bl	800e480 <COPY_IPV6_ADDRESS>

        COPY_IPV6_ADDRESS(dest_address, ip_header_ptr -> nx_ip_header_destination_ip);
 800d79c:	697b      	ldr	r3, [r7, #20]
 800d79e:	3318      	adds	r3, #24
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7a4:	f000 fe6c 	bl	800e480 <COPY_IPV6_ADDRESS>

        /* Fix endianness */
        NX_IPV6_ADDRESS_CHANGE_ENDIAN(ip_header_ptr -> nx_ip_header_destination_ip);
 800d7a8:	697b      	ldr	r3, [r7, #20]
 800d7aa:	3318      	adds	r3, #24
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f000 ff65 	bl	800e67c <_nx_ipv6_address_change_endian>
        NX_IPV6_ADDRESS_CHANGE_ENDIAN(ip_header_ptr -> nx_ip_header_source_ip);
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	3308      	adds	r3, #8
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f000 ff60 	bl	800e67c <_nx_ipv6_address_change_endian>
        return(status);
    }

#endif /* NX_IPSEC_ENABLE */

    return(NX_SUCCESS);
 800d7bc:	2300      	movs	r3, #0
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	3720      	adds	r7, #32
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}

0800d7c6 <_nx_ipv6_multicast_join>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_multicast_join(NX_IP *ip_ptr, ULONG *multicast_addr, NX_INTERFACE *nx_interface)
{
 800d7c6:	b580      	push	{r7, lr}
 800d7c8:	b08c      	sub	sp, #48	@ 0x30
 800d7ca:	af00      	add	r7, sp, #0
 800d7cc:	60f8      	str	r0, [r7, #12]
 800d7ce:	60b9      	str	r1, [r7, #8]
 800d7d0:	607a      	str	r2, [r7, #4]

NX_IP_DRIVER driver_request;


    /* Construct a driver command. */
    driver_request.nx_ip_driver_ptr = ip_ptr;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    driver_request.nx_ip_driver_command = NX_LINK_MULTICAST_JOIN;
 800d7d6:	2308      	movs	r3, #8
 800d7d8:	613b      	str	r3, [r7, #16]
    driver_request.nx_ip_driver_physical_address_msw = 0x00003333;
 800d7da:	f243 3333 	movw	r3, #13107	@ 0x3333
 800d7de:	61bb      	str	r3, [r7, #24]
    driver_request.nx_ip_driver_physical_address_lsw = multicast_addr[3];
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	61fb      	str	r3, [r7, #28]
    driver_request.nx_ip_driver_interface = nx_interface;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Obtain the IP mutex so we can search the multicast join list.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800d7f0:	f04f 31ff 	mov.w	r1, #4294967295
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f008 fe8d 	bl	8016514 <_tx_mutex_get>

    /* Call the device driver with the driver request. */
    (nx_interface -> nx_interface_link_driver_entry)(&driver_request);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7fe:	f107 0210 	add.w	r2, r7, #16
 800d802:	4610      	mov	r0, r2
 800d804:	4798      	blx	r3

    /* Release the protection over the IP instance.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800d80c:	4618      	mov	r0, r3
 800d80e:	f009 f8f9 	bl	8016a04 <_tx_mutex_put>

    /*lint -e{644} suppress variable might not be initialized, since "nx_ip_driver_status" was initialized in nx_interface_link_driver_entry. */
    return(driver_request.nx_ip_driver_status);
 800d812:	697b      	ldr	r3, [r7, #20]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3730      	adds	r7, #48	@ 0x30
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <_nx_ipv6_multicast_leave>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_multicast_leave(NX_IP *ip_ptr, ULONG *multicast_addr, NX_INTERFACE *nx_interface)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b08c      	sub	sp, #48	@ 0x30
 800d820:	af00      	add	r7, sp, #0
 800d822:	60f8      	str	r0, [r7, #12]
 800d824:	60b9      	str	r1, [r7, #8]
 800d826:	607a      	str	r2, [r7, #4]

NX_IP_DRIVER driver_request;


    /* Construct a driver command. */
    driver_request.nx_ip_driver_ptr = ip_ptr;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	62bb      	str	r3, [r7, #40]	@ 0x28
    driver_request.nx_ip_driver_command = NX_LINK_MULTICAST_LEAVE;
 800d82c:	2309      	movs	r3, #9
 800d82e:	613b      	str	r3, [r7, #16]
    driver_request.nx_ip_driver_physical_address_msw = 0x00003333;
 800d830:	f243 3333 	movw	r3, #13107	@ 0x3333
 800d834:	61bb      	str	r3, [r7, #24]
    driver_request.nx_ip_driver_physical_address_lsw = multicast_addr[3];
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	68db      	ldr	r3, [r3, #12]
 800d83a:	61fb      	str	r3, [r7, #28]
    driver_request.nx_ip_driver_interface = nx_interface;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Obtain the IP mutex so we can search the multicast join list.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800d846:	f04f 31ff 	mov.w	r1, #4294967295
 800d84a:	4618      	mov	r0, r3
 800d84c:	f008 fe62 	bl	8016514 <_tx_mutex_get>


    /* Call the device driver with the driver request. */
    (nx_interface -> nx_interface_link_driver_entry)(&driver_request);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d854:	f107 0210 	add.w	r2, r7, #16
 800d858:	4610      	mov	r0, r2
 800d85a:	4798      	blx	r3

    /* Release the protection over the IP instance.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 800d862:	4618      	mov	r0, r3
 800d864:	f009 f8ce 	bl	8016a04 <_tx_mutex_put>

    /*lint -e{644} suppress variable might not be initialized, since "nx_ip_driver_status" was initialized in nx_interface_link_driver_entry. */
    return(driver_request.nx_ip_driver_status);
 800d868:	697b      	ldr	r3, [r7, #20]
}
 800d86a:	4618      	mov	r0, r3
 800d86c:	3730      	adds	r7, #48	@ 0x30
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}
	...

0800d874 <_nx_ipv6_option_error>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_option_error(NX_IP *ip_ptr, NX_PACKET *packet_ptr, UCHAR option_type, UINT offset)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b086      	sub	sp, #24
 800d878:	af00      	add	r7, sp, #0
 800d87a:	60f8      	str	r0, [r7, #12]
 800d87c:	60b9      	str	r1, [r7, #8]
 800d87e:	603b      	str	r3, [r7, #0]
 800d880:	4613      	mov	r3, r2
 800d882:	71fb      	strb	r3, [r7, #7]

UINT rv = NX_SUCCESS;
 800d884:	2300      	movs	r3, #0
 800d886:	617b      	str	r3, [r7, #20]

/*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
NX_IPV6_HEADER *ip_header_ptr = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d88c:	613b      	str	r3, [r7, #16]

    /* Top 2 bits of the option type indicate how we shall process this option
       in case of an error. */
    switch (option_type >> 6)
 800d88e:	79fb      	ldrb	r3, [r7, #7]
 800d890:	099b      	lsrs	r3, r3, #6
 800d892:	b2db      	uxtb	r3, r3
 800d894:	2b03      	cmp	r3, #3
 800d896:	d006      	beq.n	800d8a6 <_nx_ipv6_option_error+0x32>
 800d898:	2b03      	cmp	r3, #3
 800d89a:	dc18      	bgt.n	800d8ce <_nx_ipv6_option_error+0x5a>
 800d89c:	2b01      	cmp	r3, #1
 800d89e:	d013      	beq.n	800d8c8 <_nx_ipv6_option_error+0x54>
 800d8a0:	2b02      	cmp	r3, #2
 800d8a2:	d00a      	beq.n	800d8ba <_nx_ipv6_option_error+0x46>
        rv = NX_OPTION_HEADER_ERROR;
        break;

    case 0: /* Skip over this option and continue processing the rest of the packet. */
    default:
        break;
 800d8a4:	e013      	b.n	800d8ce <_nx_ipv6_option_error+0x5a>
        if ((ip_header_ptr -> nx_ip_header_destination_ip[0] & (ULONG)0xFF000000) == (ULONG)0xFF000000)
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	699b      	ldr	r3, [r3, #24]
 800d8aa:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800d8ae:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 800d8b2:	d102      	bne.n	800d8ba <_nx_ipv6_option_error+0x46>
            rv = NX_OPTION_HEADER_ERROR;
 800d8b4:	2354      	movs	r3, #84	@ 0x54
 800d8b6:	617b      	str	r3, [r7, #20]
            break;
 800d8b8:	e00a      	b.n	800d8d0 <_nx_ipv6_option_error+0x5c>
        NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 2, (ULONG)(offset + sizeof(NX_IPV6_HEADER)));
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	3328      	adds	r3, #40	@ 0x28
 800d8be:	4a07      	ldr	r2, [pc, #28]	@ (800d8dc <_nx_ipv6_option_error+0x68>)
 800d8c0:	68b9      	ldr	r1, [r7, #8]
 800d8c2:	68f8      	ldr	r0, [r7, #12]
 800d8c4:	f7fd f8c7 	bl	800aa56 <_nx_icmpv6_send_error_message>
        rv = NX_OPTION_HEADER_ERROR;
 800d8c8:	2354      	movs	r3, #84	@ 0x54
 800d8ca:	617b      	str	r3, [r7, #20]
        break;
 800d8cc:	e000      	b.n	800d8d0 <_nx_ipv6_option_error+0x5c>
        break;
 800d8ce:	bf00      	nop
    }

    return(rv);
 800d8d0:	697b      	ldr	r3, [r7, #20]
}
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	3718      	adds	r7, #24
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	bf00      	nop
 800d8dc:	04020000 	.word	0x04020000

0800d8e0 <_nx_ipv6_packet_copy>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_packet_copy(NX_PACKET *source_pkt_head, NX_PACKET *dest_pkt_head, UINT size)
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	b08f      	sub	sp, #60	@ 0x3c
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	60f8      	str	r0, [r7, #12]
 800d8e8:	60b9      	str	r1, [r7, #8]
 800d8ea:	607a      	str	r2, [r7, #4]
UCHAR     *source_byte, *dest_byte;
UINT       flag;


    /* Number of bytes to be copied. */
    bytes_remaining = size;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Obtain points to the source and destination packets. */
    source_pkt = source_pkt_head -> nx_packet_last;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	699b      	ldr	r3, [r3, #24]
 800d8f4:	633b      	str	r3, [r7, #48]	@ 0x30
    dest_pkt = dest_pkt_head -> nx_packet_last;
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	699b      	ldr	r3, [r3, #24]
 800d8fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while (bytes_remaining > 0)
 800d8fc:	e0f7      	b.n	800daee <_nx_ipv6_packet_copy+0x20e>
    {

        /* Make sure source or destination packets are valid. */
        if ((source_pkt == NX_NULL) || (dest_pkt == NX_NULL))
 800d8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d900:	2b00      	cmp	r3, #0
 800d902:	d002      	beq.n	800d90a <_nx_ipv6_packet_copy+0x2a>
 800d904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d906:	2b00      	cmp	r3, #0
 800d908:	d101      	bne.n	800d90e <_nx_ipv6_packet_copy+0x2e>
        {
            return(NX_NOT_SUCCESSFUL);
 800d90a:	2343      	movs	r3, #67	@ 0x43
 800d90c:	e0f6      	b.n	800dafc <_nx_ipv6_packet_copy+0x21c>
           figure out the amount of bytes we can copy in this iteration.
           At the end of the interation, we shall be able to "close" either the
           source packet or the destination packet.
         */

        bytes_to_copy = bytes_remaining;
 800d90e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d910:	62bb      	str	r3, [r7, #40]	@ 0x28

        flag = PACKET_COPY_DONE;
 800d912:	2304      	movs	r3, #4
 800d914:	617b      	str	r3, [r7, #20]

        /* Check if the source packet is running out of data. */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        if (bytes_to_copy > (UINT)(source_pkt -> nx_packet_append_ptr - source_pkt -> nx_packet_prepend_ptr))
 800d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d918:	68da      	ldr	r2, [r3, #12]
 800d91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91c:	689b      	ldr	r3, [r3, #8]
 800d91e:	1ad3      	subs	r3, r2, r3
 800d920:	461a      	mov	r2, r3
 800d922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d924:	4293      	cmp	r3, r2
 800d926:	d907      	bls.n	800d938 <_nx_ipv6_packet_copy+0x58>
        {

            /* It is. Set flag to PACKET_MORE_TO_COPY, indicating that there is more to be copied
               from the following buffer.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            bytes_to_copy = (UINT)(source_pkt -> nx_packet_append_ptr - source_pkt -> nx_packet_prepend_ptr);
 800d928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d92a:	68da      	ldr	r2, [r3, #12]
 800d92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d92e:	689b      	ldr	r3, [r3, #8]
 800d930:	1ad3      	subs	r3, r2, r3
 800d932:	62bb      	str	r3, [r7, #40]	@ 0x28
            flag = PACKET_MORE_TO_COPY;
 800d934:	2301      	movs	r3, #1
 800d936:	617b      	str	r3, [r7, #20]
        }

        /* Check if the destination packet is running ouf of space.  */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        if (bytes_to_copy > (UINT)(dest_pkt -> nx_packet_data_end - dest_pkt -> nx_packet_append_ptr))
 800d938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93a:	695a      	ldr	r2, [r3, #20]
 800d93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93e:	68db      	ldr	r3, [r3, #12]
 800d940:	1ad3      	subs	r3, r2, r3
 800d942:	461a      	mov	r2, r3
 800d944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d946:	4293      	cmp	r3, r2
 800d948:	d907      	bls.n	800d95a <_nx_ipv6_packet_copy+0x7a>
        {

            /* It is. Set the 2nd bit in the flag to indicate that at the the end of the
               iteration we will need to chain another buffer on the destination packet.*/
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            bytes_to_copy = (UINT)(dest_pkt -> nx_packet_data_end - dest_pkt -> nx_packet_append_ptr);
 800d94a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94c:	695a      	ldr	r2, [r3, #20]
 800d94e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d950:	68db      	ldr	r3, [r3, #12]
 800d952:	1ad3      	subs	r3, r2, r3
 800d954:	62bb      	str	r3, [r7, #40]	@ 0x28
            flag = PACKET_ADD_BUFFER;
 800d956:	2302      	movs	r3, #2
 800d958:	617b      	str	r3, [r7, #20]
        }

        /* Adjust packet pointers. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        dest_ptr = (ULONG *)dest_pkt -> nx_packet_append_ptr;
 800d95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95c:	68db      	ldr	r3, [r3, #12]
 800d95e:	623b      	str	r3, [r7, #32]
        dest_pkt -> nx_packet_append_ptr += bytes_to_copy;
 800d960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d962:	68da      	ldr	r2, [r3, #12]
 800d964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d966:	441a      	add	r2, r3
 800d968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d96a:	60da      	str	r2, [r3, #12]
        dest_pkt -> nx_packet_length -= bytes_to_copy;
 800d96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d96e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d972:	1ad2      	subs	r2, r2, r3
 800d974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d976:	625a      	str	r2, [r3, #36]	@ 0x24

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        source_ptr = (ULONG *)source_pkt -> nx_packet_prepend_ptr;
 800d978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d97a:	689b      	ldr	r3, [r3, #8]
 800d97c:	627b      	str	r3, [r7, #36]	@ 0x24
        source_pkt -> nx_packet_prepend_ptr += bytes_to_copy;
 800d97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d980:	689a      	ldr	r2, [r3, #8]
 800d982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d984:	441a      	add	r2, r3
 800d986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d988:	609a      	str	r2, [r3, #8]

        while (bytes_to_copy)
 800d98a:	e08f      	b.n	800daac <_nx_ipv6_packet_copy+0x1cc>
        {
            /* Loop unrolling: copy 32 bytes in one iteration. */
            switch (bytes_to_copy >> 2)
 800d98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d98e:	089b      	lsrs	r3, r3, #2
 800d990:	3b01      	subs	r3, #1
 800d992:	2b06      	cmp	r3, #6
 800d994:	d810      	bhi.n	800d9b8 <_nx_ipv6_packet_copy+0xd8>
 800d996:	a201      	add	r2, pc, #4	@ (adr r2, 800d99c <_nx_ipv6_packet_copy+0xbc>)
 800d998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d99c:	0800da29 	.word	0x0800da29
 800d9a0:	0800da19 	.word	0x0800da19
 800d9a4:	0800da09 	.word	0x0800da09
 800d9a8:	0800d9f9 	.word	0x0800d9f9
 800d9ac:	0800d9e9 	.word	0x0800d9e9
 800d9b0:	0800d9d9 	.word	0x0800d9d9
 800d9b4:	0800d9c9 	.word	0x0800d9c9
            {
            default:
                *dest_ptr++ = *source_ptr++;
 800d9b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9ba:	1d13      	adds	r3, r2, #4
 800d9bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9be:	6a3b      	ldr	r3, [r7, #32]
 800d9c0:	1d19      	adds	r1, r3, #4
 800d9c2:	6239      	str	r1, [r7, #32]
 800d9c4:	6812      	ldr	r2, [r2, #0]
 800d9c6:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 7:
                *dest_ptr++ = *source_ptr++;
 800d9c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9ca:	1d13      	adds	r3, r2, #4
 800d9cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9ce:	6a3b      	ldr	r3, [r7, #32]
 800d9d0:	1d19      	adds	r1, r3, #4
 800d9d2:	6239      	str	r1, [r7, #32]
 800d9d4:	6812      	ldr	r2, [r2, #0]
 800d9d6:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 6:
                *dest_ptr++ = *source_ptr++;
 800d9d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9da:	1d13      	adds	r3, r2, #4
 800d9dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9de:	6a3b      	ldr	r3, [r7, #32]
 800d9e0:	1d19      	adds	r1, r3, #4
 800d9e2:	6239      	str	r1, [r7, #32]
 800d9e4:	6812      	ldr	r2, [r2, #0]
 800d9e6:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 5:
                *dest_ptr++ = *source_ptr++;
 800d9e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9ea:	1d13      	adds	r3, r2, #4
 800d9ec:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9ee:	6a3b      	ldr	r3, [r7, #32]
 800d9f0:	1d19      	adds	r1, r3, #4
 800d9f2:	6239      	str	r1, [r7, #32]
 800d9f4:	6812      	ldr	r2, [r2, #0]
 800d9f6:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 4:
                *dest_ptr++ = *source_ptr++;
 800d9f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9fa:	1d13      	adds	r3, r2, #4
 800d9fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9fe:	6a3b      	ldr	r3, [r7, #32]
 800da00:	1d19      	adds	r1, r3, #4
 800da02:	6239      	str	r1, [r7, #32]
 800da04:	6812      	ldr	r2, [r2, #0]
 800da06:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 3:
                *dest_ptr++ = *source_ptr++;
 800da08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da0a:	1d13      	adds	r3, r2, #4
 800da0c:	627b      	str	r3, [r7, #36]	@ 0x24
 800da0e:	6a3b      	ldr	r3, [r7, #32]
 800da10:	1d19      	adds	r1, r3, #4
 800da12:	6239      	str	r1, [r7, #32]
 800da14:	6812      	ldr	r2, [r2, #0]
 800da16:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 2:
                *dest_ptr++ = *source_ptr++;
 800da18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da1a:	1d13      	adds	r3, r2, #4
 800da1c:	627b      	str	r3, [r7, #36]	@ 0x24
 800da1e:	6a3b      	ldr	r3, [r7, #32]
 800da20:	1d19      	adds	r1, r3, #4
 800da22:	6239      	str	r1, [r7, #32]
 800da24:	6812      	ldr	r2, [r2, #0]
 800da26:	601a      	str	r2, [r3, #0]
            /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
            case 1:
                *dest_ptr++ = *source_ptr++;
 800da28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da2a:	1d13      	adds	r3, r2, #4
 800da2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800da2e:	6a3b      	ldr	r3, [r7, #32]
 800da30:	1d19      	adds	r1, r3, #4
 800da32:	6239      	str	r1, [r7, #32]
 800da34:	6812      	ldr	r2, [r2, #0]
 800da36:	601a      	str	r2, [r3, #0]
            }
            if (bytes_to_copy >= 32)
 800da38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3a:	2b1f      	cmp	r3, #31
 800da3c:	d906      	bls.n	800da4c <_nx_ipv6_packet_copy+0x16c>
            {
                bytes_to_copy -= 32;
 800da3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da40:	3b20      	subs	r3, #32
 800da42:	62bb      	str	r3, [r7, #40]	@ 0x28
                bytes_remaining -= 32;
 800da44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da46:	3b20      	subs	r3, #32
 800da48:	637b      	str	r3, [r7, #52]	@ 0x34
 800da4a:	e02f      	b.n	800daac <_nx_ipv6_packet_copy+0x1cc>
            else
            {

                /* Copy bytes less than 4. */
                /*lint --e{928} suppress cast from pointer to pointer, since it is necessary  */
                source_byte = (UCHAR *)source_ptr;
 800da4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da4e:	61fb      	str	r3, [r7, #28]
                dest_byte = (UCHAR *)dest_ptr;
 800da50:	6a3b      	ldr	r3, [r7, #32]
 800da52:	61bb      	str	r3, [r7, #24]
                switch (bytes_to_copy & 3)
 800da54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da56:	f003 0303 	and.w	r3, r3, #3
 800da5a:	2b03      	cmp	r3, #3
 800da5c:	d006      	beq.n	800da6c <_nx_ipv6_packet_copy+0x18c>
 800da5e:	2b03      	cmp	r3, #3
 800da60:	d81d      	bhi.n	800da9e <_nx_ipv6_packet_copy+0x1be>
 800da62:	2b01      	cmp	r3, #1
 800da64:	d012      	beq.n	800da8c <_nx_ipv6_packet_copy+0x1ac>
 800da66:	2b02      	cmp	r3, #2
 800da68:	d008      	beq.n	800da7c <_nx_ipv6_packet_copy+0x19c>
                /*lint -e{825} suppress fallthrough, since it is necessary.  */ /* fallthrough */
                case 1:
                    *dest_byte++ = *source_byte++;
                    break;
                default:
                    break;
 800da6a:	e018      	b.n	800da9e <_nx_ipv6_packet_copy+0x1be>
                    *dest_byte++ = *source_byte++;
 800da6c:	69fa      	ldr	r2, [r7, #28]
 800da6e:	1c53      	adds	r3, r2, #1
 800da70:	61fb      	str	r3, [r7, #28]
 800da72:	69bb      	ldr	r3, [r7, #24]
 800da74:	1c59      	adds	r1, r3, #1
 800da76:	61b9      	str	r1, [r7, #24]
 800da78:	7812      	ldrb	r2, [r2, #0]
 800da7a:	701a      	strb	r2, [r3, #0]
                    *dest_byte++ = *source_byte++;
 800da7c:	69fa      	ldr	r2, [r7, #28]
 800da7e:	1c53      	adds	r3, r2, #1
 800da80:	61fb      	str	r3, [r7, #28]
 800da82:	69bb      	ldr	r3, [r7, #24]
 800da84:	1c59      	adds	r1, r3, #1
 800da86:	61b9      	str	r1, [r7, #24]
 800da88:	7812      	ldrb	r2, [r2, #0]
 800da8a:	701a      	strb	r2, [r3, #0]
                    *dest_byte++ = *source_byte++;
 800da8c:	69fa      	ldr	r2, [r7, #28]
 800da8e:	1c53      	adds	r3, r2, #1
 800da90:	61fb      	str	r3, [r7, #28]
 800da92:	69bb      	ldr	r3, [r7, #24]
 800da94:	1c59      	adds	r1, r3, #1
 800da96:	61b9      	str	r1, [r7, #24]
 800da98:	7812      	ldrb	r2, [r2, #0]
 800da9a:	701a      	strb	r2, [r3, #0]
                    break;
 800da9c:	e000      	b.n	800daa0 <_nx_ipv6_packet_copy+0x1c0>
                    break;
 800da9e:	bf00      	nop
                }

                bytes_remaining -= bytes_to_copy;
 800daa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800daa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daa4:	1ad3      	subs	r3, r2, r3
 800daa6:	637b      	str	r3, [r7, #52]	@ 0x34
                bytes_to_copy = 0;
 800daa8:	2300      	movs	r3, #0
 800daaa:	62bb      	str	r3, [r7, #40]	@ 0x28
        while (bytes_to_copy)
 800daac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daae:	2b00      	cmp	r3, #0
 800dab0:	f47f af6c 	bne.w	800d98c <_nx_ipv6_packet_copy+0xac>
            }
        }

        /* Check if the flag has been set to more data to copy. */
        if (flag & PACKET_MORE_TO_COPY)
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	f003 0301 	and.w	r3, r3, #1
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d006      	beq.n	800dacc <_nx_ipv6_packet_copy+0x1ec>
        {
            source_pkt_head -> nx_packet_last = source_pkt -> nx_packet_next;
 800dabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dac0:	685a      	ldr	r2, [r3, #4]
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	619a      	str	r2, [r3, #24]
            source_pkt = source_pkt_head -> nx_packet_last;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	699b      	ldr	r3, [r3, #24]
 800daca:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /* Check if we need to chain another buffer to the packet chain for more data copy. */
        if (flag & PACKET_ADD_BUFFER)
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	f003 0302 	and.w	r3, r3, #2
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d006      	beq.n	800dae4 <_nx_ipv6_packet_copy+0x204>
        {
            dest_pkt_head -> nx_packet_last = dest_pkt -> nx_packet_next;
 800dad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad8:	685a      	ldr	r2, [r3, #4]
 800dada:	68bb      	ldr	r3, [r7, #8]
 800dadc:	619a      	str	r2, [r3, #24]
            dest_pkt = dest_pkt -> nx_packet_next;
 800dade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae0:	685b      	ldr	r3, [r3, #4]
 800dae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Check if we are done. */
        if (flag & PACKET_COPY_DONE)
 800dae4:	697b      	ldr	r3, [r7, #20]
 800dae6:	f003 0304 	and.w	r3, r3, #4
 800daea:	2b00      	cmp	r3, #0
 800daec:	d104      	bne.n	800daf8 <_nx_ipv6_packet_copy+0x218>
    while (bytes_remaining > 0)
 800daee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f47f af04 	bne.w	800d8fe <_nx_ipv6_packet_copy+0x1e>
 800daf6:	e000      	b.n	800dafa <_nx_ipv6_packet_copy+0x21a>
        {

            /* We are. */
            break;
 800daf8:	bf00      	nop
        }
    }

    return(NX_SUCCESS);
 800dafa:	2300      	movs	r3, #0
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	373c      	adds	r7, #60	@ 0x3c
 800db00:	46bd      	mov	sp, r7
 800db02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db06:	4770      	bx	lr

0800db08 <_nx_ipv6_packet_send>:
/*                                                                        */
/**************************************************************************/
VOID _nx_ipv6_packet_send(NX_IP *ip_ptr, NX_PACKET *packet_ptr,
                          ULONG protocol, ULONG payload_size, ULONG hop_limit,
                          ULONG *src_address, ULONG *dest_address)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b0a0      	sub	sp, #128	@ 0x80
 800db0c:	af04      	add	r7, sp, #16
 800db0e:	60f8      	str	r0, [r7, #12]
 800db10:	60b9      	str	r1, [r7, #8]
 800db12:	607a      	str	r2, [r7, #4]
 800db14:	603b      	str	r3, [r7, #0]

UINT                       status = NX_SUCCESS;
 800db16:	2300      	movs	r3, #0
 800db18:	66fb      	str	r3, [r7, #108]	@ 0x6c
ULONG                      address_type;
UINT                       next_hop_mtu;
ULONG                      fragment = NX_TRUE;
 800db1a:	2301      	movs	r3, #1
 800db1c:	653b      	str	r3, [r7, #80]	@ 0x50
UINT                       same_address;
NX_INTERFACE              *if_ptr;
NX_IPV6_DESTINATION_ENTRY *dest_entry_ptr;

    /*lint -e{644} suppress variable might not be initialized, since "packet_ptr" was initialized. */
    if_ptr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_attached;
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db22:	685b      	ldr	r3, [r3, #4]
 800db24:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Interface can not be NULL. */
    NX_ASSERT(if_ptr != NX_NULL);
 800db26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d104      	bne.n	800db36 <_nx_ipv6_packet_send+0x2e>
 800db2c:	f04f 30ff 	mov.w	r0, #4294967295
 800db30:	f009 fb9e 	bl	8017270 <_tx_thread_sleep>
 800db34:	e7fa      	b.n	800db2c <_nx_ipv6_packet_send+0x24>
        return;
    }
#endif /* NX_ENABLE_TCPIP_OFFLOAD */

    /* Add IPv6 header. */
    if (_nx_ipv6_header_add(ip_ptr, &packet_ptr, protocol, payload_size,
 800db36:	f107 0108 	add.w	r1, r7, #8
 800db3a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800db3e:	9303      	str	r3, [sp, #12]
 800db40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800db44:	9302      	str	r3, [sp, #8]
 800db46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800db48:	9301      	str	r3, [sp, #4]
 800db4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800db4c:	9300      	str	r3, [sp, #0]
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	687a      	ldr	r2, [r7, #4]
 800db52:	68f8      	ldr	r0, [r7, #12]
 800db54:	f7ff fda0 	bl	800d698 <_nx_ipv6_header_add>
 800db58:	4603      	mov	r3, r0
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	f040 81e2 	bne.w	800df24 <_nx_ipv6_packet_send+0x41c>
            return;
        }
    }
#endif /* NX_ENABLE_IP_PACKET_FILTER */

    next_hop_mtu = if_ptr -> nx_interface_ip_mtu_size;
 800db60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db64:	663b      	str	r3, [r7, #96]	@ 0x60
    packet_ptr -> nx_packet_ip_header = packet_ptr -> nx_packet_prepend_ptr;
 800db66:	68ba      	ldr	r2, [r7, #8]
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	6892      	ldr	r2, [r2, #8]
 800db6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Check if the host is sending itself a packet. */
    same_address = (UINT)CHECK_IPV6_ADDRESSES_SAME(dest_address, src_address);
 800db6e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800db70:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800db74:	f000 fc1f 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800db78:	4603      	mov	r3, r0
 800db7a:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* If it is, consider this a loopback address. */
    if (same_address == 1)
 800db7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db7e:	2b01      	cmp	r3, #1
 800db80:	d103      	bne.n	800db8a <_nx_ipv6_packet_send+0x82>
    {

        address_type = IPV6_ADDRESS_LOOPBACK;
 800db82:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800db86:	66bb      	str	r3, [r7, #104]	@ 0x68
 800db88:	e004      	b.n	800db94 <_nx_ipv6_packet_send+0x8c>
    }
    else
    {

        /* Otherwise check if this packet sending to a known loopback address. */
        address_type = IPv6_Address_Type(dest_address);
 800db8a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800db8e:	f000 fcb5 	bl	800e4fc <IPv6_Address_Type>
 800db92:	66b8      	str	r0, [r7, #104]	@ 0x68
    }

    /* Handle the internal loopback case. */
    if (address_type == IPV6_ADDRESS_LOOPBACK)
 800db94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db9a:	d13b      	bne.n	800dc14 <_nx_ipv6_packet_send+0x10c>
    {

        if (_nx_packet_copy(packet_ptr, &packet_copy, ip_ptr -> nx_ip_default_packet_pool, NX_NO_WAIT) == NX_SUCCESS)
 800db9c:	68b8      	ldr	r0, [r7, #8]
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	f8d3 263c 	ldr.w	r2, [r3, #1596]	@ 0x63c
 800dba4:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800dba8:	2300      	movs	r3, #0
 800dbaa:	f001 f82d 	bl	800ec08 <_nx_packet_copy>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d11c      	bne.n	800dbee <_nx_ipv6_packet_send+0xe6>
            }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

            /* Get the interface of copied packet. */
            /*lint --e{644} suppress variable might not be initialized, since "packet_copy" was initialized as long as return value is NX_SUCCESS. */
            packet_copy -> nx_packet_address.nx_packet_interface_ptr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_attached;
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dbb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbba:	6852      	ldr	r2, [r2, #4]
 800dbbc:	635a      	str	r2, [r3, #52]	@ 0x34

#ifndef NX_DISABLE_IP_INFO

            /* Increment the IP packet sent count. */
            ip_ptr -> nx_ip_total_packets_sent++;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800dbc4:	1c5a      	adds	r2, r3, #1
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

            /* Increment the IP bytes sent count. */
            ip_ptr -> nx_ip_total_bytes_sent += packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV6_HEADER);
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbd6:	4413      	add	r3, r2
 800dbd8:	f1a3 0228 	sub.w	r2, r3, #40	@ 0x28
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c
#endif

            /* Send the packet to this IP's receive processing like it came in from the driver. */
            _nx_ip_packet_deferred_receive(ip_ptr, packet_copy);
 800dbe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	68f8      	ldr	r0, [r7, #12]
 800dbe8:	f7fe fb02 	bl	800c1f0 <_nx_ip_packet_deferred_receive>
 800dbec:	e00d      	b.n	800dc0a <_nx_ipv6_packet_send+0x102>
        }
#ifndef NX_DISABLE_IP_INFO
        else
        {
            /* Increment the IP send packets dropped count. */
            ip_ptr -> nx_ip_send_packets_dropped++;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800dbf4:	1c5a      	adds	r2, r3, #1
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558

            /* Increment the IP transmit resource error count. */
            ip_ptr -> nx_ip_transmit_resource_errors++;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800dc02:	1c5a      	adds	r2, r3, #1
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
        }
#endif
        /* Release the transmit packet. */
        _nx_packet_transmit_release(packet_ptr);
 800dc0a:	68bb      	ldr	r3, [r7, #8]
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f001 fb89 	bl	800f324 <_nx_packet_transmit_release>
        return;
 800dc12:	e18a      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
    }

    /* Initial the driver request. */
    driver_request.nx_ip_driver_ptr                  = ip_ptr;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	64bb      	str	r3, [r7, #72]	@ 0x48
    driver_request.nx_ip_driver_command              = NX_LINK_PACKET_SEND;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	633b      	str	r3, [r7, #48]	@ 0x30
    driver_request.nx_ip_driver_packet               = packet_ptr;
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	643b      	str	r3, [r7, #64]	@ 0x40
    driver_request.nx_ip_driver_interface            = NX_NULL;
 800dc20:	2300      	movs	r3, #0
 800dc22:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Determine if physical mapping is needed by this link driver. */
    if (if_ptr -> nx_interface_address_mapping_needed)
 800dc24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc26:	795b      	ldrb	r3, [r3, #5]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	f000 8145 	beq.w	800deb8 <_nx_ipv6_packet_send+0x3b0>
    {

        /* Is this packet a multicast ? */
        if ((dest_address[0] & (ULONG)0xFF000000) == (ULONG)0xFF000000)
 800dc2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800dc38:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 800dc3c:	d109      	bne.n	800dc52 <_nx_ipv6_packet_send+0x14a>
        {


            /* Set up the driver request. */
            driver_request.nx_ip_driver_physical_address_msw = 0x00003333;
 800dc3e:	f243 3333 	movw	r3, #13107	@ 0x3333
 800dc42:	63bb      	str	r3, [r7, #56]	@ 0x38
            driver_request.nx_ip_driver_physical_address_lsw = dest_address[3];
 800dc44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dc48:	68db      	ldr	r3, [r3, #12]
 800dc4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            driver_request.nx_ip_driver_interface            = if_ptr;
 800dc4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc50:	e13a      	b.n	800dec8 <_nx_ipv6_packet_send+0x3c0>
        }
        else
        {

        /* Obtain MAC address */
        ND_CACHE_ENTRY *NDCacheEntry = NX_NULL;
 800dc52:	2300      	movs	r3, #0
 800dc54:	627b      	str	r3, [r7, #36]	@ 0x24
        ULONG           next_hop_address[4];

            SET_UNSPECIFIED_ADDRESS(next_hop_address);
 800dc56:	f107 0314 	add.w	r3, r7, #20
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f000 fbf7 	bl	800e44e <SET_UNSPECIFIED_ADDRESS>

            /* Lookup the packet destination in the destination table. */
            status = _nx_icmpv6_dest_table_find(ip_ptr, dest_address, &dest_entry_ptr, 0, 0);
 800dc60:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800dc64:	2300      	movs	r3, #0
 800dc66:	9300      	str	r3, [sp, #0]
 800dc68:	2300      	movs	r3, #0
 800dc6a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800dc6e:	68f8      	ldr	r0, [r7, #12]
 800dc70:	f7fc fe41 	bl	800a8f6 <_nx_icmpv6_dest_table_find>
 800dc74:	66f8      	str	r0, [r7, #108]	@ 0x6c

            /* Was a matching entry found? */
            if (status != NX_SUCCESS)
 800dc76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d05b      	beq.n	800dd34 <_nx_ipv6_packet_send+0x22c>
            {

                /* No; If the packet is either onlink or there is no default router,
                   just copy the packet destination address to the 'next hop' address.  */

                if (_nxd_ipv6_search_onlink(ip_ptr, dest_address))
 800dc7c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800dc80:	68f8      	ldr	r0, [r7, #12]
 800dc82:	f006 fd77 	bl	8014774 <_nxd_ipv6_search_onlink>
 800dc86:	4603      	mov	r3, r0
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d022      	beq.n	800dcd2 <_nx_ipv6_packet_send+0x1ca>
                {
                    COPY_IPV6_ADDRESS(dest_address, next_hop_address);
 800dc8c:	f107 0314 	add.w	r3, r7, #20
 800dc90:	4619      	mov	r1, r3
 800dc92:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800dc96:	f000 fbf3 	bl	800e480 <COPY_IPV6_ADDRESS>

                    /* Add the next_hop in destination table. */
                    status = _nx_icmpv6_dest_table_add(ip_ptr, dest_address, &dest_entry_ptr,
 800dc9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                                                       next_hop_address, if_ptr -> nx_interface_ip_mtu_size,
                                                       NX_WAIT_FOREVER, packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr);
 800dc9e:	68ba      	ldr	r2, [r7, #8]
 800dca0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
                    status = _nx_icmpv6_dest_table_add(ip_ptr, dest_address, &dest_entry_ptr,
 800dca2:	f107 0014 	add.w	r0, r7, #20
 800dca6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800dcaa:	9202      	str	r2, [sp, #8]
 800dcac:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb0:	9201      	str	r2, [sp, #4]
 800dcb2:	9300      	str	r3, [sp, #0]
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	460a      	mov	r2, r1
 800dcb8:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800dcbc:	68f8      	ldr	r0, [r7, #12]
 800dcbe:	f7fc fd49 	bl	800a754 <_nx_icmpv6_dest_table_add>
 800dcc2:	66f8      	str	r0, [r7, #108]	@ 0x6c

                    /* Get the NDCacheEntry. */
                    if (status == NX_SUCCESS)
 800dcc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d12c      	bne.n	800dd24 <_nx_ipv6_packet_send+0x21c>
                    {
                        NDCacheEntry = dest_entry_ptr -> nx_ipv6_destination_entry_nd_entry;
 800dcca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcce:	627b      	str	r3, [r7, #36]	@ 0x24
 800dcd0:	e028      	b.n	800dd24 <_nx_ipv6_packet_send+0x21c>
                    }
                }
                /* Check whether or not we have a default router. */
                /* Suppress cast of pointer to pointer, since it is necessary  */
                else if (_nxd_ipv6_router_lookup(ip_ptr, if_ptr, next_hop_address, /*lint -e{929}*/ (void **)&NDCacheEntry) == NX_SUCCESS)
 800dcd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dcd6:	f107 0214 	add.w	r2, r7, #20
 800dcda:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dcdc:	68f8      	ldr	r0, [r7, #12]
 800dcde:	f006 fc01 	bl	80144e4 <_nxd_ipv6_router_lookup>
 800dce2:	4603      	mov	r3, r0
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d11d      	bne.n	800dd24 <_nx_ipv6_packet_send+0x21c>
                {
                    /* Add the next_hop in destination table. */
                    status = _nx_icmpv6_dest_table_add(ip_ptr, dest_address, &dest_entry_ptr,
 800dce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                                                       next_hop_address, if_ptr -> nx_interface_ip_mtu_size,
                                                       NX_WAIT_FOREVER, packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr);
 800dcec:	68ba      	ldr	r2, [r7, #8]
 800dcee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
                    status = _nx_icmpv6_dest_table_add(ip_ptr, dest_address, &dest_entry_ptr,
 800dcf0:	f107 0014 	add.w	r0, r7, #20
 800dcf4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800dcf8:	9202      	str	r2, [sp, #8]
 800dcfa:	f04f 32ff 	mov.w	r2, #4294967295
 800dcfe:	9201      	str	r2, [sp, #4]
 800dd00:	9300      	str	r3, [sp, #0]
 800dd02:	4603      	mov	r3, r0
 800dd04:	460a      	mov	r2, r1
 800dd06:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f7fc fd22 	bl	800a754 <_nx_icmpv6_dest_table_add>
 800dd10:	66f8      	str	r0, [r7, #108]	@ 0x6c

                    /* If the default router did not has a reachable ND_CACHE_ENTRY. Get the NDCacheEntry. */
                    /*lint -e{644} suppress variable might not be initialized, since "NDCacheEntry" was initialized in _nxd_ipv6_route_lookup. */
                    if ((status == NX_SUCCESS) && !NDCacheEntry)
 800dd12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d105      	bne.n	800dd24 <_nx_ipv6_packet_send+0x21c>
 800dd18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d102      	bne.n	800dd24 <_nx_ipv6_packet_send+0x21c>
                    {
                        NDCacheEntry = dest_entry_ptr -> nx_ipv6_destination_entry_nd_entry;
 800dd1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd22:	627b      	str	r3, [r7, #36]	@ 0x24
                    }
                }

                /* Destination table add failed. */
                if (status)
 800dd24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d018      	beq.n	800dd5c <_nx_ipv6_packet_send+0x254>
                {

                    /* Release the transmit packet. */
                    _nx_packet_transmit_release(packet_ptr);
 800dd2a:	68bb      	ldr	r3, [r7, #8]
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f001 faf9 	bl	800f324 <_nx_packet_transmit_release>

                    /* Can't send it. */
                    return;
 800dd32:	e0fa      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
            /* Find a valid destination cache, set the nd cache and next hop address. */
            else
            {

                /* Get the destination and next hop address. */
                NDCacheEntry = dest_entry_ptr -> nx_ipv6_destination_entry_nd_entry;
 800dd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd38:	627b      	str	r3, [r7, #36]	@ 0x24
                COPY_IPV6_ADDRESS(dest_entry_ptr -> nx_ipv6_destination_entry_next_hop, next_hop_address);
 800dd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd3c:	3314      	adds	r3, #20
 800dd3e:	f107 0214 	add.w	r2, r7, #20
 800dd42:	4611      	mov	r1, r2
 800dd44:	4618      	mov	r0, r3
 800dd46:	f000 fb9b 	bl	800e480 <COPY_IPV6_ADDRESS>
                NX_ASSERT(NDCacheEntry -> nx_nd_cache_nd_status != ND_CACHE_STATE_INVALID);
 800dd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4c:	7e5b      	ldrb	r3, [r3, #25]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d104      	bne.n	800dd5c <_nx_ipv6_packet_send+0x254>
 800dd52:	f04f 30ff 	mov.w	r0, #4294967295
 800dd56:	f009 fa8b 	bl	8017270 <_tx_thread_sleep>
 800dd5a:	e7fa      	b.n	800dd52 <_nx_ipv6_packet_send+0x24a>
            }

            /* According RFC2461 ch 7.3.3, as long as the entry is valid and not in INCOMPLETE state,
               the IP layer should use the cached link layer address.  */
            if ((NDCacheEntry -> nx_nd_cache_nd_status >= ND_CACHE_STATE_REACHABLE) &&
 800dd5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5e:	7e5b      	ldrb	r3, [r3, #25]
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	d92f      	bls.n	800ddc4 <_nx_ipv6_packet_send+0x2bc>
                (NDCacheEntry -> nx_nd_cache_nd_status <= ND_CACHE_STATE_PROBE))
 800dd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd66:	7e5b      	ldrb	r3, [r3, #25]
            if ((NDCacheEntry -> nx_nd_cache_nd_status >= ND_CACHE_STATE_REACHABLE) &&
 800dd68:	2b05      	cmp	r3, #5
 800dd6a:	d82b      	bhi.n	800ddc4 <_nx_ipv6_packet_send+0x2bc>
            {

            UCHAR *mac_addr;

                mac_addr = NDCacheEntry -> nx_nd_cache_mac_addr;
 800dd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6e:	3310      	adds	r3, #16
 800dd70:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* Assume we find the mac */
                driver_request.nx_ip_driver_physical_address_msw = ((ULONG)mac_addr[0] << 8) | mac_addr[1];
 800dd72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	021b      	lsls	r3, r3, #8
 800dd78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dd7a:	3201      	adds	r2, #1
 800dd7c:	7812      	ldrb	r2, [r2, #0]
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	63bb      	str	r3, [r7, #56]	@ 0x38
                driver_request.nx_ip_driver_physical_address_lsw =
                    ((ULONG)mac_addr[2] << 24) | ((ULONG)mac_addr[3] << 16) | ((ULONG)mac_addr[4] << 8) | mac_addr[5];
 800dd82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd84:	3302      	adds	r3, #2
 800dd86:	781b      	ldrb	r3, [r3, #0]
 800dd88:	061a      	lsls	r2, r3, #24
 800dd8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd8c:	3303      	adds	r3, #3
 800dd8e:	781b      	ldrb	r3, [r3, #0]
 800dd90:	041b      	lsls	r3, r3, #16
 800dd92:	431a      	orrs	r2, r3
 800dd94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd96:	3304      	adds	r3, #4
 800dd98:	781b      	ldrb	r3, [r3, #0]
 800dd9a:	021b      	lsls	r3, r3, #8
 800dd9c:	4313      	orrs	r3, r2
 800dd9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dda0:	3205      	adds	r2, #5
 800dda2:	7812      	ldrb	r2, [r2, #0]
 800dda4:	4313      	orrs	r3, r2
                driver_request.nx_ip_driver_physical_address_lsw =
 800dda6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                driver_request.nx_ip_driver_interface            = if_ptr;
 800dda8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

#endif  /* NX_ENABLE_IPV6_PATH_MTU_DISCOVERY */

                /* If the entry is in STALE state, move it to DELAY state. */
                if (NDCacheEntry -> nx_nd_cache_nd_status == ND_CACHE_STATE_STALE)
 800ddac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddae:	7e5b      	ldrb	r3, [r3, #25]
 800ddb0:	2b03      	cmp	r3, #3
 800ddb2:	f040 8088 	bne.w	800dec6 <_nx_ipv6_packet_send+0x3be>
                {
                    NDCacheEntry -> nx_nd_cache_nd_status = ND_CACHE_STATE_DELAY;
 800ddb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb8:	2204      	movs	r2, #4
 800ddba:	765a      	strb	r2, [r3, #25]

                    /* Start the Delay first probe timer */
                    NDCacheEntry -> nx_nd_cache_timer_tick = NX_DELAY_FIRST_PROBE_TIME;
 800ddbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddbe:	2205      	movs	r2, #5
 800ddc0:	61da      	str	r2, [r3, #28]
            {
 800ddc2:	e080      	b.n	800dec6 <_nx_ipv6_packet_send+0x3be>

                /* No MAC address was found in our cache table.  Start the Neighbor Discovery (ND)
                   process to get it. */

                /* Ensure the current packet's queue next pointer to NULL */
                packet_ptr -> nx_packet_queue_next = NX_NULL;
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	61da      	str	r2, [r3, #28]

                /* Determine if the queue is empty. */
                if (NDCacheEntry -> nx_nd_cache_packet_waiting_head == NX_NULL)
 800ddca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d144      	bne.n	800de5c <_nx_ipv6_packet_send+0x354>
                {
                    /* ICMPv6 is enabled */
                    if (ip_ptr -> nx_ip_icmpv6_packet_process)
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	f8d3 3878 	ldr.w	r3, [r3, #2168]	@ 0x878
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d02c      	beq.n	800de36 <_nx_ipv6_packet_send+0x32e>
                    {

                        /* Queue up this packet */
                        NDCacheEntry -> nx_nd_cache_packet_waiting_head = packet_ptr;
 800dddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddde:	68ba      	ldr	r2, [r7, #8]
 800dde0:	629a      	str	r2, [r3, #40]	@ 0x28
                        NDCacheEntry -> nx_nd_cache_packet_waiting_tail = packet_ptr;
 800dde2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dde4:	68ba      	ldr	r2, [r7, #8]
 800dde6:	62da      	str	r2, [r3, #44]	@ 0x2c
                        NDCacheEntry -> nx_nd_cache_packet_waiting_queue_length = 1;
 800dde8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddea:	2201      	movs	r2, #1
 800ddec:	769a      	strb	r2, [r3, #26]

                        /* Add debug information. */
                        NX_PACKET_DEBUG(NX_PACKET_ND_WAITING_QUEUE, __LINE__, packet_ptr);

                        /* Set the outgoing address and interface to the cache entry.  */
                        NDCacheEntry -> nx_nd_cache_outgoing_address = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr;
 800ddee:	68ba      	ldr	r2, [r7, #8]
 800ddf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ddf4:	631a      	str	r2, [r3, #48]	@ 0x30
                        NDCacheEntry -> nx_nd_cache_interface_ptr = if_ptr;
 800ddf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ddfa:	621a      	str	r2, [r3, #32]

                        /* Is this a new entry? */
                        if (NDCacheEntry -> nx_nd_cache_nd_status == ND_CACHE_STATE_CREATED)
 800ddfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfe:	7e5b      	ldrb	r3, [r3, #25]
 800de00:	2b06      	cmp	r3, #6
 800de02:	d102      	bne.n	800de0a <_nx_ipv6_packet_send+0x302>
                        {

                            /* Start Neighbor discovery process by advancing to the incomplete state. */
                            NDCacheEntry -> nx_nd_cache_nd_status = ND_CACHE_STATE_INCOMPLETE;
 800de04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de06:	2201      	movs	r2, #1
 800de08:	765a      	strb	r2, [r3, #25]
                        }

                        /* Note that the 2nd last parameter sendUnicast is set to Zero. In this case
                           the last arg NDCacheEntry is not being used in _nx_icmpv6_send_ns. */
                        _nx_icmpv6_send_ns(ip_ptr, next_hop_address,
                                           1, packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr, 0, NDCacheEntry);
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                        _nx_icmpv6_send_ns(ip_ptr, next_hop_address,
 800de0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de10:	f107 0114 	add.w	r1, r7, #20
 800de14:	9301      	str	r3, [sp, #4]
 800de16:	2300      	movs	r3, #0
 800de18:	9300      	str	r3, [sp, #0]
 800de1a:	4613      	mov	r3, r2
 800de1c:	2201      	movs	r2, #1
 800de1e:	68f8      	ldr	r0, [r7, #12]
 800de20:	f7fc ff2a 	bl	800ac78 <_nx_icmpv6_send_ns>

                        NDCacheEntry -> nx_nd_cache_num_solicit = NX_MAX_MULTICAST_SOLICIT - 1;
 800de24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de26:	2202      	movs	r2, #2
 800de28:	761a      	strb	r2, [r3, #24]
                        NDCacheEntry -> nx_nd_cache_timer_tick = ip_ptr -> nx_ipv6_retrans_timer_ticks;
 800de2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de2c:	68fa      	ldr	r2, [r7, #12]
 800de2e:	f8d2 2ec4 	ldr.w	r2, [r2, #3780]	@ 0xec4
 800de32:	61da      	str	r2, [r3, #28]

                        /* Increment the IP send packets dropped count.  */
                        ip_ptr -> nx_ip_send_packets_dropped++;
#endif
                    }
                    return;
 800de34:	e079      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
                        _nx_packet_transmit_release(packet_ptr);
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	4618      	mov	r0, r3
 800de3a:	f001 fa73 	bl	800f324 <_nx_packet_transmit_release>
                        ip_ptr -> nx_ip_transmit_resource_errors++;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800de44:	1c5a      	adds	r2, r3, #1
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548
                        ip_ptr -> nx_ip_send_packets_dropped++;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800de52:	1c5a      	adds	r2, r3, #1
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
                    return;
 800de5a:	e066      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
                }

                /* The ND process already started.  Simply queue up this packet */
                NDCacheEntry -> nx_nd_cache_packet_waiting_tail -> nx_packet_queue_next = packet_ptr;
 800de5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de60:	68ba      	ldr	r2, [r7, #8]
 800de62:	61da      	str	r2, [r3, #28]
                NDCacheEntry -> nx_nd_cache_packet_waiting_tail = packet_ptr;
 800de64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de66:	68ba      	ldr	r2, [r7, #8]
 800de68:	62da      	str	r2, [r3, #44]	@ 0x2c
                NDCacheEntry -> nx_nd_cache_packet_waiting_queue_length++;
 800de6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de6c:	7e9a      	ldrb	r2, [r3, #26]
 800de6e:	3201      	adds	r2, #1
 800de70:	b2d2      	uxtb	r2, r2
 800de72:	769a      	strb	r2, [r3, #26]

                /* Add debug information. */
                NX_PACKET_DEBUG(NX_PACKET_ND_WAITING_QUEUE, __LINE__, packet_ptr);

                /* Check if the number of packets enqueued exceeds the allowed number. */
                if (NDCacheEntry -> nx_nd_cache_packet_waiting_queue_length > NX_ND_MAX_QUEUE_DEPTH)
 800de74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de76:	7e9b      	ldrb	r3, [r3, #26]
 800de78:	2b04      	cmp	r3, #4
 800de7a:	d955      	bls.n	800df28 <_nx_ipv6_packet_send+0x420>
                {

                    /* Yes, so delete the first packet. */
                    remove_packet = NDCacheEntry -> nx_nd_cache_packet_waiting_head;
 800de7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de80:	657b      	str	r3, [r7, #84]	@ 0x54

                    NDCacheEntry -> nx_nd_cache_packet_waiting_head = remove_packet -> nx_packet_queue_next;
 800de82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800de86:	69d2      	ldr	r2, [r2, #28]
 800de88:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the queued packet count for this cache entry. */
                    NDCacheEntry -> nx_nd_cache_packet_waiting_queue_length--;
 800de8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de8c:	7e9a      	ldrb	r2, [r3, #26]
 800de8e:	3a01      	subs	r2, #1
 800de90:	b2d2      	uxtb	r2, r2
 800de92:	769a      	strb	r2, [r3, #26]

                    _nx_packet_transmit_release(remove_packet);
 800de94:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800de96:	f001 fa45 	bl	800f324 <_nx_packet_transmit_release>
#ifndef NX_DISABLE_IP_INFO
                    /* Increment the IP transmit resource error count.  */
                    ip_ptr -> nx_ip_transmit_resource_errors++;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 800dea0:	1c5a      	adds	r2, r3, #1
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f8c3 2548 	str.w	r2, [r3, #1352]	@ 0x548

                    /* Increment the IP send packets dropped count.  */
                    ip_ptr -> nx_ip_send_packets_dropped++;
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f8d3 3558 	ldr.w	r3, [r3, #1368]	@ 0x558
 800deae:	1c5a      	adds	r2, r3, #1
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	f8c3 2558 	str.w	r2, [r3, #1368]	@ 0x558
#endif
                }

                return;
 800deb6:	e037      	b.n	800df28 <_nx_ipv6_packet_send+0x420>
    {

        /* This IP instance does not require any IP-to-physical mapping.  */
        /* Build the driver request.  */

        driver_request.nx_ip_driver_physical_address_msw = 0;
 800deb8:	2300      	movs	r3, #0
 800deba:	63bb      	str	r3, [r7, #56]	@ 0x38
        driver_request.nx_ip_driver_physical_address_lsw = 0;
 800debc:	2300      	movs	r3, #0
 800debe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        driver_request.nx_ip_driver_interface            = if_ptr;
 800dec0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dec4:	e000      	b.n	800dec8 <_nx_ipv6_packet_send+0x3c0>
            {
 800dec6:	bf00      	nop
    }

    /* Does the packet payload exceed next hop MTU?  */
    if (packet_ptr -> nx_packet_length > next_hop_mtu)
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800decc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dece:	429a      	cmp	r2, r3
 800ded0:	d206      	bcs.n	800dee0 <_nx_ipv6_packet_send+0x3d8>
        if (fragment == NX_TRUE)
        {
#endif  /* NX_IPSEC_ENABLE */

            /* Yes; ok to fragment the packet payload. */
            _nx_ipv6_fragment_process(&driver_request, next_hop_mtu);
 800ded2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ded6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ded8:	4618      	mov	r0, r3
 800deda:	f7ff fa1e 	bl	800d31a <_nx_ipv6_fragment_process>
        /* Just release the packet.  */
        _nx_packet_transmit_release(packet_ptr);
#endif  /* NX_DISABLE_FRAGMENTATION */

        /* This packet send is complete, just return.  */
        return;
 800dede:	e024      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
    /* The packet requires no fragmentation. Proceed with sending the packet. */

#ifndef NX_DISABLE_IP_INFO

    /* Increment the IP packet sent count.  */
    ip_ptr -> nx_ip_total_packets_sent++;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	f8d3 3518 	ldr.w	r3, [r3, #1304]	@ 0x518
 800dee6:	1c5a      	adds	r2, r3, #1
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	f8c3 2518 	str.w	r2, [r3, #1304]	@ 0x518

    /* Increment the IP bytes sent count.  */
    ip_ptr -> nx_ip_total_bytes_sent +=  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_IPV6_HEADER);
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800def8:	4413      	add	r3, r2
 800defa:	f1a3 0228 	sub.w	r2, r3, #40	@ 0x28
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	f8c3 251c 	str.w	r2, [r3, #1308]	@ 0x51c

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Driver entry must not be NULL. */
    NX_ASSERT(if_ptr -> nx_interface_link_driver_entry != NX_NULL);
 800df04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d104      	bne.n	800df16 <_nx_ipv6_packet_send+0x40e>
 800df0c:	f04f 30ff 	mov.w	r0, #4294967295
 800df10:	f009 f9ae 	bl	8017270 <_tx_thread_sleep>
 800df14:	e7fa      	b.n	800df0c <_nx_ipv6_packet_send+0x404>

    /* Send the IP packet out on the network via the attached driver.  */
    (if_ptr -> nx_interface_link_driver_entry)(&driver_request);
 800df16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df1a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800df1e:	4610      	mov	r0, r2
 800df20:	4798      	blx	r3
 800df22:	e002      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
        return;
 800df24:	bf00      	nop
 800df26:	e000      	b.n	800df2a <_nx_ipv6_packet_send+0x422>
                return;
 800df28:	bf00      	nop
}
 800df2a:	3770      	adds	r7, #112	@ 0x70
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <_nx_ipv6_prefix_list_delete_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_ipv6_prefix_list_delete_entry(NX_IP *ip_ptr, NX_IPV6_PREFIX_ENTRY *entry)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b08e      	sub	sp, #56	@ 0x38
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	6039      	str	r1, [r7, #0]

    /* Invalidate the interface IP address if we obtained the
       interface IP address based on the prefix information. */

    /* Search through each physical interface for a match. */
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800df3a:	2300      	movs	r3, #0
 800df3c:	637b      	str	r3, [r7, #52]	@ 0x34
 800df3e:	e069      	b.n	800e014 <_nx_ipv6_prefix_list_delete_entry+0xe4>
    {

        /* Get a pointer to the first address in the interface list. */
        interface_ipv6_address = ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head;
 800df40:	687a      	ldr	r2, [r7, #4]
 800df42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df44:	214c      	movs	r1, #76	@ 0x4c
 800df46:	fb01 f303 	mul.w	r3, r1, r3
 800df4a:	4413      	add	r3, r2
 800df4c:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	62fb      	str	r3, [r7, #44]	@ 0x2c
        interface_ipv6_address_prev = NX_NULL;
 800df54:	2300      	movs	r3, #0
 800df56:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Search the address list for a match. */
        while (interface_ipv6_address)
 800df58:	e056      	b.n	800e008 <_nx_ipv6_prefix_list_delete_entry+0xd8>
        {

            /* Is this interface address valid? */
            if (interface_ipv6_address -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_UNKNOWN &&
 800df5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df5c:	789b      	ldrb	r3, [r3, #2]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d04d      	beq.n	800dffe <_nx_ipv6_prefix_list_delete_entry+0xce>
                interface_ipv6_address -> nxd_ipv6_address_ConfigurationMethod == NX_IPV6_ADDRESS_BASED_ON_INTERFACE)
 800df62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df64:	7f5b      	ldrb	r3, [r3, #29]
            if (interface_ipv6_address -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_UNKNOWN &&
 800df66:	2b04      	cmp	r3, #4
 800df68:	d149      	bne.n	800dffe <_nx_ipv6_prefix_list_delete_entry+0xce>
            {

                /* Yes.  Extract the prefix to match on. The prefix length is 64 bits. */
                address_prefix[0] = interface_ipv6_address -> nxd_ipv6_address[0];
 800df6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df6c:	689b      	ldr	r3, [r3, #8]
 800df6e:	61fb      	str	r3, [r7, #28]
                address_prefix[1] = interface_ipv6_address -> nxd_ipv6_address[1];
 800df70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	623b      	str	r3, [r7, #32]
                address_prefix[2] = 0;
 800df76:	2300      	movs	r3, #0
 800df78:	627b      	str	r3, [r7, #36]	@ 0x24
                address_prefix[3] = 0;
 800df7a:	2300      	movs	r3, #0
 800df7c:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Do we have a match?  */
                if (CHECK_IPV6_ADDRESSES_SAME(address_prefix, entry -> nx_ipv6_prefix_entry_network_address))
 800df7e:	683a      	ldr	r2, [r7, #0]
 800df80:	f107 031c 	add.w	r3, r7, #28
 800df84:	4611      	mov	r1, r2
 800df86:	4618      	mov	r0, r3
 800df88:	f000 fa15 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800df8c:	4603      	mov	r3, r0
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d035      	beq.n	800dffe <_nx_ipv6_prefix_list_delete_entry+0xce>
                {

                    /* Yes, invalidate this address.  */
                    interface_ipv6_address -> nxd_ipv6_address_valid = NX_FALSE;
 800df92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df94:	2200      	movs	r2, #0
 800df96:	701a      	strb	r2, [r3, #0]
                    interface_ipv6_address -> nxd_ipv6_address_state = NX_IPV6_ADDR_STATE_UNKNOWN;
 800df98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df9a:	2200      	movs	r2, #0
 800df9c:	709a      	strb	r2, [r3, #2]

                    interface_ipv6_address -> nxd_ipv6_address_ConfigurationMethod = NX_IPV6_ADDRESS_NOT_CONFIGURED;
 800df9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	775a      	strb	r2, [r3, #29]

#ifndef NX_DISABLE_IPV6_DAD
                    interface_ipv6_address -> nxd_ipv6_address_DupAddrDetectTransmit = 0;
 800dfa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	771a      	strb	r2, [r3, #28]
#endif /* NX_DISABLE_IPV6_DAD */

                    /* Update the list. */
                    if (interface_ipv6_address_prev == NX_NULL)
 800dfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10b      	bne.n	800dfc8 <_nx_ipv6_prefix_list_delete_entry+0x98>
                    {
                        ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head = interface_ipv6_address -> nxd_ipv6_address_next;
 800dfb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb2:	699a      	ldr	r2, [r3, #24]
 800dfb4:	6879      	ldr	r1, [r7, #4]
 800dfb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfb8:	204c      	movs	r0, #76	@ 0x4c
 800dfba:	fb00 f303 	mul.w	r3, r0, r3
 800dfbe:	440b      	add	r3, r1
 800dfc0:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 800dfc4:	601a      	str	r2, [r3, #0]
 800dfc6:	e003      	b.n	800dfd0 <_nx_ipv6_prefix_list_delete_entry+0xa0>
                    }
                    else
                    {
                        interface_ipv6_address_prev -> nxd_ipv6_address_next = interface_ipv6_address -> nxd_ipv6_address_next;
 800dfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfca:	699a      	ldr	r2, [r3, #24]
 800dfcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfce:	619a      	str	r2, [r3, #24]
                    }

                    /* Delete the associated multicast address. */
                    SET_SOLICITED_NODE_MULTICAST_ADDRESS(multicast_address, interface_ipv6_address -> nxd_ipv6_address);
 800dfd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfd2:	f103 0208 	add.w	r2, r3, #8
 800dfd6:	f107 030c 	add.w	r3, r7, #12
 800dfda:	4611      	mov	r1, r2
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f000 fa6d 	bl	800e4bc <SET_SOLICITED_NODE_MULTICAST_ADDRESS>

                    _nx_ipv6_multicast_leave(ip_ptr, &multicast_address[0], interface_ipv6_address -> nxd_ipv6_address_attached);
 800dfe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe4:	685a      	ldr	r2, [r3, #4]
 800dfe6:	f107 030c 	add.w	r3, r7, #12
 800dfea:	4619      	mov	r1, r3
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f7ff fc15 	bl	800d81c <_nx_ipv6_multicast_leave>
                                                                &interface_ipv6_address -> nxd_ipv6_address[0]);
                    }
#endif /* NX_ENABLE_IPV6_ADDRESS_CHANGE_NOTIFY */

                    /* Clear the address at last. */
                    SET_UNSPECIFIED_ADDRESS(interface_ipv6_address -> nxd_ipv6_address);
 800dff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dff4:	3308      	adds	r3, #8
 800dff6:	4618      	mov	r0, r3
 800dff8:	f000 fa29 	bl	800e44e <SET_UNSPECIFIED_ADDRESS>

                    /* Address for this interface is found. Just break. */
                    break;
 800dffc:	e007      	b.n	800e00e <_nx_ipv6_prefix_list_delete_entry+0xde>
                }
            }

            /* Set the previous address. */
            interface_ipv6_address_prev = interface_ipv6_address;
 800dffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e000:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Get the next address. */
            interface_ipv6_address = interface_ipv6_address -> nxd_ipv6_address_next;
 800e002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e004:	699b      	ldr	r3, [r3, #24]
 800e006:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (interface_ipv6_address)
 800e008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d1a5      	bne.n	800df5a <_nx_ipv6_prefix_list_delete_entry+0x2a>
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 800e00e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e010:	3301      	adds	r3, #1
 800e012:	637b      	str	r3, [r7, #52]	@ 0x34
 800e014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e016:	2b00      	cmp	r3, #0
 800e018:	d092      	beq.n	800df40 <_nx_ipv6_prefix_list_delete_entry+0x10>
        } /* while (interface_ipv6_address) */
    } /* for(i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++) */

    /* Unlink the previous node, if it exists. */
    if (entry -> nx_ipv6_prefix_entry_prev == NX_NULL)
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	699b      	ldr	r3, [r3, #24]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d105      	bne.n	800e02e <_nx_ipv6_prefix_list_delete_entry+0xfe>
    {
        ip_ptr -> nx_ipv6_prefix_list_ptr = entry -> nx_ipv6_prefix_entry_next;
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	69da      	ldr	r2, [r3, #28]
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f8c3 2eb8 	str.w	r2, [r3, #3768]	@ 0xeb8
 800e02c:	e004      	b.n	800e038 <_nx_ipv6_prefix_list_delete_entry+0x108>
    }
    else
    {
        entry -> nx_ipv6_prefix_entry_prev -> nx_ipv6_prefix_entry_next = entry -> nx_ipv6_prefix_entry_next;
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	699b      	ldr	r3, [r3, #24]
 800e032:	683a      	ldr	r2, [r7, #0]
 800e034:	69d2      	ldr	r2, [r2, #28]
 800e036:	61da      	str	r2, [r3, #28]
    }

    /* Unlink the next node if it exists. */
    if (entry -> nx_ipv6_prefix_entry_next)
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	69db      	ldr	r3, [r3, #28]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d004      	beq.n	800e04a <_nx_ipv6_prefix_list_delete_entry+0x11a>
    {
        entry -> nx_ipv6_prefix_entry_next -> nx_ipv6_prefix_entry_prev = entry -> nx_ipv6_prefix_entry_prev;
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	69db      	ldr	r3, [r3, #28]
 800e044:	683a      	ldr	r2, [r7, #0]
 800e046:	6992      	ldr	r2, [r2, #24]
 800e048:	619a      	str	r2, [r3, #24]
    }

    /* Clean up this entry. */
    entry -> nx_ipv6_prefix_entry_next = NX_NULL;
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	2200      	movs	r2, #0
 800e04e:	61da      	str	r2, [r3, #28]
    entry -> nx_ipv6_prefix_entry_prev = NX_NULL;
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	2200      	movs	r2, #0
 800e054:	619a      	str	r2, [r3, #24]

    /* Put entry onto the free list.*/
    if (ip_ptr -> nx_ipv6_prefix_entry_free_list == NX_NULL)
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f8d3 3ebc 	ldr.w	r3, [r3, #3772]	@ 0xebc
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d104      	bne.n	800e06a <_nx_ipv6_prefix_list_delete_entry+0x13a>
    {
        /* Free list is empty.  Set entry to be the first on the list. */
        ip_ptr -> nx_ipv6_prefix_entry_free_list = entry;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	683a      	ldr	r2, [r7, #0]
 800e064:	f8c3 2ebc 	str.w	r2, [r3, #3772]	@ 0xebc
        entry -> nx_ipv6_prefix_entry_next = ip_ptr -> nx_ipv6_prefix_entry_free_list;
        ip_ptr -> nx_ipv6_prefix_entry_free_list = entry;
    }

    /* All done. Return. */
    return;
 800e068:	e00e      	b.n	800e088 <_nx_ipv6_prefix_list_delete_entry+0x158>
        ip_ptr -> nx_ipv6_prefix_entry_free_list -> nx_ipv6_prefix_entry_prev = entry;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 3ebc 	ldr.w	r3, [r3, #3772]	@ 0xebc
 800e070:	683a      	ldr	r2, [r7, #0]
 800e072:	619a      	str	r2, [r3, #24]
        entry -> nx_ipv6_prefix_entry_next = ip_ptr -> nx_ipv6_prefix_entry_free_list;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8d3 2ebc 	ldr.w	r2, [r3, #3772]	@ 0xebc
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	61da      	str	r2, [r3, #28]
        ip_ptr -> nx_ipv6_prefix_entry_free_list = entry;
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	683a      	ldr	r2, [r7, #0]
 800e082:	f8c3 2ebc 	str.w	r2, [r3, #3772]	@ 0xebc
    return;
 800e086:	bf00      	nop
}
 800e088:	3738      	adds	r7, #56	@ 0x38
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
	...

0800e090 <_nx_ipv6_process_fragment_option>:
/*                                            packet length verification, */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_process_fragment_option(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b08a      	sub	sp, #40	@ 0x28
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#ifndef NX_DISABLE_IP_INFO

    /* Increment the IP receive fragments count */
    ip_ptr -> nx_ip_total_fragments_received++;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8d3 356c 	ldr.w	r3, [r3, #1388]	@ 0x56c
 800e0a0:	1c5a      	adds	r2, r3, #1
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8c3 256c 	str.w	r2, [r3, #1388]	@ 0x56c

#endif /* NX_DISABLE_IP_INFO */

    /* If fragmentation is not enabled, we drop this packet. */
    if (!ip_ptr -> nx_ip_fragment_assembly)
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	f8d3 37a0 	ldr.w	r3, [r3, #1952]	@ 0x7a0
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d101      	bne.n	800e0b6 <_nx_ipv6_process_fragment_option+0x26>
    {
        return(NX_OPTION_HEADER_ERROR);
 800e0b2:	2354      	movs	r3, #84	@ 0x54
 800e0b4:	e08e      	b.n	800e1d4 <_nx_ipv6_process_fragment_option+0x144>
    }

    /* Check packet length is at least sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION). */
    if (packet_ptr -> nx_packet_length < sizeof(NX_IPV6_HEADER_FRAGMENT_OPTION))
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0ba:	2b07      	cmp	r3, #7
 800e0bc:	d801      	bhi.n	800e0c2 <_nx_ipv6_process_fragment_option+0x32>
    {
        return(NX_OPTION_HEADER_ERROR);
 800e0be:	2354      	movs	r3, #84	@ 0x54
 800e0c0:	e088      	b.n	800e1d4 <_nx_ipv6_process_fragment_option+0x144>
    }

    /* Set a pointer to the starting of the fragment option. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    fragment_option = (NX_IPV6_HEADER_FRAGMENT_OPTION *)packet_ptr -> nx_packet_prepend_ptr;
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	689b      	ldr	r3, [r3, #8]
 800e0c6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Byte swap the offset_flag.  The identification field is only used for checking matches.
       The absolute value of the Id is not used in arithmatic operations.  Therefore there is
       need to byte-swap this field. */
    NX_CHANGE_USHORT_ENDIAN(fragment_option -> nx_ipv6_header_fragment_option_offset_flag);
 800e0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ca:	885b      	ldrh	r3, [r3, #2]
 800e0cc:	ba5b      	rev16	r3, r3
 800e0ce:	b29a      	uxth	r2, r3
 800e0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d2:	805a      	strh	r2, [r3, #2]

    /* Check whether or not the payload size is not multiple of 8 bytes if the
       M bit is set. */
    if (fragment_option -> nx_ipv6_header_fragment_option_offset_flag & 0x0001) /* M bit is set */
 800e0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d6:	885b      	ldrh	r3, [r3, #2]
 800e0d8:	f003 0301 	and.w	r3, r3, #1
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d01a      	beq.n	800e116 <_nx_ipv6_process_fragment_option+0x86>

    NX_IPV6_HEADER *ip_header;
    ULONG           payload_length;

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ip_header = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0e4:	623b      	str	r3, [r7, #32]

        payload_length = ip_header -> nx_ip_header_word_1 >> 16;
 800e0e6:	6a3b      	ldr	r3, [r7, #32]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	0c1b      	lsrs	r3, r3, #16
 800e0ec:	61fb      	str	r3, [r7, #28]

        /* If not multiple of 8 bytes... */
        if ((payload_length & 0xFFF8) != payload_length)
 800e0ee:	69fa      	ldr	r2, [r7, #28]
 800e0f0:	4b3a      	ldr	r3, [pc, #232]	@ (800e1dc <_nx_ipv6_process_fragment_option+0x14c>)
 800e0f2:	4013      	ands	r3, r2
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d018      	beq.n	800e12a <_nx_ipv6_process_fragment_option+0x9a>
            /* Return the option header error status and abort. */

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE

            /* Cover offset flag field. */
            NX_CHANGE_USHORT_ENDIAN(fragment_option -> nx_ipv6_header_fragment_option_offset_flag);
 800e0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0fa:	885b      	ldrh	r3, [r3, #2]
 800e0fc:	ba5b      	rev16	r3, r3
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e102:	805a      	strh	r2, [r3, #2]

            /*lint -e{835} -e{845} suppress operating on zero. */
            NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 0, 4);
 800e104:	2304      	movs	r3, #4
 800e106:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800e10a:	6839      	ldr	r1, [r7, #0]
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f7fc fca2 	bl	800aa56 <_nx_icmpv6_send_error_message>
#endif
            return(NX_OPTION_HEADER_ERROR);
 800e112:	2354      	movs	r3, #84	@ 0x54
 800e114:	e05e      	b.n	800e1d4 <_nx_ipv6_process_fragment_option+0x144>
        }
    }
    /* M bit is clear: This is the last (tail) packet fragment. */
    else if ((fragment_option -> nx_ipv6_header_fragment_option_offset_flag & 0xFFF8) == 0)
 800e116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e118:	885b      	ldrh	r3, [r3, #2]
 800e11a:	461a      	mov	r2, r3
 800e11c:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 800e120:	4013      	ands	r3, r2
 800e122:	2b00      	cmp	r3, #0
 800e124:	d101      	bne.n	800e12a <_nx_ipv6_process_fragment_option+0x9a>
    {

        /* Continue processing. */
        return(NX_CONTINUE);
 800e126:	2355      	movs	r3, #85	@ 0x55
 800e128:	e054      	b.n	800e1d4 <_nx_ipv6_process_fragment_option+0x144>
    }

    /* Payload size cannot exceeding 65535. */
    if (((fragment_option -> nx_ipv6_header_fragment_option_offset_flag & 0xFFF8) + packet_ptr -> nx_packet_length -
 800e12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e12c:	885b      	ldrh	r3, [r3, #2]
 800e12e:	461a      	mov	r2, r3
 800e130:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 800e134:	4013      	ands	r3, r2
 800e136:	683a      	ldr	r2, [r7, #0]
 800e138:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e13a:	4413      	add	r3, r2
 800e13c:	3b08      	subs	r3, #8
 800e13e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e142:	d313      	bcc.n	800e16c <_nx_ipv6_process_fragment_option+0xdc>
    {

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE

        /* Cover offset flag field. */
        NX_CHANGE_USHORT_ENDIAN(fragment_option -> nx_ipv6_header_fragment_option_offset_flag);
 800e144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e146:	885b      	ldrh	r3, [r3, #2]
 800e148:	ba5b      	rev16	r3, r3
 800e14a:	b29a      	uxth	r2, r3
 800e14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e14e:	805a      	strh	r2, [r3, #2]

        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        /*lint -e{835} -e{845} suppress operating on zero. */
        NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 0,
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	689a      	ldr	r2, [r3, #8]
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e158:	1ad3      	subs	r3, r2, r3
 800e15a:	3302      	adds	r3, #2
 800e15c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800e160:	6839      	ldr	r1, [r7, #0]
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7fc fc77 	bl	800aa56 <_nx_icmpv6_send_error_message>
                                         (ULONG)((packet_ptr -> nx_packet_prepend_ptr - packet_ptr -> nx_packet_ip_header) + 2));
#endif /* NX_DISABLE_ICMPV6_ERROR_MESSAGE */

        /* Return an Option header error status. */
        return(NX_OPTION_HEADER_ERROR);
 800e168:	2354      	movs	r3, #84	@ 0x54
 800e16a:	e033      	b.n	800e1d4 <_nx_ipv6_process_fragment_option+0x144>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e16c:	f3ef 8310 	mrs	r3, PRIMASK
 800e170:	617b      	str	r3, [r7, #20]
    return(posture);
 800e172:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800e174:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e176:	b672      	cpsid	i
    return(int_posture);
 800e178:	693b      	ldr	r3, [r7, #16]
    }

    /* Disable interrupt */
    TX_DISABLE
 800e17a:	61bb      	str	r3, [r7, #24]

    /* In IPv6 IP fragmentation is required. */

    /* Determine if the queue is empty.  */
    if (ip_ptr -> nx_ip_received_fragment_head)
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 37ac 	ldr.w	r3, [r3, #1964]	@ 0x7ac
 800e182:	2b00      	cmp	r3, #0
 800e184:	d00c      	beq.n	800e1a0 <_nx_ipv6_process_fragment_option+0x110>
    {

        /* Raw receive queue is not empty, add this packet to the end of the queue.  */
        (ip_ptr -> nx_ip_received_fragment_tail) -> nx_packet_queue_next =  packet_ptr;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f8d3 37b0 	ldr.w	r3, [r3, #1968]	@ 0x7b0
 800e18c:	683a      	ldr	r2, [r7, #0]
 800e18e:	61da      	str	r2, [r3, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	2200      	movs	r2, #0
 800e194:	61da      	str	r2, [r3, #28]
        ip_ptr -> nx_ip_received_fragment_tail =  packet_ptr;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	683a      	ldr	r2, [r7, #0]
 800e19a:	f8c3 27b0 	str.w	r2, [r3, #1968]	@ 0x7b0
 800e19e:	e00a      	b.n	800e1b6 <_nx_ipv6_process_fragment_option+0x126>
    else
    {

        /* Raw receive queue is empty.  Just set the head and tail pointers
           to point to this packet.  */
        ip_ptr -> nx_ip_received_fragment_head =  packet_ptr;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	683a      	ldr	r2, [r7, #0]
 800e1a4:	f8c3 27ac 	str.w	r2, [r3, #1964]	@ 0x7ac
        ip_ptr -> nx_ip_received_fragment_tail =  packet_ptr;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	683a      	ldr	r2, [r7, #0]
 800e1ac:	f8c3 27b0 	str.w	r2, [r3, #1968]	@ 0x7b0
        packet_ptr -> nx_packet_queue_next     =  NX_NULL;
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	61da      	str	r2, [r3, #28]
 800e1b6:	69bb      	ldr	r3, [r7, #24]
 800e1b8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	f383 8810 	msr	PRIMASK, r3
}
 800e1c0:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

#ifndef NX_FRAGMENT_IMMEDIATE_ASSEMBLY
    /* Wakeup IP helper thread to process the IP fragment re-assembly.  */
    tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_UNFRAG_EVENT, TX_OR);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	2102      	movs	r1, #2
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f007 fe09 	bl	8015de4 <_tx_event_flags_set>
#else
    /* Process the IP fragment reassemble.  */
    (ip_ptr -> nx_ip_fragment_assembly)(ip_ptr);
#endif /* NX_FRAGMENT_IMMEDIATE_ASSEMBLY */

    return(NX_SUCCESS);
 800e1d2:	2300      	movs	r3, #0
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3728      	adds	r7, #40	@ 0x28
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	ffff0007 	.word	0xffff0007

0800e1e0 <_nx_ipv6_process_hop_by_hop_option>:
/*                                            buffer read overflow check, */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_process_hop_by_hop_option(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b088      	sub	sp, #32
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /*  Make sure there's no OOB when reading Hdr Ext Len from the packet buffer. */
    if ((UINT)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr) < 2)
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	68da      	ldr	r2, [r3, #12]
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	689b      	ldr	r3, [r3, #8]
 800e1f2:	1ad3      	subs	r3, r2, r3
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d801      	bhi.n	800e1fc <_nx_ipv6_process_hop_by_hop_option+0x1c>
    {

        /* return an error code. */
        return(NX_OPTION_HEADER_ERROR);
 800e1f8:	2354      	movs	r3, #84	@ 0x54
 800e1fa:	e074      	b.n	800e2e6 <_nx_ipv6_process_hop_by_hop_option+0x106>
    }

    /* Read the Hdr Ext Len field. */
    header_length = *(packet_ptr -> nx_packet_prepend_ptr + 1);
 800e1fc:	683b      	ldr	r3, [r7, #0]
 800e1fe:	689b      	ldr	r3, [r3, #8]
 800e200:	3301      	adds	r3, #1
 800e202:	781b      	ldrb	r3, [r3, #0]
 800e204:	61fb      	str	r3, [r7, #28]

    /* Calculate the the true header length: (n + 1) * 8 */
    header_length = (header_length + 1) << 3;
 800e206:	69fb      	ldr	r3, [r7, #28]
 800e208:	3301      	adds	r3, #1
 800e20a:	00db      	lsls	r3, r3, #3
 800e20c:	61fb      	str	r3, [r7, #28]

    /* The 1st option starts from the 3rd byte. */
    offset = 2;
 800e20e:	2302      	movs	r3, #2
 800e210:	61bb      	str	r3, [r7, #24]

    /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
    /*lint -e{737} suppress loss of sign, since nx_packet_append_ptr is assumed to be larger than nx_packet_ip_header. */
    offset_base = (UINT)((ULONG)(packet_ptr -> nx_packet_prepend_ptr - packet_ptr -> nx_packet_ip_header) - (ULONG)sizeof(NX_IPV6_HEADER));
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	689a      	ldr	r2, [r3, #8]
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e21a:	1ad3      	subs	r3, r2, r3
 800e21c:	3b28      	subs	r3, #40	@ 0x28
 800e21e:	617b      	str	r3, [r7, #20]
    header_length = header_length - (INT)offset;
 800e220:	69bb      	ldr	r3, [r7, #24]
 800e222:	69fa      	ldr	r2, [r7, #28]
 800e224:	1ad3      	subs	r3, r2, r3
 800e226:	61fb      	str	r3, [r7, #28]

    /* Sanity check; does the header length data go past the end of the end of the packet buffer? */
    /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
    if ((UINT)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr) <
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	68da      	ldr	r2, [r3, #12]
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	1ad3      	subs	r3, r2, r3
 800e232:	4619      	mov	r1, r3
        ((UINT)header_length + offset))
 800e234:	69fa      	ldr	r2, [r7, #28]
 800e236:	69bb      	ldr	r3, [r7, #24]
 800e238:	4413      	add	r3, r2
    if ((UINT)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr) <
 800e23a:	4299      	cmp	r1, r3
 800e23c:	d24f      	bcs.n	800e2de <_nx_ipv6_process_hop_by_hop_option+0xfe>
    {

        /* Yes, handle the error as indicated by the option type 2 msb's. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        option = (NX_IPV6_HOP_BY_HOP_OPTION *)(packet_ptr -> nx_packet_prepend_ptr + offset);
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	689a      	ldr	r2, [r3, #8]
 800e242:	69bb      	ldr	r3, [r7, #24]
 800e244:	4413      	add	r3, r2
 800e246:	613b      	str	r3, [r7, #16]

        _nx_ipv6_option_error(ip_ptr, packet_ptr, option -> nx_ipv6_hop_by_hop_option_type, offset_base + offset);
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	7819      	ldrb	r1, [r3, #0]
 800e24c:	697a      	ldr	r2, [r7, #20]
 800e24e:	69bb      	ldr	r3, [r7, #24]
 800e250:	4413      	add	r3, r2
 800e252:	460a      	mov	r2, r1
 800e254:	6839      	ldr	r1, [r7, #0]
 800e256:	6878      	ldr	r0, [r7, #4]
 800e258:	f7ff fb0c 	bl	800d874 <_nx_ipv6_option_error>
        return(NX_OPTION_HEADER_ERROR);
 800e25c:	2354      	movs	r3, #84	@ 0x54
 800e25e:	e042      	b.n	800e2e6 <_nx_ipv6_process_hop_by_hop_option+0x106>
    while (header_length > 0)
    {

        /* Get a pointer to the options. */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        option = (NX_IPV6_HOP_BY_HOP_OPTION *)(packet_ptr -> nx_packet_prepend_ptr + offset);
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	689a      	ldr	r2, [r3, #8]
 800e264:	69bb      	ldr	r3, [r7, #24]
 800e266:	4413      	add	r3, r2
 800e268:	613b      	str	r3, [r7, #16]

        switch (option -> nx_ipv6_hop_by_hop_option_type)
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	781b      	ldrb	r3, [r3, #0]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d002      	beq.n	800e278 <_nx_ipv6_process_hop_by_hop_option+0x98>
 800e272:	2b01      	cmp	r3, #1
 800e274:	d007      	beq.n	800e286 <_nx_ipv6_process_hop_by_hop_option+0xa6>
 800e276:	e014      	b.n	800e2a2 <_nx_ipv6_process_hop_by_hop_option+0xc2>

        case 0:

            /* Pad1 option.  This option indicates the size of the padding is one.
               So we skip one byte. */
            offset++;
 800e278:	69bb      	ldr	r3, [r7, #24]
 800e27a:	3301      	adds	r3, #1
 800e27c:	61bb      	str	r3, [r7, #24]
            header_length--;
 800e27e:	69fb      	ldr	r3, [r7, #28]
 800e280:	3b01      	subs	r3, #1
 800e282:	61fb      	str	r3, [r7, #28]
            break;
 800e284:	e02b      	b.n	800e2de <_nx_ipv6_process_hop_by_hop_option+0xfe>

        case 1:

            /* PadN option. Skip N+2 bytes. */
            offset += ((UINT)(option -> nx_ipv6_hop_by_hop_length) + 2);
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	785b      	ldrb	r3, [r3, #1]
 800e28a:	461a      	mov	r2, r3
 800e28c:	69bb      	ldr	r3, [r7, #24]
 800e28e:	4413      	add	r3, r2
 800e290:	3302      	adds	r3, #2
 800e292:	61bb      	str	r3, [r7, #24]
            header_length -= ((INT)(option -> nx_ipv6_hop_by_hop_length) + 2);
 800e294:	693b      	ldr	r3, [r7, #16]
 800e296:	785b      	ldrb	r3, [r3, #1]
 800e298:	3302      	adds	r3, #2
 800e29a:	69fa      	ldr	r2, [r7, #28]
 800e29c:	1ad3      	subs	r3, r2, r3
 800e29e:	61fb      	str	r3, [r7, #28]
            break;
 800e2a0:	e01d      	b.n	800e2de <_nx_ipv6_process_hop_by_hop_option+0xfe>
#endif /* NX_ENABLE_THREAD  */

        default:

            /* Unknown option.  */
            rv = _nx_ipv6_option_error(ip_ptr, packet_ptr, option -> nx_ipv6_hop_by_hop_option_type, offset_base + offset);
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	7819      	ldrb	r1, [r3, #0]
 800e2a6:	697a      	ldr	r2, [r7, #20]
 800e2a8:	69bb      	ldr	r3, [r7, #24]
 800e2aa:	4413      	add	r3, r2
 800e2ac:	460a      	mov	r2, r1
 800e2ae:	6839      	ldr	r1, [r7, #0]
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f7ff fadf 	bl	800d874 <_nx_ipv6_option_error>
 800e2b6:	60f8      	str	r0, [r7, #12]

            /* If no errors, just skip this option and move onto the next option.*/
            if (rv == NX_SUCCESS)
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d10d      	bne.n	800e2da <_nx_ipv6_process_hop_by_hop_option+0xfa>
            {

                /* Skip this option and continue processing the rest of the header. */
                offset += ((UINT)(option -> nx_ipv6_hop_by_hop_length) + 2);
 800e2be:	693b      	ldr	r3, [r7, #16]
 800e2c0:	785b      	ldrb	r3, [r3, #1]
 800e2c2:	461a      	mov	r2, r3
 800e2c4:	69bb      	ldr	r3, [r7, #24]
 800e2c6:	4413      	add	r3, r2
 800e2c8:	3302      	adds	r3, #2
 800e2ca:	61bb      	str	r3, [r7, #24]
                header_length -= ((INT)(option -> nx_ipv6_hop_by_hop_length) + 2);
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	785b      	ldrb	r3, [r3, #1]
 800e2d0:	3302      	adds	r3, #2
 800e2d2:	69fa      	ldr	r2, [r7, #28]
 800e2d4:	1ad3      	subs	r3, r2, r3
 800e2d6:	61fb      	str	r3, [r7, #28]
                break;
 800e2d8:	e001      	b.n	800e2de <_nx_ipv6_process_hop_by_hop_option+0xfe>
            }
            else
            {

                /* Return value indicates an error status: we need to drop the entire packet. */
                return(rv); /* Drop this packet. */
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	e003      	b.n	800e2e6 <_nx_ipv6_process_hop_by_hop_option+0x106>
    while (header_length > 0)
 800e2de:	69fb      	ldr	r3, [r7, #28]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	dcbd      	bgt.n	800e260 <_nx_ipv6_process_hop_by_hop_option+0x80>
            }
        }
    }

    /* Successful processing of option header. */
    return(NX_SUCCESS);
 800e2e4:	2300      	movs	r3, #0
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3720      	adds	r7, #32
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}

0800e2ee <_nx_ipv6_process_routing_option>:
/*                                            packet length verification, */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_ipv6_process_routing_option(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800e2ee:	b580      	push	{r7, lr}
 800e2f0:	b084      	sub	sp, #16
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	6078      	str	r0, [r7, #4]
 800e2f6:	6039      	str	r1, [r7, #0]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Check packet length is at least sizeof(NX_IPV6_HEADER_ROUTING_OPTION). */
    if (packet_ptr -> nx_packet_length < sizeof(NX_IPV6_HEADER_ROUTING_OPTION))
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2fc:	2b07      	cmp	r3, #7
 800e2fe:	d801      	bhi.n	800e304 <_nx_ipv6_process_routing_option+0x16>
    {
        return(NX_OPTION_HEADER_ERROR);
 800e300:	2354      	movs	r3, #84	@ 0x54
 800e302:	e017      	b.n	800e334 <_nx_ipv6_process_routing_option+0x46>
    }

    /* Set a pointer to the routing header. */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    option = (NX_IPV6_HEADER_ROUTING_OPTION *)(packet_ptr -> nx_packet_prepend_ptr);
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	689b      	ldr	r3, [r3, #8]
 800e308:	60fb      	str	r3, [r7, #12]

    if (option -> nx_ipv6_header_routing_option_segments_left == 0)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	78db      	ldrb	r3, [r3, #3]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d101      	bne.n	800e316 <_nx_ipv6_process_routing_option+0x28>
    {
        /* Skip the rest of the routing header and continue processing this packet. */
        return(NX_SUCCESS);
 800e312:	2300      	movs	r3, #0
 800e314:	e00e      	b.n	800e334 <_nx_ipv6_process_routing_option+0x46>
       an ICMP Parameter Problem if such feature is enabled. */

#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE

    /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
    base_offset = (UINT)(packet_ptr -> nx_packet_prepend_ptr - packet_ptr -> nx_packet_ip_header);
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	689a      	ldr	r2, [r3, #8]
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e31e:	1ad3      	subs	r3, r2, r3
 800e320:	60bb      	str	r3, [r7, #8]

    /*lint -e{835} -e{845} suppress operating on zero. */
    NX_ICMPV6_SEND_PARAMETER_PROBLEM(ip_ptr, packet_ptr, 0, base_offset + 2);
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	3302      	adds	r3, #2
 800e326:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800e32a:	6839      	ldr	r1, [r7, #0]
 800e32c:	6878      	ldr	r0, [r7, #4]
 800e32e:	f7fc fb92 	bl	800aa56 <_nx_icmpv6_send_error_message>
#else
    NX_PARAMETER_NOT_USED(ip_ptr);
#endif

    /* Return error status, so the caller knows to free the packet. */
    return(NX_OPTION_HEADER_ERROR);
 800e332:	2354      	movs	r3, #84	@ 0x54
}
 800e334:	4618      	mov	r0, r3
 800e336:	3710      	adds	r7, #16
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <CHECK_IP_ADDRESSES_BY_PREFIX>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
INT CHECK_IP_ADDRESSES_BY_PREFIX(ULONG *ip_addr1, ULONG *ip_addr2,
                                 ULONG prefix_len)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b088      	sub	sp, #32
 800e340:	af00      	add	r7, sp, #0
 800e342:	60f8      	str	r0, [r7, #12]
 800e344:	60b9      	str	r1, [r7, #8]
 800e346:	607a      	str	r2, [r7, #4]
ULONG low_prefix;  /* Remaining bits in prefix after high prefix. */
ULONG mask;


    /* Get number of ULONGs that can fit in the specified prefix length. */
    high_prefix  = prefix_len >> 5;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	095b      	lsrs	r3, r3, #5
 800e34c:	61fb      	str	r3, [r7, #28]

    /* Get the remaining bits in prefix length. */
    low_prefix  = prefix_len &  0x1f;
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f003 031f 	and.w	r3, r3, #31
 800e354:	61bb      	str	r3, [r7, #24]

    /* Would the prefix length have 1 or more ULONGs? */
    if (high_prefix)
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00b      	beq.n	800e374 <CHECK_IP_ADDRESSES_BY_PREFIX+0x38>
    {

        /* Yes; compare that number of ULONGS (in bytes) in each input address. */
        if (memcmp(ip_addr1, ip_addr2, high_prefix << 2))
 800e35c:	69fb      	ldr	r3, [r7, #28]
 800e35e:	009b      	lsls	r3, r3, #2
 800e360:	461a      	mov	r2, r3
 800e362:	68b9      	ldr	r1, [r7, #8]
 800e364:	68f8      	ldr	r0, [r7, #12]
 800e366:	f00a fc19 	bl	8018b9c <memcmp>
 800e36a:	4603      	mov	r3, r0
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d001      	beq.n	800e374 <CHECK_IP_ADDRESSES_BY_PREFIX+0x38>
        {
            /* A nonzero result indicates a mismatch. */
            return(0);
 800e370:	2300      	movs	r3, #0
 800e372:	e01c      	b.n	800e3ae <CHECK_IP_ADDRESSES_BY_PREFIX+0x72>
        }
    }

    /* Are there any bits to compare after the high order bits? */
    if (low_prefix)
 800e374:	69bb      	ldr	r3, [r7, #24]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d018      	beq.n	800e3ac <CHECK_IP_ADDRESSES_BY_PREFIX+0x70>
    {

        /* Compare these bits between the two addresses, after masking out the upper ULONGs. */
        mask = ((0xFFFFFFFF) << (32 - low_prefix)) & 0xFFFFFFFF;
 800e37a:	69bb      	ldr	r3, [r7, #24]
 800e37c:	f1c3 0320 	rsb	r3, r3, #32
 800e380:	f04f 32ff 	mov.w	r2, #4294967295
 800e384:	fa02 f303 	lsl.w	r3, r2, r3
 800e388:	617b      	str	r3, [r7, #20]

        if ((ip_addr1[high_prefix] ^ ip_addr2[high_prefix]) & mask)
 800e38a:	69fb      	ldr	r3, [r7, #28]
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	68fa      	ldr	r2, [r7, #12]
 800e390:	4413      	add	r3, r2
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	69fb      	ldr	r3, [r7, #28]
 800e396:	009b      	lsls	r3, r3, #2
 800e398:	68b9      	ldr	r1, [r7, #8]
 800e39a:	440b      	add	r3, r1
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	405a      	eors	r2, r3
 800e3a0:	697b      	ldr	r3, [r7, #20]
 800e3a2:	4013      	ands	r3, r2
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d001      	beq.n	800e3ac <CHECK_IP_ADDRESSES_BY_PREFIX+0x70>
        {
            return(0);
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	e000      	b.n	800e3ae <CHECK_IP_ADDRESSES_BY_PREFIX+0x72>
        }
    }

    return(1);
 800e3ac:	2301      	movs	r3, #1
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3720      	adds	r7, #32
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}

0800e3b6 <CHECK_IPV6_ADDRESSES_SAME>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
INT CHECK_IPV6_ADDRESSES_SAME(ULONG *ip_addr1, ULONG *ip_addr2)
{
 800e3b6:	b480      	push	{r7}
 800e3b8:	b083      	sub	sp, #12
 800e3ba:	af00      	add	r7, sp, #0
 800e3bc:	6078      	str	r0, [r7, #4]
 800e3be:	6039      	str	r1, [r7, #0]
#ifdef FEATURE_NX_IPV6
    return(ip_addr1[0] == ip_addr2[0] &&
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681a      	ldr	r2, [r3, #0]
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	681b      	ldr	r3, [r3, #0]
           ip_addr1[1] == ip_addr2[1] &&
           ip_addr1[2] == ip_addr2[2] &&
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d119      	bne.n	800e400 <CHECK_IPV6_ADDRESSES_SAME+0x4a>
           ip_addr1[1] == ip_addr2[1] &&
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	3304      	adds	r3, #4
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	683b      	ldr	r3, [r7, #0]
 800e3d4:	3304      	adds	r3, #4
 800e3d6:	681b      	ldr	r3, [r3, #0]
    return(ip_addr1[0] == ip_addr2[0] &&
 800e3d8:	429a      	cmp	r2, r3
 800e3da:	d111      	bne.n	800e400 <CHECK_IPV6_ADDRESSES_SAME+0x4a>
           ip_addr1[2] == ip_addr2[2] &&
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	3308      	adds	r3, #8
 800e3e0:	681a      	ldr	r2, [r3, #0]
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	3308      	adds	r3, #8
 800e3e6:	681b      	ldr	r3, [r3, #0]
           ip_addr1[1] == ip_addr2[1] &&
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d109      	bne.n	800e400 <CHECK_IPV6_ADDRESSES_SAME+0x4a>
           ip_addr1[3] == ip_addr2[3]);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	330c      	adds	r3, #12
 800e3f0:	681a      	ldr	r2, [r3, #0]
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	330c      	adds	r3, #12
 800e3f6:	681b      	ldr	r3, [r3, #0]
           ip_addr1[2] == ip_addr2[2] &&
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	d101      	bne.n	800e400 <CHECK_IPV6_ADDRESSES_SAME+0x4a>
 800e3fc:	2301      	movs	r3, #1
 800e3fe:	e000      	b.n	800e402 <CHECK_IPV6_ADDRESSES_SAME+0x4c>
 800e400:	2300      	movs	r3, #0
    NX_PARAMETER_NOT_USED(ip_addr1);
    NX_PARAMETER_NOT_USED(ip_addr2);

    return(0);
#endif /* FEATURE_NX_IPV6 */
}
 800e402:	4618      	mov	r0, r3
 800e404:	370c      	adds	r7, #12
 800e406:	46bd      	mov	sp, r7
 800e408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40c:	4770      	bx	lr

0800e40e <CHECK_UNSPECIFIED_ADDRESS>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
INT CHECK_UNSPECIFIED_ADDRESS(ULONG *ip_addr)
{
 800e40e:	b480      	push	{r7}
 800e410:	b083      	sub	sp, #12
 800e412:	af00      	add	r7, sp, #0
 800e414:	6078      	str	r0, [r7, #4]
#ifdef FEATURE_NX_IPV6
    return(!(ip_addr[0] || ip_addr[1] || ip_addr[2] || ip_addr[3]));
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d110      	bne.n	800e440 <CHECK_UNSPECIFIED_ADDRESS+0x32>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	3304      	adds	r3, #4
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d10b      	bne.n	800e440 <CHECK_UNSPECIFIED_ADDRESS+0x32>
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	3308      	adds	r3, #8
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d106      	bne.n	800e440 <CHECK_UNSPECIFIED_ADDRESS+0x32>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	330c      	adds	r3, #12
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d101      	bne.n	800e440 <CHECK_UNSPECIFIED_ADDRESS+0x32>
 800e43c:	2301      	movs	r3, #1
 800e43e:	e000      	b.n	800e442 <CHECK_UNSPECIFIED_ADDRESS+0x34>
 800e440:	2300      	movs	r3, #0
#else
    NX_PARAMETER_NOT_USED(ip_addr);
    return(0);
#endif
}
 800e442:	4618      	mov	r0, r3
 800e444:	370c      	adds	r7, #12
 800e446:	46bd      	mov	sp, r7
 800e448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44c:	4770      	bx	lr

0800e44e <SET_UNSPECIFIED_ADDRESS>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
void SET_UNSPECIFIED_ADDRESS(ULONG *ip_addr)
{
 800e44e:	b480      	push	{r7}
 800e450:	b083      	sub	sp, #12
 800e452:	af00      	add	r7, sp, #0
 800e454:	6078      	str	r0, [r7, #4]
#ifdef FEATURE_NX_IPV6
    ip_addr[0] = 0;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2200      	movs	r2, #0
 800e45a:	601a      	str	r2, [r3, #0]
    ip_addr[1] = 0;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	3304      	adds	r3, #4
 800e460:	2200      	movs	r2, #0
 800e462:	601a      	str	r2, [r3, #0]
    ip_addr[2] = 0;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	3308      	adds	r3, #8
 800e468:	2200      	movs	r2, #0
 800e46a:	601a      	str	r2, [r3, #0]
    ip_addr[3] = 0;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	330c      	adds	r3, #12
 800e470:	2200      	movs	r2, #0
 800e472:	601a      	str	r2, [r3, #0]
#else
    NX_PARAMETER_NOT_USED(ip_addr);
#endif /* FEATURE_NX_IPV6 */
}
 800e474:	bf00      	nop
 800e476:	370c      	adds	r7, #12
 800e478:	46bd      	mov	sp, r7
 800e47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47e:	4770      	bx	lr

0800e480 <COPY_IPV6_ADDRESS>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
void COPY_IPV6_ADDRESS(ULONG *copy_from, ULONG *copy_to)
{
 800e480:	b480      	push	{r7}
 800e482:	b083      	sub	sp, #12
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
#ifdef FEATURE_NX_IPV6
    copy_to[0] = copy_from[0];
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681a      	ldr	r2, [r3, #0]
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	601a      	str	r2, [r3, #0]
    copy_to[1] = copy_from[1];
 800e492:	683b      	ldr	r3, [r7, #0]
 800e494:	3304      	adds	r3, #4
 800e496:	687a      	ldr	r2, [r7, #4]
 800e498:	6852      	ldr	r2, [r2, #4]
 800e49a:	601a      	str	r2, [r3, #0]
    copy_to[2] = copy_from[2];
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	3308      	adds	r3, #8
 800e4a0:	687a      	ldr	r2, [r7, #4]
 800e4a2:	6892      	ldr	r2, [r2, #8]
 800e4a4:	601a      	str	r2, [r3, #0]
    copy_to[3] = copy_from[3];
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	330c      	adds	r3, #12
 800e4aa:	687a      	ldr	r2, [r7, #4]
 800e4ac:	68d2      	ldr	r2, [r2, #12]
 800e4ae:	601a      	str	r2, [r3, #0]
#else
    NX_PARAMETER_NOT_USED(copy_from);
    NX_PARAMETER_NOT_USED(copy_to);
#endif /* FEATURE_NX_IPV6 */
}
 800e4b0:	bf00      	nop
 800e4b2:	370c      	adds	r7, #12
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ba:	4770      	bx	lr

0800e4bc <SET_SOLICITED_NODE_MULTICAST_ADDRESS>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
void SET_SOLICITED_NODE_MULTICAST_ADDRESS(ULONG *address,
                                          ULONG *unicast_address)
{
 800e4bc:	b480      	push	{r7}
 800e4be:	b083      	sub	sp, #12
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
 800e4c4:	6039      	str	r1, [r7, #0]
#ifdef FEATURE_NX_IPV6
    address[0] = (ULONG)0xFF020000;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	4a0b      	ldr	r2, [pc, #44]	@ (800e4f8 <SET_SOLICITED_NODE_MULTICAST_ADDRESS+0x3c>)
 800e4ca:	601a      	str	r2, [r3, #0]
    address[1] = (ULONG)0;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	3304      	adds	r3, #4
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	601a      	str	r2, [r3, #0]
    address[2] = (ULONG)0x00000001;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	3308      	adds	r3, #8
 800e4d8:	2201      	movs	r2, #1
 800e4da:	601a      	str	r2, [r3, #0]
    address[3] = (ULONG)(0xFF000000 | unicast_address[3]);
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	330c      	adds	r3, #12
 800e4e0:	681a      	ldr	r2, [r3, #0]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	330c      	adds	r3, #12
 800e4e6:	f042 427f 	orr.w	r2, r2, #4278190080	@ 0xff000000
 800e4ea:	601a      	str	r2, [r3, #0]
#else
    NX_PARAMETER_NOT_USED(address);
    NX_PARAMETER_NOT_USED(unicast_address);
#endif /* FEATURE_NX_IPV6 */
}
 800e4ec:	bf00      	nop
 800e4ee:	370c      	adds	r7, #12
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f6:	4770      	bx	lr
 800e4f8:	ff020000 	.word	0xff020000

0800e4fc <IPv6_Address_Type>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG IPv6_Address_Type(ULONG *ip_address)
{
 800e4fc:	b480      	push	{r7}
 800e4fe:	b085      	sub	sp, #20
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
   Everything else         Global
 */
ULONG tmp;

    /* Is this multicast? */
    if ((ip_address[0] & (ULONG)0xFF000000) == (ULONG)0xFF000000)
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800e50c:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 800e510:	d176      	bne.n	800e600 <IPv6_Address_Type+0x104>
    {
        /* Yes. */
        ret = IPV6_ADDRESS_MULTICAST;
 800e512:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e516:	60bb      	str	r3, [r7, #8]

        /* Determine type of multicast... */
        if (((ip_address[0] == (ULONG)0xFF010000) ||
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f513 0f7f 	cmn.w	r3, #16711680	@ 0xff0000
 800e520:	d004      	beq.n	800e52c <IPv6_Address_Type+0x30>
             (ip_address[0] == (ULONG)0xFF020000)) &&
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
        if (((ip_address[0] == (ULONG)0xFF010000) ||
 800e526:	f513 0f7e 	cmn.w	r3, #16646144	@ 0xfe0000
 800e52a:	d112      	bne.n	800e552 <IPv6_Address_Type+0x56>
            (ip_address[1] == (ULONG)0) &&
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	3304      	adds	r3, #4
 800e530:	681b      	ldr	r3, [r3, #0]
             (ip_address[0] == (ULONG)0xFF020000)) &&
 800e532:	2b00      	cmp	r3, #0
 800e534:	d10d      	bne.n	800e552 <IPv6_Address_Type+0x56>
            (ip_address[2] == (ULONG)0) &&
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	3308      	adds	r3, #8
 800e53a:	681b      	ldr	r3, [r3, #0]
            (ip_address[1] == (ULONG)0) &&
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d108      	bne.n	800e552 <IPv6_Address_Type+0x56>
            (ip_address[3] == (ULONG)1))
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	330c      	adds	r3, #12
 800e544:	681b      	ldr	r3, [r3, #0]
            (ip_address[2] == (ULONG)0) &&
 800e546:	2b01      	cmp	r3, #1
 800e548:	d103      	bne.n	800e552 <IPv6_Address_Type+0x56>
        {
            return(ret | IPV6_ALL_NODE_MCAST);
 800e54a:	68bb      	ldr	r3, [r7, #8]
 800e54c:	f043 0310 	orr.w	r3, r3, #16
 800e550:	e086      	b.n	800e660 <IPv6_Address_Type+0x164>
        }


        if ((ip_address[0] == (ULONG)0xFF050000) &&     /* All DHCPv6 relay and server hosts */
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f513 0f7b 	cmn.w	r3, #16449536	@ 0xfb0000
 800e55a:	d113      	bne.n	800e584 <IPv6_Address_Type+0x88>
            (ip_address[1] == (ULONG)0) &&
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	3304      	adds	r3, #4
 800e560:	681b      	ldr	r3, [r3, #0]
        if ((ip_address[0] == (ULONG)0xFF050000) &&     /* All DHCPv6 relay and server hosts */
 800e562:	2b00      	cmp	r3, #0
 800e564:	d10e      	bne.n	800e584 <IPv6_Address_Type+0x88>
            (ip_address[2] == (ULONG)0) &&
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	3308      	adds	r3, #8
 800e56a:	681b      	ldr	r3, [r3, #0]
            (ip_address[1] == (ULONG)0) &&
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d109      	bne.n	800e584 <IPv6_Address_Type+0x88>
            (ip_address[3] == (ULONG)0x00010003))
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	330c      	adds	r3, #12
 800e574:	681b      	ldr	r3, [r3, #0]
            (ip_address[2] == (ULONG)0) &&
 800e576:	4a3d      	ldr	r2, [pc, #244]	@ (800e66c <IPv6_Address_Type+0x170>)
 800e578:	4293      	cmp	r3, r2
 800e57a:	d103      	bne.n	800e584 <IPv6_Address_Type+0x88>
        {
            return(ret | IPV6_ALL_NODE_MCAST);
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	f043 0310 	orr.w	r3, r3, #16
 800e582:	e06d      	b.n	800e660 <IPv6_Address_Type+0x164>
        }

        if (((ip_address[0] == (ULONG)0xFF010000) ||
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	f513 0f7f 	cmn.w	r3, #16711680	@ 0xff0000
 800e58c:	d009      	beq.n	800e5a2 <IPv6_Address_Type+0xa6>
             (ip_address[0] == (ULONG)0xFF020000) ||
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
        if (((ip_address[0] == (ULONG)0xFF010000) ||
 800e592:	f513 0f7e 	cmn.w	r3, #16646144	@ 0xfe0000
 800e596:	d004      	beq.n	800e5a2 <IPv6_Address_Type+0xa6>
             (ip_address[0] == (ULONG)0xFF050000)) &&
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
             (ip_address[0] == (ULONG)0xFF020000) ||
 800e59c:	f513 0f7b 	cmn.w	r3, #16449536	@ 0xfb0000
 800e5a0:	d112      	bne.n	800e5c8 <IPv6_Address_Type+0xcc>
            (ip_address[1] == (ULONG)0) &&
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	3304      	adds	r3, #4
 800e5a6:	681b      	ldr	r3, [r3, #0]
             (ip_address[0] == (ULONG)0xFF050000)) &&
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d10d      	bne.n	800e5c8 <IPv6_Address_Type+0xcc>
            (ip_address[2] == (ULONG)0) &&
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	3308      	adds	r3, #8
 800e5b0:	681b      	ldr	r3, [r3, #0]
            (ip_address[1] == (ULONG)0) &&
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d108      	bne.n	800e5c8 <IPv6_Address_Type+0xcc>
            (ip_address[3] == (ULONG)2))
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	330c      	adds	r3, #12
 800e5ba:	681b      	ldr	r3, [r3, #0]
            (ip_address[2] == (ULONG)0) &&
 800e5bc:	2b02      	cmp	r3, #2
 800e5be:	d103      	bne.n	800e5c8 <IPv6_Address_Type+0xcc>
        {
            return(ret | IPV6_ALL_ROUTER_MCAST);
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	f043 0320 	orr.w	r3, r3, #32
 800e5c6:	e04b      	b.n	800e660 <IPv6_Address_Type+0x164>
        }

        if ((ip_address[0] == (ULONG)0xFF020000) &&
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	f513 0f7e 	cmn.w	r3, #16646144	@ 0xfe0000
 800e5d0:	d113      	bne.n	800e5fa <IPv6_Address_Type+0xfe>
            (ip_address[1] == (ULONG)0) &&
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	3304      	adds	r3, #4
 800e5d6:	681b      	ldr	r3, [r3, #0]
        if ((ip_address[0] == (ULONG)0xFF020000) &&
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d10e      	bne.n	800e5fa <IPv6_Address_Type+0xfe>
            (ip_address[2] == (ULONG)1) &&
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	3308      	adds	r3, #8
 800e5e0:	681b      	ldr	r3, [r3, #0]
            (ip_address[1] == (ULONG)0) &&
 800e5e2:	2b01      	cmp	r3, #1
 800e5e4:	d109      	bne.n	800e5fa <IPv6_Address_Type+0xfe>
            (ip_address[3] >= (ULONG)0xFF000000))
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	330c      	adds	r3, #12
 800e5ea:	681b      	ldr	r3, [r3, #0]
            (ip_address[2] == (ULONG)1) &&
 800e5ec:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 800e5f0:	d303      	bcc.n	800e5fa <IPv6_Address_Type+0xfe>
        {
            return(ret | IPV6_SOLICITED_NODE_MCAST);
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5f8:	e032      	b.n	800e660 <IPv6_Address_Type+0x164>
        }

        return(IPV6_ADDRESS_MULTICAST);
 800e5fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e5fe:	e02f      	b.n	800e660 <IPv6_Address_Type+0x164>
    }

    tmp = ip_address[0] & (0xFFC00000);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681a      	ldr	r2, [r3, #0]
 800e604:	4b1a      	ldr	r3, [pc, #104]	@ (800e670 <IPv6_Address_Type+0x174>)
 800e606:	4013      	ands	r3, r2
 800e608:	60fb      	str	r3, [r7, #12]

    if (tmp == (ULONG)0xFE800000)
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	f113 7fc0 	cmn.w	r3, #25165824	@ 0x1800000
 800e610:	d101      	bne.n	800e616 <IPv6_Address_Type+0x11a>
    {
        return((ULONG)(IPV6_ADDRESS_UNICAST | IPV6_ADDRESS_LINKLOCAL));
 800e612:	4b18      	ldr	r3, [pc, #96]	@ (800e674 <IPv6_Address_Type+0x178>)
 800e614:	e024      	b.n	800e660 <IPv6_Address_Type+0x164>
    }
    /* Note that site local are deprecated in RFC 4291 and are
       treated as global type address. */
    if (tmp == (ULONG)0xFEC00000)
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	f113 7fa0 	cmn.w	r3, #20971520	@ 0x1400000
 800e61c:	d101      	bne.n	800e622 <IPv6_Address_Type+0x126>
    {
        return((ULONG)(IPV6_ADDRESS_UNICAST | IPV6_ADDRESS_GLOBAL));
 800e61e:	4b16      	ldr	r3, [pc, #88]	@ (800e678 <IPv6_Address_Type+0x17c>)
 800e620:	e01e      	b.n	800e660 <IPv6_Address_Type+0x164>
    }

    tmp = ip_address[0] | ip_address[1] | ip_address[2];
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681a      	ldr	r2, [r3, #0]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	3304      	adds	r3, #4
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	431a      	orrs	r2, r3
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	3308      	adds	r3, #8
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4313      	orrs	r3, r2
 800e636:	60fb      	str	r3, [r7, #12]

    if (tmp == 0)
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d10f      	bne.n	800e65e <IPv6_Address_Type+0x162>
    {
        if (ip_address[3] == 0)
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	330c      	adds	r3, #12
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d102      	bne.n	800e64e <IPv6_Address_Type+0x152>
        {
            return(IPV6_ADDRESS_UNSPECIFIED);
 800e648:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800e64c:	e008      	b.n	800e660 <IPv6_Address_Type+0x164>
        }

        if (ip_address[3] == 1)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	330c      	adds	r3, #12
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	2b01      	cmp	r3, #1
 800e656:	d102      	bne.n	800e65e <IPv6_Address_Type+0x162>
        {
            return(IPV6_ADDRESS_LOOPBACK);
 800e658:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e65c:	e000      	b.n	800e660 <IPv6_Address_Type+0x164>
        }
    }

    return((ULONG)(IPV6_ADDRESS_UNICAST | IPV6_ADDRESS_GLOBAL));
 800e65e:	4b06      	ldr	r3, [pc, #24]	@ (800e678 <IPv6_Address_Type+0x17c>)
#else /* FEATURE_NX_IPV6 */
    NX_PARAMETER_NOT_USED(ip_address);

    return(0);
#endif /* FEATURE_NX_IPV6 */
}
 800e660:	4618      	mov	r0, r3
 800e662:	3714      	adds	r7, #20
 800e664:	46bd      	mov	sp, r7
 800e666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66a:	4770      	bx	lr
 800e66c:	00010003 	.word	0x00010003
 800e670:	ffc00000 	.word	0xffc00000
 800e674:	80000001 	.word	0x80000001
 800e678:	80000004 	.word	0x80000004

0800e67c <_nx_ipv6_address_change_endian>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_ipv6_address_change_endian(ULONG *address)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b083      	sub	sp, #12
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
#ifdef FEATURE_NX_IPV6
    if (address == NX_NULL)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d01a      	beq.n	800e6c0 <_nx_ipv6_address_change_endian+0x44>
    {
        return;
    }

    NX_CHANGE_ULONG_ENDIAN(address[0]);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	ba1a      	rev	r2, r3
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(address[1]);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	3304      	adds	r3, #4
 800e698:	681a      	ldr	r2, [r3, #0]
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	3304      	adds	r3, #4
 800e69e:	ba12      	rev	r2, r2
 800e6a0:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(address[2]);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	3308      	adds	r3, #8
 800e6a6:	681a      	ldr	r2, [r3, #0]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	3308      	adds	r3, #8
 800e6ac:	ba12      	rev	r2, r2
 800e6ae:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(address[3]);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	330c      	adds	r3, #12
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	330c      	adds	r3, #12
 800e6ba:	ba12      	rev	r2, r2
 800e6bc:	601a      	str	r2, [r3, #0]
 800e6be:	e000      	b.n	800e6c2 <_nx_ipv6_address_change_endian+0x46>
        return;
 800e6c0:	bf00      	nop
#else
    NX_PARAMETER_NOT_USED(address);
#endif /* FEATURE_NX_IPV6 */
}
 800e6c2:	370c      	adds	r7, #12
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ca:	4770      	bx	lr

0800e6cc <_nx_nd_cache_add_entry>:
/**************************************************************************/

UINT _nx_nd_cache_add_entry(NX_IP *ip_ptr, ULONG *dest_ip,
                            NXD_IPV6_ADDRESS *iface_address,
                            ND_CACHE_ENTRY **nd_cache_entry)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b08a      	sub	sp, #40	@ 0x28
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	60f8      	str	r0, [r7, #12]
 800e6d4:	60b9      	str	r1, [r7, #8]
 800e6d6:	607a      	str	r2, [r7, #4]
 800e6d8:	603b      	str	r3, [r7, #0]

    NX_PARAMETER_NOT_USED(ip_ptr);

    /* Set the found slot past the end of the table. If a match or available
       slot found, this will have a lower value. */
    first_available = NX_IPV6_NEIGHBOR_CACHE_SIZE;
 800e6da:	2310      	movs	r3, #16
 800e6dc:	61fb      	str	r3, [r7, #28]

    /* Initialize the return value. */
    *nd_cache_entry = NX_NULL;
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	601a      	str	r2, [r3, #0]

    /* Compute a simple hash based on the destination IP address. */
    index = (UINT)((dest_ip[0] + dest_ip[1] + dest_ip[2] + dest_ip[3]) %
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	681a      	ldr	r2, [r3, #0]
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	3304      	adds	r3, #4
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	441a      	add	r2, r3
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	3308      	adds	r3, #8
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	441a      	add	r2, r3
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	330c      	adds	r3, #12
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4413      	add	r3, r2
 800e700:	f003 030f 	and.w	r3, r3, #15
 800e704:	623b      	str	r3, [r7, #32]
                   (NX_IPV6_NEIGHBOR_CACHE_SIZE));

#ifndef NX_DISABLE_IPV6_PURGE_UNUSED_CACHE_ENTRIES

    /* Set the lowest possible timer ticks left to compare to. */
    stale_timer_ticks = 0;
 800e706:	2300      	movs	r3, #0
 800e708:	61bb      	str	r3, [r7, #24]

    /* Start out at a very high number of remaining ticks to compare to. */
    timer_ticks_left = 0xFFFFFFFF;
 800e70a:	f04f 33ff 	mov.w	r3, #4294967295
 800e70e:	617b      	str	r3, [r7, #20]
#endif

    /* Loop through all the entries. */
    for (i = 0; i < NX_IPV6_NEIGHBOR_CACHE_SIZE; i++, index++)
 800e710:	2300      	movs	r3, #0
 800e712:	627b      	str	r3, [r7, #36]	@ 0x24
 800e714:	e07a      	b.n	800e80c <_nx_nd_cache_add_entry+0x140>
    {

        /* Check for overflow */
        if (index == NX_IPV6_NEIGHBOR_CACHE_SIZE)
 800e716:	6a3b      	ldr	r3, [r7, #32]
 800e718:	2b10      	cmp	r3, #16
 800e71a:	d101      	bne.n	800e720 <_nx_nd_cache_add_entry+0x54>
        {

            /* Start back at the first table entry. */
            index = 0;
 800e71c:	2300      	movs	r3, #0
 800e71e:	623b      	str	r3, [r7, #32]
        }

        /* Is the current entry available? */
        if (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_nd_status == ND_CACHE_STATE_INVALID)
 800e720:	68fa      	ldr	r2, [r7, #12]
 800e722:	6a3b      	ldr	r3, [r7, #32]
 800e724:	2134      	movs	r1, #52	@ 0x34
 800e726:	fb01 f303 	mul.w	r3, r1, r3
 800e72a:	4413      	add	r3, r2
 800e72c:	f203 13e9 	addw	r3, r3, #489	@ 0x1e9
 800e730:	781b      	ldrb	r3, [r3, #0]
 800e732:	2b00      	cmp	r3, #0
 800e734:	d102      	bne.n	800e73c <_nx_nd_cache_add_entry+0x70>
        {

            /* There is a chance the entry to add does not exist in the table. We create one using the
               invalid entry. */
            first_available = index;
 800e736:	6a3b      	ldr	r3, [r7, #32]
 800e738:	61fb      	str	r3, [r7, #28]
            break;
 800e73a:	e06a      	b.n	800e812 <_nx_nd_cache_add_entry+0x146>
        }

#ifndef NX_DISABLE_IPV6_PURGE_UNUSED_CACHE_ENTRIES
        /* Skip over routers and static entries. */
        if (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_is_router != NX_NULL || ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_is_static)
 800e73c:	68fa      	ldr	r2, [r7, #12]
 800e73e:	6a3b      	ldr	r3, [r7, #32]
 800e740:	2134      	movs	r1, #52	@ 0x34
 800e742:	fb01 f303 	mul.w	r3, r1, r3
 800e746:	4413      	add	r3, r2
 800e748:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d155      	bne.n	800e7fe <_nx_nd_cache_add_entry+0x132>
 800e752:	68fa      	ldr	r2, [r7, #12]
 800e754:	6a3b      	ldr	r3, [r7, #32]
 800e756:	2134      	movs	r1, #52	@ 0x34
 800e758:	fb01 f303 	mul.w	r3, r1, r3
 800e75c:	4413      	add	r3, r2
 800e75e:	f203 13eb 	addw	r3, r3, #491	@ 0x1eb
 800e762:	781b      	ldrb	r3, [r3, #0]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d14a      	bne.n	800e7fe <_nx_nd_cache_add_entry+0x132>
        /* Purging is enabled;
           Attempt to find a STALE entry and if there is more than one,
           choose the oldest one e.g. the highest timer ticks elapsed. */

        /* Check for stale entries. These are the best candidates for 'recycling.' */
        if (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_nd_status == ND_CACHE_STATE_STALE)
 800e768:	68fa      	ldr	r2, [r7, #12]
 800e76a:	6a3b      	ldr	r3, [r7, #32]
 800e76c:	2134      	movs	r1, #52	@ 0x34
 800e76e:	fb01 f303 	mul.w	r3, r1, r3
 800e772:	4413      	add	r3, r2
 800e774:	f203 13e9 	addw	r3, r3, #489	@ 0x1e9
 800e778:	781b      	ldrb	r3, [r3, #0]
 800e77a:	2b03      	cmp	r3, #3
 800e77c:	d118      	bne.n	800e7b0 <_nx_nd_cache_add_entry+0xe4>
        {

            /* Find the 'Stale' cache entry with the highest timer tick since
               timer tick is incremented in the Stale state.*/
            if (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_timer_tick > stale_timer_ticks)
 800e77e:	68fa      	ldr	r2, [r7, #12]
 800e780:	6a3b      	ldr	r3, [r7, #32]
 800e782:	2134      	movs	r1, #52	@ 0x34
 800e784:	fb01 f303 	mul.w	r3, r1, r3
 800e788:	4413      	add	r3, r2
 800e78a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	69ba      	ldr	r2, [r7, #24]
 800e792:	429a      	cmp	r2, r3
 800e794:	d234      	bcs.n	800e800 <_nx_nd_cache_add_entry+0x134>
            {
                /* Set this entry as the oldest stale entry. */
                stale_timer_ticks = (UINT)ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_timer_tick;
 800e796:	68fa      	ldr	r2, [r7, #12]
 800e798:	6a3b      	ldr	r3, [r7, #32]
 800e79a:	2134      	movs	r1, #52	@ 0x34
 800e79c:	fb01 f303 	mul.w	r3, r1, r3
 800e7a0:	4413      	add	r3, r2
 800e7a2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	61bb      	str	r3, [r7, #24]
                first_available = index;
 800e7aa:	6a3b      	ldr	r3, [r7, #32]
 800e7ac:	61fb      	str	r3, [r7, #28]
 800e7ae:	e027      	b.n	800e800 <_nx_nd_cache_add_entry+0x134>
            }
        }
        /* Next try finding a REACHABLE entry closest to its cache table expiration date. */
        else if (stale_timer_ticks == 0 &&
 800e7b0:	69bb      	ldr	r3, [r7, #24]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d124      	bne.n	800e800 <_nx_nd_cache_add_entry+0x134>
                 ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_nd_status == ND_CACHE_STATE_REACHABLE)
 800e7b6:	68fa      	ldr	r2, [r7, #12]
 800e7b8:	6a3b      	ldr	r3, [r7, #32]
 800e7ba:	2134      	movs	r1, #52	@ 0x34
 800e7bc:	fb01 f303 	mul.w	r3, r1, r3
 800e7c0:	4413      	add	r3, r2
 800e7c2:	f203 13e9 	addw	r3, r3, #489	@ 0x1e9
 800e7c6:	781b      	ldrb	r3, [r3, #0]
        else if (stale_timer_ticks == 0 &&
 800e7c8:	2b02      	cmp	r3, #2
 800e7ca:	d119      	bne.n	800e800 <_nx_nd_cache_add_entry+0x134>
        {

            /* Is this entry older that our previous oldest entry? */
            if (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_timer_tick < timer_ticks_left)
 800e7cc:	68fa      	ldr	r2, [r7, #12]
 800e7ce:	6a3b      	ldr	r3, [r7, #32]
 800e7d0:	2134      	movs	r1, #52	@ 0x34
 800e7d2:	fb01 f303 	mul.w	r3, r1, r3
 800e7d6:	4413      	add	r3, r2
 800e7d8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	697a      	ldr	r2, [r7, #20]
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d90d      	bls.n	800e800 <_nx_nd_cache_add_entry+0x134>
            {

                /* Set this entry as the oldest entry using timer ticks left. */
                timer_ticks_left = (UINT)ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_timer_tick;
 800e7e4:	68fa      	ldr	r2, [r7, #12]
 800e7e6:	6a3b      	ldr	r3, [r7, #32]
 800e7e8:	2134      	movs	r1, #52	@ 0x34
 800e7ea:	fb01 f303 	mul.w	r3, r1, r3
 800e7ee:	4413      	add	r3, r2
 800e7f0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	617b      	str	r3, [r7, #20]
                first_available = index;
 800e7f8:	6a3b      	ldr	r3, [r7, #32]
 800e7fa:	61fb      	str	r3, [r7, #28]
 800e7fc:	e000      	b.n	800e800 <_nx_nd_cache_add_entry+0x134>
            continue;
 800e7fe:	bf00      	nop
    for (i = 0; i < NX_IPV6_NEIGHBOR_CACHE_SIZE; i++, index++)
 800e800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e802:	3301      	adds	r3, #1
 800e804:	627b      	str	r3, [r7, #36]	@ 0x24
 800e806:	6a3b      	ldr	r3, [r7, #32]
 800e808:	3301      	adds	r3, #1
 800e80a:	623b      	str	r3, [r7, #32]
 800e80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e80e:	2b0f      	cmp	r3, #15
 800e810:	d981      	bls.n	800e716 <_nx_nd_cache_add_entry+0x4a>
        }
#endif
    }

    /* Did not find a available entry. */
    if (first_available == NX_IPV6_NEIGHBOR_CACHE_SIZE)
 800e812:	69fb      	ldr	r3, [r7, #28]
 800e814:	2b10      	cmp	r3, #16
 800e816:	d101      	bne.n	800e81c <_nx_nd_cache_add_entry+0x150>
    {

        /* Return unsuccessful status. */
        return(NX_NOT_SUCCESSFUL);
 800e818:	2343      	movs	r3, #67	@ 0x43
 800e81a:	e041      	b.n	800e8a0 <_nx_nd_cache_add_entry+0x1d4>
    }

    /* Yes; before we invalidate and delete the entry, we need to
       clean the nd cache. */
    _nx_nd_cache_delete_internal(ip_ptr, &ip_ptr -> nx_ipv6_nd_cache[first_available]);
 800e81c:	69fb      	ldr	r3, [r7, #28]
 800e81e:	2234      	movs	r2, #52	@ 0x34
 800e820:	fb02 f303 	mul.w	r3, r2, r3
 800e824:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800e828:	68fa      	ldr	r2, [r7, #12]
 800e82a:	4413      	add	r3, r2
 800e82c:	4619      	mov	r1, r3
 800e82e:	68f8      	ldr	r0, [r7, #12]
 800e830:	f000 f83a 	bl	800e8a8 <_nx_nd_cache_delete_internal>

    /* Record the IP address. */
    COPY_IPV6_ADDRESS(dest_ip, ip_ptr -> nx_ipv6_nd_cache[first_available].nx_nd_cache_dest_ip);
 800e834:	69fb      	ldr	r3, [r7, #28]
 800e836:	2234      	movs	r2, #52	@ 0x34
 800e838:	fb02 f303 	mul.w	r3, r2, r3
 800e83c:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800e840:	68fa      	ldr	r2, [r7, #12]
 800e842:	4413      	add	r3, r2
 800e844:	4619      	mov	r1, r3
 800e846:	68b8      	ldr	r0, [r7, #8]
 800e848:	f7ff fe1a 	bl	800e480 <COPY_IPV6_ADDRESS>

    /* A new entry starts with CREATED status. */
    ip_ptr -> nx_ipv6_nd_cache[first_available].nx_nd_cache_nd_status = ND_CACHE_STATE_CREATED;
 800e84c:	68fa      	ldr	r2, [r7, #12]
 800e84e:	69fb      	ldr	r3, [r7, #28]
 800e850:	2134      	movs	r1, #52	@ 0x34
 800e852:	fb01 f303 	mul.w	r3, r1, r3
 800e856:	4413      	add	r3, r2
 800e858:	f203 13e9 	addw	r3, r3, #489	@ 0x1e9
 800e85c:	2206      	movs	r2, #6
 800e85e:	701a      	strb	r2, [r3, #0]

    ip_ptr -> nx_ipv6_nd_cache[first_available].nx_nd_cache_outgoing_address = iface_address;
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	69fb      	ldr	r3, [r7, #28]
 800e864:	2134      	movs	r1, #52	@ 0x34
 800e866:	fb01 f303 	mul.w	r3, r1, r3
 800e86a:	4413      	add	r3, r2
 800e86c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800e870:	687a      	ldr	r2, [r7, #4]
 800e872:	601a      	str	r2, [r3, #0]

    ip_ptr -> nx_ipv6_nd_cache[first_available].nx_nd_cache_interface_ptr = iface_address -> nxd_ipv6_address_attached;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	685a      	ldr	r2, [r3, #4]
 800e878:	68f9      	ldr	r1, [r7, #12]
 800e87a:	69fb      	ldr	r3, [r7, #28]
 800e87c:	2034      	movs	r0, #52	@ 0x34
 800e87e:	fb00 f303 	mul.w	r3, r0, r3
 800e882:	440b      	add	r3, r1
 800e884:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800e888:	601a      	str	r2, [r3, #0]

    /* Release the protection. */
    *nd_cache_entry = &ip_ptr -> nx_ipv6_nd_cache[first_available];
 800e88a:	69fb      	ldr	r3, [r7, #28]
 800e88c:	2234      	movs	r2, #52	@ 0x34
 800e88e:	fb02 f303 	mul.w	r3, r2, r3
 800e892:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800e896:	68fa      	ldr	r2, [r7, #12]
 800e898:	441a      	add	r2, r3
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	601a      	str	r2, [r3, #0]

    return(NX_SUCCESS);
 800e89e:	2300      	movs	r3, #0
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	3728      	adds	r7, #40	@ 0x28
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <_nx_nd_cache_delete_internal>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_nd_cache_delete_internal(NX_IP *ip_ptr, ND_CACHE_ENTRY *entry)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b086      	sub	sp, #24
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]

UINT       i = 0, table_size;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	617b      	str	r3, [r7, #20]
NX_PACKET *pkt, *next_pkt;

    /* Free up the queued packets. */
    pkt = entry -> nx_nd_cache_packet_waiting_head;
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8ba:	60fb      	str	r3, [r7, #12]

    /* Flush any packets enqueued waiting on neighbor reachability confirmation. */
    while (pkt)
 800e8bc:	e007      	b.n	800e8ce <_nx_nd_cache_delete_internal+0x26>
    {

        next_pkt = pkt -> nx_packet_queue_next;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	69db      	ldr	r3, [r3, #28]
 800e8c2:	60bb      	str	r3, [r7, #8]
        _nx_packet_transmit_release(pkt);
 800e8c4:	68f8      	ldr	r0, [r7, #12]
 800e8c6:	f000 fd2d 	bl	800f324 <_nx_packet_transmit_release>
        pkt = next_pkt;
 800e8ca:	68bb      	ldr	r3, [r7, #8]
 800e8cc:	60fb      	str	r3, [r7, #12]
    while (pkt)
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d1f4      	bne.n	800e8be <_nx_nd_cache_delete_internal+0x16>
    }
    entry -> nx_nd_cache_packet_waiting_queue_length = 0;
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	769a      	strb	r2, [r3, #26]

    /* Clear the pointers to the original start and end of the packet queue. */
    entry -> nx_nd_cache_packet_waiting_head = NX_NULL;
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	2200      	movs	r2, #0
 800e8de:	629a      	str	r2, [r3, #40]	@ 0x28
    entry -> nx_nd_cache_packet_waiting_tail = NX_NULL;
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initialize the rest of the fields. */
    memset(entry -> nx_nd_cache_mac_addr, 0, 6);
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	3310      	adds	r3, #16
 800e8ea:	2206      	movs	r2, #6
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f00a f97e 	bl	8018bf0 <memset>

    /* Clear the entry out.  */
    entry -> nx_nd_cache_nd_status = ND_CACHE_STATE_INVALID;
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	765a      	strb	r2, [r3, #25]
    entry -> nx_nd_cache_is_static = 0;
 800e8fa:	683b      	ldr	r3, [r7, #0]
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	76da      	strb	r2, [r3, #27]

    /* Is there a corresponding link in the default router list? */
    if (entry -> nx_nd_cache_is_router)
 800e900:	683b      	ldr	r3, [r7, #0]
 800e902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e904:	2b00      	cmp	r3, #0
 800e906:	d003      	beq.n	800e910 <_nx_nd_cache_delete_internal+0x68>
    {

        /* Set its pointer to this entry in the cache table to NULL. */
        entry -> nx_nd_cache_is_router -> nx_ipv6_default_router_entry_neighbor_cache_ptr = NX_NULL;
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e90c:	2200      	movs	r2, #0
 800e90e:	619a      	str	r2, [r3, #24]
    }

    /* And indicate that this cache entry is no longer a router. */
    entry -> nx_nd_cache_is_router = NX_NULL;
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	2200      	movs	r2, #0
 800e914:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_destination_table_size;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800e91c:	613b      	str	r3, [r7, #16]

    while (table_size && i < NX_IPV6_DESTINATION_TABLE_SIZE)
 800e91e:	e03b      	b.n	800e998 <_nx_nd_cache_delete_internal+0xf0>
    {

        /* Skip invalid entries. */
        if (!ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid)
 800e920:	6879      	ldr	r1, [r7, #4]
 800e922:	697a      	ldr	r2, [r7, #20]
 800e924:	4613      	mov	r3, r2
 800e926:	009b      	lsls	r3, r3, #2
 800e928:	4413      	add	r3, r2
 800e92a:	00db      	lsls	r3, r3, #3
 800e92c:	440b      	add	r3, r1
 800e92e:	3390      	adds	r3, #144	@ 0x90
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d103      	bne.n	800e93e <_nx_nd_cache_delete_internal+0x96>
        {
            i++;
 800e936:	697b      	ldr	r3, [r7, #20]
 800e938:	3301      	adds	r3, #1
 800e93a:	617b      	str	r3, [r7, #20]
            continue;
 800e93c:	e02c      	b.n	800e998 <_nx_nd_cache_delete_internal+0xf0>
        }

        /* Keep track of valid entries we have checked. */
        table_size--;
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	3b01      	subs	r3, #1
 800e942:	613b      	str	r3, [r7, #16]

        /* Find the destination unit. */
        if (ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_nd_entry == entry)
 800e944:	6879      	ldr	r1, [r7, #4]
 800e946:	697a      	ldr	r2, [r7, #20]
 800e948:	4613      	mov	r3, r2
 800e94a:	009b      	lsls	r3, r3, #2
 800e94c:	4413      	add	r3, r2
 800e94e:	00db      	lsls	r3, r3, #3
 800e950:	440b      	add	r3, r1
 800e952:	33b4      	adds	r3, #180	@ 0xb4
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	683a      	ldr	r2, [r7, #0]
 800e958:	429a      	cmp	r2, r3
 800e95a:	d11a      	bne.n	800e992 <_nx_nd_cache_delete_internal+0xea>
        {

            /* Set the status. */
            ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_valid = 0;
 800e95c:	6879      	ldr	r1, [r7, #4]
 800e95e:	697a      	ldr	r2, [r7, #20]
 800e960:	4613      	mov	r3, r2
 800e962:	009b      	lsls	r3, r3, #2
 800e964:	4413      	add	r3, r2
 800e966:	00db      	lsls	r3, r3, #3
 800e968:	440b      	add	r3, r1
 800e96a:	3390      	adds	r3, #144	@ 0x90
 800e96c:	2200      	movs	r2, #0
 800e96e:	601a      	str	r2, [r3, #0]

            /* Set its pointer to this entry in the destination table to NULL. */
            ip_ptr -> nx_ipv6_destination_table[i].nx_ipv6_destination_entry_nd_entry = NX_NULL;
 800e970:	6879      	ldr	r1, [r7, #4]
 800e972:	697a      	ldr	r2, [r7, #20]
 800e974:	4613      	mov	r3, r2
 800e976:	009b      	lsls	r3, r3, #2
 800e978:	4413      	add	r3, r2
 800e97a:	00db      	lsls	r3, r3, #3
 800e97c:	440b      	add	r3, r1
 800e97e:	33b4      	adds	r3, #180	@ 0xb4
 800e980:	2200      	movs	r2, #0
 800e982:	601a      	str	r2, [r3, #0]

            /* Update the destination_table size. */
            ip_ptr -> nx_ipv6_destination_table_size--;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f8d3 3510 	ldr.w	r3, [r3, #1296]	@ 0x510
 800e98a:	1e5a      	subs	r2, r3, #1
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8c3 2510 	str.w	r2, [r3, #1296]	@ 0x510
        }

        i++;
 800e992:	697b      	ldr	r3, [r7, #20]
 800e994:	3301      	adds	r3, #1
 800e996:	617b      	str	r3, [r7, #20]
    while (table_size && i < NX_IPV6_DESTINATION_TABLE_SIZE)
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d002      	beq.n	800e9a4 <_nx_nd_cache_delete_internal+0xfc>
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	2b07      	cmp	r3, #7
 800e9a2:	d9bd      	bls.n	800e920 <_nx_nd_cache_delete_internal+0x78>
    }

    return(NX_SUCCESS);
 800e9a4:	2300      	movs	r3, #0
}
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	3718      	adds	r7, #24
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}

0800e9ae <_nx_nd_cache_find_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nx_nd_cache_find_entry(NX_IP *ip_ptr,
                             ULONG *dest_ip, ND_CACHE_ENTRY **nd_cache_entry)
{
 800e9ae:	b580      	push	{r7, lr}
 800e9b0:	b086      	sub	sp, #24
 800e9b2:	af00      	add	r7, sp, #0
 800e9b4:	60f8      	str	r0, [r7, #12]
 800e9b6:	60b9      	str	r1, [r7, #8]
 800e9b8:	607a      	str	r2, [r7, #4]
UINT i;
UINT index;

    /* Initialize the return value. */
    *nd_cache_entry = NX_NULL;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	601a      	str	r2, [r3, #0]

    /* Compute a simple hash based on the dest_ip */
    index = (UINT)((dest_ip[0] + dest_ip[1] + dest_ip[2] + dest_ip[3]) %
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	3304      	adds	r3, #4
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	441a      	add	r2, r3
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	3308      	adds	r3, #8
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	441a      	add	r2, r3
 800e9d4:	68bb      	ldr	r3, [r7, #8]
 800e9d6:	330c      	adds	r3, #12
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	4413      	add	r3, r2
 800e9dc:	f003 030f 	and.w	r3, r3, #15
 800e9e0:	613b      	str	r3, [r7, #16]
                   (NX_IPV6_NEIGHBOR_CACHE_SIZE));

    for (i = 0; i < NX_IPV6_NEIGHBOR_CACHE_SIZE; i++)
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	617b      	str	r3, [r7, #20]
 800e9e6:	e03b      	b.n	800ea60 <_nx_nd_cache_find_entry+0xb2>
    {

        if ((ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_nd_status != ND_CACHE_STATE_INVALID) &&
 800e9e8:	68fa      	ldr	r2, [r7, #12]
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	2134      	movs	r1, #52	@ 0x34
 800e9ee:	fb01 f303 	mul.w	r3, r1, r3
 800e9f2:	4413      	add	r3, r2
 800e9f4:	f203 13e9 	addw	r3, r3, #489	@ 0x1e9
 800e9f8:	781b      	ldrb	r3, [r3, #0]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d025      	beq.n	800ea4a <_nx_nd_cache_find_entry+0x9c>
            (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_interface_ptr) &&
 800e9fe:	68fa      	ldr	r2, [r7, #12]
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	2134      	movs	r1, #52	@ 0x34
 800ea04:	fb01 f303 	mul.w	r3, r1, r3
 800ea08:	4413      	add	r3, r2
 800ea0a:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800ea0e:	681b      	ldr	r3, [r3, #0]
        if ((ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_nd_status != ND_CACHE_STATE_INVALID) &&
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d01a      	beq.n	800ea4a <_nx_nd_cache_find_entry+0x9c>
            (CHECK_IPV6_ADDRESSES_SAME(&ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_dest_ip[0], dest_ip)))
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	2234      	movs	r2, #52	@ 0x34
 800ea18:	fb02 f303 	mul.w	r3, r2, r3
 800ea1c:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800ea20:	68fa      	ldr	r2, [r7, #12]
 800ea22:	4413      	add	r3, r2
 800ea24:	68b9      	ldr	r1, [r7, #8]
 800ea26:	4618      	mov	r0, r3
 800ea28:	f7ff fcc5 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 800ea2c:	4603      	mov	r3, r0
            (ip_ptr -> nx_ipv6_nd_cache[index].nx_nd_cache_interface_ptr) &&
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d00b      	beq.n	800ea4a <_nx_nd_cache_find_entry+0x9c>
        {

            /* find the entry */
            *nd_cache_entry = &ip_ptr -> nx_ipv6_nd_cache[index];
 800ea32:	693b      	ldr	r3, [r7, #16]
 800ea34:	2234      	movs	r2, #52	@ 0x34
 800ea36:	fb02 f303 	mul.w	r3, r2, r3
 800ea3a:	f503 73e8 	add.w	r3, r3, #464	@ 0x1d0
 800ea3e:	68fa      	ldr	r2, [r7, #12]
 800ea40:	441a      	add	r2, r3
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	601a      	str	r2, [r3, #0]

            return(NX_SUCCESS);
 800ea46:	2300      	movs	r3, #0
 800ea48:	e00e      	b.n	800ea68 <_nx_nd_cache_find_entry+0xba>
        }

        index++;
 800ea4a:	693b      	ldr	r3, [r7, #16]
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	613b      	str	r3, [r7, #16]

        /* Check for overflow */
        if (index == NX_IPV6_NEIGHBOR_CACHE_SIZE)
 800ea50:	693b      	ldr	r3, [r7, #16]
 800ea52:	2b10      	cmp	r3, #16
 800ea54:	d101      	bne.n	800ea5a <_nx_nd_cache_find_entry+0xac>
        {
            index = 0;
 800ea56:	2300      	movs	r3, #0
 800ea58:	613b      	str	r3, [r7, #16]
    for (i = 0; i < NX_IPV6_NEIGHBOR_CACHE_SIZE; i++)
 800ea5a:	697b      	ldr	r3, [r7, #20]
 800ea5c:	3301      	adds	r3, #1
 800ea5e:	617b      	str	r3, [r7, #20]
 800ea60:	697b      	ldr	r3, [r7, #20]
 800ea62:	2b0f      	cmp	r3, #15
 800ea64:	d9c0      	bls.n	800e9e8 <_nx_nd_cache_find_entry+0x3a>
        }
    }

    return(NX_NOT_SUCCESSFUL);
 800ea66:	2343      	movs	r3, #67	@ 0x43
}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	3718      	adds	r7, #24
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <_nx_packet_allocate>:
/*                                            resulting in version 6.4.0  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_allocate(NX_PACKET_POOL *pool_ptr,  NX_PACKET **packet_ptr,
                          ULONG packet_type, ULONG wait_option)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b08c      	sub	sp, #48	@ 0x30
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	60f8      	str	r0, [r7, #12]
 800ea78:	60b9      	str	r1, [r7, #8]
 800ea7a:	607a      	str	r2, [r7, #4]
 800ea7c:	603b      	str	r3, [r7, #0]
TX_TRACE_BUFFER_ENTRY *trace_event;
ULONG                  trace_timestamp;
#endif

    /* Make sure the packet_type does not go beyond nx_packet_data_end. */
    if (pool_ptr -> nx_packet_pool_payload_size < packet_type)
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea82:	687a      	ldr	r2, [r7, #4]
 800ea84:	429a      	cmp	r2, r3
 800ea86:	d901      	bls.n	800ea8c <_nx_packet_allocate+0x1c>
    {
        return(NX_INVALID_PARAMETERS);
 800ea88:	234d      	movs	r3, #77	@ 0x4d
 800ea8a:	e0b2      	b.n	800ebf2 <_nx_packet_allocate+0x182>
    }

    /* Set the return pointer to NULL initially.  */
    *packet_ptr =   NX_NULL;
 800ea8c:	68bb      	ldr	r3, [r7, #8]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	601a      	str	r2, [r3, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ea92:	f3ef 8310 	mrs	r3, PRIMASK
 800ea96:	61fb      	str	r3, [r7, #28]
    return(posture);
 800ea98:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800ea9a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ea9c:	b672      	cpsid	i
    return(int_posture);
 800ea9e:	69bb      	ldr	r3, [r7, #24]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_ALLOCATE, pool_ptr, 0, packet_type, pool_ptr -> nx_packet_pool_available, NX_TRACE_PACKET_EVENTS, &trace_event, &trace_timestamp);

    /* Disable interrupts to get a packet from the pool.  */
    TX_DISABLE
 800eaa0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there is an available packet.  */
    if (pool_ptr -> nx_packet_pool_available)
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	689b      	ldr	r3, [r3, #8]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d03e      	beq.n	800eb28 <_nx_packet_allocate+0xb8>
    {

        /* Yes, a packet is available.  Decrement the available count.  */
        pool_ptr -> nx_packet_pool_available--;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	689b      	ldr	r3, [r3, #8]
 800eaae:	1e5a      	subs	r2, r3, #1
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	609a      	str	r2, [r3, #8]

        /* Pickup the current packet pointer.  */
        work_ptr =  pool_ptr -> nx_packet_pool_available_list;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	69db      	ldr	r3, [r3, #28]
 800eab8:	623b      	str	r3, [r7, #32]

        /* Modify the available list to point at the next packet in the pool. */
        pool_ptr -> nx_packet_pool_available_list =  work_ptr -> nx_packet_queue_next;
 800eaba:	6a3b      	ldr	r3, [r7, #32]
 800eabc:	69da      	ldr	r2, [r3, #28]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	61da      	str	r2, [r3, #28]

        /* Setup various fields for this packet.  */
        work_ptr -> nx_packet_queue_next =   NX_NULL;
 800eac2:	6a3b      	ldr	r3, [r7, #32]
 800eac4:	2200      	movs	r2, #0
 800eac6:	61da      	str	r2, [r3, #28]
#ifndef NX_DISABLE_PACKET_CHAIN
        work_ptr -> nx_packet_next =         NX_NULL;
 800eac8:	6a3b      	ldr	r3, [r7, #32]
 800eaca:	2200      	movs	r2, #0
 800eacc:	605a      	str	r2, [r3, #4]
        work_ptr -> nx_packet_last =         NX_NULL;
 800eace:	6a3b      	ldr	r3, [r7, #32]
 800ead0:	2200      	movs	r2, #0
 800ead2:	619a      	str	r2, [r3, #24]
#endif /* NX_DISABLE_PACKET_CHAIN */
        work_ptr -> nx_packet_length =       0;
 800ead4:	6a3b      	ldr	r3, [r7, #32]
 800ead6:	2200      	movs	r2, #0
 800ead8:	625a      	str	r2, [r3, #36]	@ 0x24
        work_ptr -> nx_packet_prepend_ptr =  work_ptr -> nx_packet_data_start + packet_type;
 800eada:	6a3b      	ldr	r3, [r7, #32]
 800eadc:	691a      	ldr	r2, [r3, #16]
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	441a      	add	r2, r3
 800eae2:	6a3b      	ldr	r3, [r7, #32]
 800eae4:	609a      	str	r2, [r3, #8]
        work_ptr -> nx_packet_append_ptr =   work_ptr -> nx_packet_prepend_ptr;
 800eae6:	6a3b      	ldr	r3, [r7, #32]
 800eae8:	689a      	ldr	r2, [r3, #8]
 800eaea:	6a3b      	ldr	r3, [r7, #32]
 800eaec:	60da      	str	r2, [r3, #12]
        work_ptr -> nx_packet_address.nx_packet_interface_ptr = NX_NULL;
 800eaee:	6a3b      	ldr	r3, [r7, #32]
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	635a      	str	r2, [r3, #52]	@ 0x34
#ifdef NX_ENABLE_INTERFACE_CAPABILITY
        work_ptr -> nx_packet_interface_capability_flag = 0;
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */
        /* Set the TCP queue to the value that indicates it has been allocated.  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        work_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 800eaf4:	6a3b      	ldr	r3, [r7, #32]
 800eaf6:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 800eafa:	621a      	str	r2, [r3, #32]

#ifdef FEATURE_NX_IPV6

        /* Clear the option state. */
        work_ptr -> nx_packet_option_state = 0;
 800eafc:	6a3b      	ldr	r3, [r7, #32]
 800eafe:	2200      	movs	r2, #0
 800eb00:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        work_ptr -> nx_packet_ipsec_sa_ptr = NX_NULL;
#endif /* NX_IPSEC_ENABLE */

#ifndef NX_DISABLE_IPV4
        /* Initialize the IP version field */
        work_ptr -> nx_packet_ip_version = NX_IP_VERSION_V4;
 800eb04:	6a3b      	ldr	r3, [r7, #32]
 800eb06:	2204      	movs	r2, #4
 800eb08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
#endif /* !NX_DISABLE_IPV4  */

        /* Initialize the IP identification flag.  */
        work_ptr -> nx_packet_identical_copy = NX_FALSE;
 800eb0c:	6a3b      	ldr	r3, [r7, #32]
 800eb0e:	2200      	movs	r2, #0
 800eb10:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        /* Initialize the packet vlan priority */
        work_ptr -> nx_packet_vlan_priority = NX_VLAN_PRIORITY_INVALID;
#endif /* NX_ENABLE_VLAN */

        /* Initialize the IP header length. */
        work_ptr -> nx_packet_ip_header_length = 0;
 800eb14:	6a3b      	ldr	r3, [r7, #32]
 800eb16:	2200      	movs	r2, #0
 800eb18:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
#ifdef NX_ENABLE_THREAD
        work_ptr -> nx_packet_type = 0;
#endif /* NX_ENABLE_THREAD  */

        /* Place the new packet pointer in the return destination.  */
        *packet_ptr =  work_ptr;
 800eb1c:	68bb      	ldr	r3, [r7, #8]
 800eb1e:	6a3a      	ldr	r2, [r7, #32]
 800eb20:	601a      	str	r2, [r3, #0]

        /* Set status to success.  */
        status =  NX_SUCCESS;
 800eb22:	2300      	movs	r3, #0
 800eb24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eb26:	e05d      	b.n	800ebe4 <_nx_packet_allocate+0x174>
    else
    {

#ifndef NX_DISABLE_PACKET_INFO
        /* Increment the packet pool empty request count.  */
        pool_ptr -> nx_packet_pool_empty_requests++;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	691b      	ldr	r3, [r3, #16]
 800eb2c:	1c5a      	adds	r2, r3, #1
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	611a      	str	r2, [r3, #16]
#endif

        /* Determine if the request specifies suspension.  */
        if (wait_option)
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d053      	beq.n	800ebe0 <_nx_packet_allocate+0x170>

            /* Prepare for suspension of this thread.  */

#ifndef NX_DISABLE_PACKET_INFO
            /* Increment the packet pool empty request suspension count.  */
            pool_ptr -> nx_packet_pool_empty_suspensions++;
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	695b      	ldr	r3, [r3, #20]
 800eb3c:	1c5a      	adds	r2, r3, #1
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	615a      	str	r2, [r3, #20]
#endif

            /* Pickup thread pointer.  */
            thread_ptr =  _tx_thread_current_ptr;
 800eb42:	4b2e      	ldr	r3, [pc, #184]	@ (800ebfc <_nx_packet_allocate+0x18c>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  _nx_packet_pool_cleanup;
 800eb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb4a:	4a2d      	ldr	r2, [pc, #180]	@ (800ec00 <_nx_packet_allocate+0x190>)
 800eb4c:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this pool control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (void *)pool_ptr;
 800eb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb50:	68fa      	ldr	r2, [r7, #12]
 800eb52:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Save the return packet pointer address as well.  */
            thread_ptr -> tx_thread_additional_suspend_info =  (void *)packet_ptr;
 800eb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb56:	68ba      	ldr	r2, [r7, #8]
 800eb58:	67da      	str	r2, [r3, #124]	@ 0x7c

            /* Save the packet type (or prepend offset) so this can be added
               after a new packet becomes available.  */
            thread_ptr -> tx_thread_suspend_info =  packet_type;
 800eb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb5c:	687a      	ldr	r2, [r7, #4]
 800eb5e:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Setup suspension list.  */
            if (pool_ptr -> nx_packet_pool_suspension_list)
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d012      	beq.n	800eb8e <_nx_packet_allocate+0x11e>
            {

                /* This list is not NULL, add current thread to the end. */
                thread_ptr -> tx_thread_suspended_next =
                    pool_ptr -> nx_packet_pool_suspension_list;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_next =
 800eb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb6e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =
                    (pool_ptr -> nx_packet_pool_suspension_list) -> tx_thread_suspended_previous;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb74:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_previous =
 800eb76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb78:	675a      	str	r2, [r3, #116]	@ 0x74
                ((pool_ptr -> nx_packet_pool_suspension_list) -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb82:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr;
                (pool_ptr -> nx_packet_pool_suspension_list) -> tx_thread_suspended_previous =   thread_ptr;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb8a:	675a      	str	r2, [r3, #116]	@ 0x74
 800eb8c:	e008      	b.n	800eba0 <_nx_packet_allocate+0x130>
            else
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                pool_ptr -> nx_packet_pool_suspension_list =  thread_ptr;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb92:	62da      	str	r2, [r3, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_next =            thread_ptr;
 800eb94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb98:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =        thread_ptr;
 800eb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb9e:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            pool_ptr -> nx_packet_pool_suspended_count++;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eba4:	1c5a      	adds	r2, r3, #1
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =  TX_TCP_IP;
 800ebaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebac:	220c      	movs	r2, #12
 800ebae:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ebb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800ebb6:	4b13      	ldr	r3, [pc, #76]	@ (800ec04 <_nx_packet_allocate+0x194>)
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	3301      	adds	r3, #1
 800ebbc:	4a11      	ldr	r2, [pc, #68]	@ (800ec04 <_nx_packet_allocate+0x194>)
 800ebbe:	6013      	str	r3, [r2, #0]

            /* Save the timeout value.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ebc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebc2:	683a      	ldr	r2, [r7, #0]
 800ebc4:	64da      	str	r2, [r3, #76]	@ 0x4c
 800ebc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebc8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	f383 8810 	msr	PRIMASK, r3
}
 800ebd0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ebd2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ebd4:	f008 fd06 	bl	80175e4 <_tx_thread_system_suspend>
                NX_PACKET_DEBUG(__FILE__, __LINE__, *packet_ptr);
            }
#endif /* NX_ENABLE_PACKET_DEBUG_INFO */

            /* Return the completion status.  */
            return(thread_ptr -> tx_thread_suspend_status);
 800ebd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebde:	e008      	b.n	800ebf2 <_nx_packet_allocate+0x182>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  NX_NO_PACKET;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ebe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebe6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	f383 8810 	msr	PRIMASK, r3
}
 800ebee:	bf00      	nop

    /* Update the trace event with the status.  */
    NX_TRACE_EVENT_UPDATE(trace_event, trace_timestamp, NX_TRACE_PACKET_ALLOCATE, 0, *packet_ptr, 0, 0);

    /* Return completion status.  */
    return(status);
 800ebf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ebf2:	4618      	mov	r0, r3
 800ebf4:	3730      	adds	r7, #48	@ 0x30
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	bf00      	nop
 800ebfc:	240008a0 	.word	0x240008a0
 800ec00:	0800ef25 	.word	0x0800ef25
 800ec04:	24000938 	.word	0x24000938

0800ec08 <_nx_packet_copy>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_copy(NX_PACKET *packet_ptr, NX_PACKET **new_packet_ptr,
                      NX_PACKET_POOL *pool_ptr, ULONG wait_option)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b08e      	sub	sp, #56	@ 0x38
 800ec0c:	af02      	add	r7, sp, #8
 800ec0e:	60f8      	str	r0, [r7, #12]
 800ec10:	60b9      	str	r1, [r7, #8]
 800ec12:	607a      	str	r2, [r7, #4]
 800ec14:	603b      	str	r3, [r7, #0]
ULONG                  trace_timestamp;
#endif


    /* Default the return packet pointer to NULL.  */
    *new_packet_ptr =  NX_NULL;
 800ec16:	68bb      	ldr	r3, [r7, #8]
 800ec18:	2200      	movs	r2, #0
 800ec1a:	601a      	str	r2, [r3, #0]

    /* Default the first packet to TRUE.  */
    first_packet = NX_TRUE;
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_COPY, packet_ptr, 0, pool_ptr, wait_option, NX_TRACE_PACKET_EVENTS, &trace_event, &trace_timestamp);

    /* Determine if there is anything to copy.  */
    if (packet_ptr -> nx_packet_length == 0)
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d101      	bne.n	800ec2c <_nx_packet_copy+0x24>
    {

        /* Empty source packet, return an error.  */
        return(NX_INVALID_PACKET);
 800ec28:	2312      	movs	r3, #18
 800ec2a:	e07b      	b.n	800ed24 <_nx_packet_copy+0x11c>
    }

    /* Allocate a new packet from the default packet pool supplied.  */
    /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
    status =  _nx_packet_allocate(pool_ptr, &work_ptr, 0, wait_option);
 800ec2c:	f107 0114 	add.w	r1, r7, #20
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	2200      	movs	r2, #0
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f7ff ff1b 	bl	800ea70 <_nx_packet_allocate>
 800ec3a:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Determine if the packet was not allocated.  */
    if (status != NX_SUCCESS)
 800ec3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d001      	beq.n	800ec46 <_nx_packet_copy+0x3e>
    {

        /* Return the error code from the packet allocate routine.  */
        return(status);
 800ec42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec44:	e06e      	b.n	800ed24 <_nx_packet_copy+0x11c>
    }

    /* Copy the packet interface information. */
    /*lint -e{644} suppress variable might not be initialized, since "work_ptr" was initialized by _nx_packet_allocate. */
    work_ptr -> nx_packet_address.nx_packet_interface_ptr = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800ec46:	697b      	ldr	r3, [r7, #20]
 800ec48:	68fa      	ldr	r2, [r7, #12]
 800ec4a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ec4c:	635a      	str	r2, [r3, #52]	@ 0x34

#ifdef FEATURE_NX_IPV6

    /* Copy the IP version information. */
    work_ptr -> nx_packet_ip_version = packet_ptr -> nx_packet_ip_version;
 800ec4e:	697b      	ldr	r3, [r7, #20]
 800ec50:	68fa      	ldr	r2, [r7, #12]
 800ec52:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800ec56:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
#ifdef NX_IPSEC_ENABLE
    work_ptr -> nx_packet_ipsec_sa_ptr = packet_ptr -> nx_packet_ipsec_sa_ptr;
#endif /* NX_IPSEC_ENABLE */

    /* Save the source packet pointer.  */
    source_ptr =  packet_ptr;
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	627b      	str	r3, [r7, #36]	@ 0x24
    do
    {
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Check if it is the first packet.  */
        if (first_packet == NX_TRUE)
 800ec5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec60:	2b01      	cmp	r3, #1
 800ec62:	d110      	bne.n	800ec86 <_nx_packet_copy+0x7e>

            /* Yes, it is, copied the data beginning at data starting position.  */

            /* Calculate this packet's data size.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            size =  (ULONG)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_data_start);
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	68da      	ldr	r2, [r3, #12]
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	691b      	ldr	r3, [r3, #16]
 800ec6c:	1ad3      	subs	r3, r2, r3
 800ec6e:	623b      	str	r3, [r7, #32]

            /* Copy the data from the source packet into the new packet using
               the data append feature.  */
            status =  _nx_packet_data_append(work_ptr, packet_ptr -> nx_packet_data_start, size, pool_ptr, wait_option);
 800ec70:	6978      	ldr	r0, [r7, #20]
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	6919      	ldr	r1, [r3, #16]
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	9300      	str	r3, [sp, #0]
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6a3a      	ldr	r2, [r7, #32]
 800ec7e:	f000 f855 	bl	800ed2c <_nx_packet_data_append>
 800ec82:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800ec84:	e00f      	b.n	800eca6 <_nx_packet_copy+0x9e>
        else
        {

            /* Calculate this packet's data size.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            size =  (ULONG)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr);
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	68da      	ldr	r2, [r3, #12]
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	689b      	ldr	r3, [r3, #8]
 800ec8e:	1ad3      	subs	r3, r2, r3
 800ec90:	623b      	str	r3, [r7, #32]

            /* Copy the data from the source packet into the new packet using
               the data append feature.  */
            status =  _nx_packet_data_append(work_ptr, packet_ptr -> nx_packet_prepend_ptr, size, pool_ptr, wait_option);
 800ec92:	6978      	ldr	r0, [r7, #20]
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	6899      	ldr	r1, [r3, #8]
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	9300      	str	r3, [sp, #0]
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	6a3a      	ldr	r2, [r7, #32]
 800eca0:	f000 f844 	bl	800ed2c <_nx_packet_data_append>
 800eca4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        }

        /* Determine if there was an error in the data append.  */
        if (status != NX_SUCCESS)
 800eca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d005      	beq.n	800ecb8 <_nx_packet_copy+0xb0>
        {

            /* An error is present, release the new packet.  */
            _nx_packet_release(work_ptr);
 800ecac:	697b      	ldr	r3, [r7, #20]
 800ecae:	4618      	mov	r0, r3
 800ecb0:	f000 fa7e 	bl	800f1b0 <_nx_packet_release>

            /* Return the error code from the packet data append service.  */
            return(status);
 800ecb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecb6:	e035      	b.n	800ed24 <_nx_packet_copy+0x11c>
        }

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Move to the next packet in the packet chain.  */
        packet_ptr =  packet_ptr -> nx_packet_next;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	60fb      	str	r3, [r7, #12]

        /* Set the first packet to FALSE.  */
        first_packet = NX_FALSE;
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    } while (packet_ptr);
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d1ca      	bne.n	800ec5e <_nx_packet_copy+0x56>
#endif /* NX_DISABLE_PACKET_CHAIN */

    /* Adjust the prepend pointer and data length.  */
    /*lint --e{946} --e{947} --e{732} suppress pointer subtraction, since it is necessary. */
    data_prepend_offset = (UINT)(source_ptr -> nx_packet_prepend_ptr - source_ptr -> nx_packet_data_start);
 800ecc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecca:	689a      	ldr	r2, [r3, #8]
 800eccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecce:	691b      	ldr	r3, [r3, #16]
 800ecd0:	1ad3      	subs	r3, r2, r3
 800ecd2:	61fb      	str	r3, [r7, #28]
    work_ptr -> nx_packet_prepend_ptr = work_ptr -> nx_packet_data_start + data_prepend_offset;
 800ecd4:	697b      	ldr	r3, [r7, #20]
 800ecd6:	6919      	ldr	r1, [r3, #16]
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	69fa      	ldr	r2, [r7, #28]
 800ecdc:	440a      	add	r2, r1
 800ecde:	609a      	str	r2, [r3, #8]
    work_ptr -> nx_packet_length =  work_ptr -> nx_packet_length - data_prepend_offset;
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	69fa      	ldr	r2, [r7, #28]
 800ece8:	1a8a      	subs	r2, r1, r2
 800ecea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the ip_header information. */
    ip_header_offset = (UINT)(source_ptr -> nx_packet_ip_header - source_ptr -> nx_packet_data_start);
 800ecec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ecf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf2:	691b      	ldr	r3, [r3, #16]
 800ecf4:	1ad3      	subs	r3, r2, r3
 800ecf6:	61bb      	str	r3, [r7, #24]
    work_ptr -> nx_packet_ip_header = work_ptr -> nx_packet_data_start + ip_header_offset;
 800ecf8:	697b      	ldr	r3, [r7, #20]
 800ecfa:	6919      	ldr	r1, [r3, #16]
 800ecfc:	697b      	ldr	r3, [r7, #20]
 800ecfe:	69ba      	ldr	r2, [r7, #24]
 800ed00:	440a      	add	r2, r1
 800ed02:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Determine if the packet copy was successful.  */
    if (source_ptr -> nx_packet_length != work_ptr -> nx_packet_length)
 800ed04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed08:	697b      	ldr	r3, [r7, #20]
 800ed0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d005      	beq.n	800ed1c <_nx_packet_copy+0x114>
    {

        /* An error is present, release the new packet.  */
        _nx_packet_release(work_ptr);
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	4618      	mov	r0, r3
 800ed14:	f000 fa4c 	bl	800f1b0 <_nx_packet_release>

        /* Return an error code.  */
        return(NX_INVALID_PACKET);
 800ed18:	2312      	movs	r3, #18
 800ed1a:	e003      	b.n	800ed24 <_nx_packet_copy+0x11c>
    }
    else
    {

        /* Everything is okay, return the new packet pointer.  */
        *new_packet_ptr =  work_ptr;
 800ed1c:	697a      	ldr	r2, [r7, #20]
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	601a      	str	r2, [r3, #0]

        /* Update the trace event with the status.  */
        NX_TRACE_EVENT_UPDATE(trace_event, trace_timestamp, NX_TRACE_PACKET_COPY, 0, work_ptr, 0, 0);

        /* Return success status.  */
        return(NX_SUCCESS);
 800ed22:	2300      	movs	r3, #0
    }
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3730      	adds	r7, #48	@ 0x30
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}

0800ed2c <_nx_packet_data_append>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_data_append(NX_PACKET *packet_ptr, VOID *data_start, ULONG data_size,
                             NX_PACKET_POOL *pool_ptr, ULONG wait_option)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b08c      	sub	sp, #48	@ 0x30
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	60f8      	str	r0, [r7, #12]
 800ed34:	60b9      	str	r1, [r7, #8]
 800ed36:	607a      	str	r2, [r7, #4]
 800ed38:	603b      	str	r3, [r7, #0]

#ifndef NX_DISABLE_PACKET_CHAIN
UINT       status;                 /* Return status              */
NX_PACKET *new_list_ptr;           /* Head of new list pointer   */
NX_PACKET *last_packet =  NX_NULL; /* Last supplied packet       */
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_DATA_APPEND, packet_ptr, data_start, data_size, pool_ptr, NX_TRACE_PACKET_EVENTS, 0, 0);

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Calculate the number of bytes available at the end of the supplied packet.  */
    if (packet_ptr -> nx_packet_last)
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	699b      	ldr	r3, [r3, #24]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d016      	beq.n	800ed74 <_nx_packet_data_append+0x48>
    {

        /* More than one packet.  Walk the packet chain starting at the last packet
           to calculate the remaining bytes.  */
        available_bytes =  0;
 800ed46:	2300      	movs	r3, #0
 800ed48:	627b      	str	r3, [r7, #36]	@ 0x24
        work_ptr =  packet_ptr -> nx_packet_last;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	699b      	ldr	r3, [r3, #24]
 800ed4e:	617b      	str	r3, [r7, #20]

            /* Calculate the available bytes in this packet.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            /*lint -e{737} suppress loss of sign, since nx_packet_data_end is assumed to be larger than nx_packet_append_ptr. */
            available_bytes =  available_bytes +
                (ULONG)(work_ptr -> nx_packet_data_end - work_ptr -> nx_packet_append_ptr);
 800ed50:	697b      	ldr	r3, [r7, #20]
 800ed52:	695a      	ldr	r2, [r3, #20]
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	68db      	ldr	r3, [r3, #12]
 800ed58:	1ad3      	subs	r3, r2, r3
 800ed5a:	461a      	mov	r2, r3
            available_bytes =  available_bytes +
 800ed5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed5e:	4413      	add	r3, r2
 800ed60:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Remember the last packet.  */
            last_packet =  work_ptr;
 800ed62:	697b      	ldr	r3, [r7, #20]
 800ed64:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Move to the next packet.   There typically won't be another packet, but just in
               case the logic is here for it!  */
            work_ptr =  work_ptr -> nx_packet_next;
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	685b      	ldr	r3, [r3, #4]
 800ed6a:	617b      	str	r3, [r7, #20]
        } while (work_ptr);
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d1ee      	bne.n	800ed50 <_nx_packet_data_append+0x24>
 800ed72:	e005      	b.n	800ed80 <_nx_packet_data_append+0x54>
#endif /* NX_DISABLE_PACKET_CHAIN */
    {

        /* Just calculate the number of bytes available in the first packet.  */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        available_bytes =  (ULONG)(packet_ptr -> nx_packet_data_end - packet_ptr -> nx_packet_append_ptr);
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	695a      	ldr	r2, [r3, #20]
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	68db      	ldr	r3, [r3, #12]
 800ed7c:	1ad3      	subs	r3, r2, r3
 800ed7e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Determine if any new packets are required to satisfy this request. */
    if (available_bytes < data_size)
 800ed80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d247      	bcs.n	800ee18 <_nx_packet_data_append+0xec>
    {

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Setup a temporary head pointer.  */
        new_list_ptr =  NX_NULL;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Loop to pickup enough packets to complete the append request.  */
        while (available_bytes < data_size)
 800ed8c:	e033      	b.n	800edf6 <_nx_packet_data_append+0xca>
        {

            /* Allocate a new packet.  */
            status =  _nx_packet_allocate(pool_ptr, &work_ptr, 0, wait_option);
 800ed8e:	f107 0114 	add.w	r1, r7, #20
 800ed92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed94:	2200      	movs	r2, #0
 800ed96:	6838      	ldr	r0, [r7, #0]
 800ed98:	f7ff fe6a 	bl	800ea70 <_nx_packet_allocate>
 800ed9c:	61b8      	str	r0, [r7, #24]

            /* Determine if an error is present.  */
            if (status)
 800ed9e:	69bb      	ldr	r3, [r7, #24]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d007      	beq.n	800edb4 <_nx_packet_data_append+0x88>
            {

                /* Yes, an error is present.   */

                /* First release any packets that have been allocated so far.  */
                if (new_list_ptr)
 800eda4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d002      	beq.n	800edb0 <_nx_packet_data_append+0x84>
                {
                    _nx_packet_release(new_list_ptr);
 800edaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800edac:	f000 fa00 	bl	800f1b0 <_nx_packet_release>
                }

                /* Return the error status to the caller of this service.  */
                return(status);
 800edb0:	69bb      	ldr	r3, [r7, #24]
 800edb2:	e078      	b.n	800eea6 <_nx_packet_data_append+0x17a>

            /* Add debug information. */
            NX_PACKET_DEBUG(__FILE__, __LINE__, work_ptr);

            /* No error is present.  Link the new packet to the temporary list being built.  */
            if (new_list_ptr)
 800edb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d012      	beq.n	800ede0 <_nx_packet_data_append+0xb4>
            {

                /* Determine if there is already more than one packet on the list.  */
                if (new_list_ptr -> nx_packet_last)
 800edba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edbc:	699b      	ldr	r3, [r3, #24]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d007      	beq.n	800edd2 <_nx_packet_data_append+0xa6>
                {

                    /* Yes, link up the last packet to the new packet and update the
                       last pointer.  */
                    /*lint -e{644} suppress variable might not be initialized, since "work_ptr" was initialized in _nx_packet_allocate. */
                    (new_list_ptr -> nx_packet_last) -> nx_packet_next =  work_ptr;
 800edc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edc4:	699b      	ldr	r3, [r3, #24]
 800edc6:	697a      	ldr	r2, [r7, #20]
 800edc8:	605a      	str	r2, [r3, #4]
                    new_list_ptr -> nx_packet_last =  work_ptr;
 800edca:	697a      	ldr	r2, [r7, #20]
 800edcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edce:	619a      	str	r2, [r3, #24]
 800edd0:	e008      	b.n	800ede4 <_nx_packet_data_append+0xb8>
                else
                {

                    /* Second packet allocated.  Just setup the last and next in the
                       head pointer.  */
                    new_list_ptr -> nx_packet_last =  work_ptr;
 800edd2:	697a      	ldr	r2, [r7, #20]
 800edd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edd6:	619a      	str	r2, [r3, #24]
                    new_list_ptr -> nx_packet_next =  work_ptr;
 800edd8:	697a      	ldr	r2, [r7, #20]
 800edda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eddc:	605a      	str	r2, [r3, #4]
 800edde:	e001      	b.n	800ede4 <_nx_packet_data_append+0xb8>
            }
            else
            {

                /* Just setup the temporary list head.  */
                new_list_ptr =  work_ptr;
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	62fb      	str	r3, [r7, #44]	@ 0x2c
               is in the new packet.  */
            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            /*lint -e{737} suppress loss of sign, since nx_packet_data_end is assumed to be larger than nx_packet_append_ptr. */
            /*lint -e{613} suppress possible use of null pointer, since "work_ptr" was set in _nx_packet_allocate. */
            available_bytes =  available_bytes +
                (ULONG)(work_ptr -> nx_packet_data_end - work_ptr -> nx_packet_append_ptr);
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	695a      	ldr	r2, [r3, #20]
 800ede8:	697b      	ldr	r3, [r7, #20]
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	1ad3      	subs	r3, r2, r3
 800edee:	461a      	mov	r2, r3
            available_bytes =  available_bytes +
 800edf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edf2:	4413      	add	r3, r2
 800edf4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (available_bytes < data_size)
 800edf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	429a      	cmp	r2, r3
 800edfc:	d3c7      	bcc.n	800ed8e <_nx_packet_data_append+0x62>
        }

        /* At this point, all the necessary packets have been allocated and are present
           on the temporary list.  We need to link this new list to the end of the supplied
           packet.  */
        if (last_packet)
 800edfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d003      	beq.n	800ee0c <_nx_packet_data_append+0xe0>
        {

            /* Already more than one packet.  Add the new packet list to the end.  */
            last_packet -> nx_packet_next =  new_list_ptr;
 800ee04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee08:	605a      	str	r2, [r3, #4]
 800ee0a:	e002      	b.n	800ee12 <_nx_packet_data_append+0xe6>
        }
        else
        {

            /* Link the new packet list to the head packet.  */
            packet_ptr -> nx_packet_next =  new_list_ptr;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee10:	605a      	str	r2, [r3, #4]
        }

        /* Clear the last packet that was used to maintain the new list.  */
        /*lint -e{613} suppress possible use of null pointer, since "new_list_ptr" was set in previous loop. */
        new_list_ptr -> nx_packet_last =  NX_NULL;
 800ee12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee14:	2200      	movs	r2, #0
 800ee16:	619a      	str	r2, [r3, #24]
        return(NX_SIZE_ERROR);
#endif /* NX_DISABLE_PACKET_CHAIN */
    }

    /* Setup the new data length in the packet.  */
    packet_ptr -> nx_packet_length =   packet_ptr -> nx_packet_length + data_size;
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	441a      	add	r2, r3
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Now copy the supplied data buffer at the end of the packet.  */
    source_ptr =  (UCHAR *)data_start;
 800ee24:	68bb      	ldr	r3, [r7, #8]
 800ee26:	61fb      	str	r3, [r7, #28]
#ifndef NX_DISABLE_PACKET_CHAIN
    if (packet_ptr -> nx_packet_last)
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	699b      	ldr	r3, [r3, #24]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d003      	beq.n	800ee38 <_nx_packet_data_append+0x10c>
    {
        work_ptr =    packet_ptr -> nx_packet_last;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	699b      	ldr	r3, [r3, #24]
 800ee34:	617b      	str	r3, [r7, #20]
 800ee36:	e032      	b.n	800ee9e <_nx_packet_data_append+0x172>
    }
    else
    {
#endif /* NX_DISABLE_PACKET_CHAIN */
        work_ptr =    packet_ptr;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	617b      	str	r3, [r7, #20]
#ifndef NX_DISABLE_PACKET_CHAIN
    }
    while (data_size)
 800ee3c:	e02f      	b.n	800ee9e <_nx_packet_data_append+0x172>
    {

        /* Determine the amount of memory to copy.  */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        if (data_size < (ULONG)(work_ptr -> nx_packet_data_end - work_ptr -> nx_packet_append_ptr))
 800ee3e:	697b      	ldr	r3, [r7, #20]
 800ee40:	695a      	ldr	r2, [r3, #20]
 800ee42:	697b      	ldr	r3, [r7, #20]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	1ad3      	subs	r3, r2, r3
 800ee48:	461a      	mov	r2, r3
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	4293      	cmp	r3, r2
 800ee4e:	d202      	bcs.n	800ee56 <_nx_packet_data_append+0x12a>
        {
            copy_size =  data_size;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	623b      	str	r3, [r7, #32]
 800ee54:	e005      	b.n	800ee62 <_nx_packet_data_append+0x136>
        }
        else
        {

            /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
            copy_size =  (ULONG)(work_ptr -> nx_packet_data_end - work_ptr -> nx_packet_append_ptr);
 800ee56:	697b      	ldr	r3, [r7, #20]
 800ee58:	695a      	ldr	r2, [r3, #20]
 800ee5a:	697b      	ldr	r3, [r7, #20]
 800ee5c:	68db      	ldr	r3, [r3, #12]
 800ee5e:	1ad3      	subs	r3, r2, r3
 800ee60:	623b      	str	r3, [r7, #32]
#else
        copy_size = data_size;
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Copy the data into the current packet buffer.  */
        memcpy(work_ptr -> nx_packet_append_ptr, source_ptr, copy_size); /* Use case of memcpy is verified.  lgtm[cpp/banned-api-usage-required-any] */
 800ee62:	697b      	ldr	r3, [r7, #20]
 800ee64:	68db      	ldr	r3, [r3, #12]
 800ee66:	6a3a      	ldr	r2, [r7, #32]
 800ee68:	69f9      	ldr	r1, [r7, #28]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f009 ff3b 	bl	8018ce6 <memcpy>

        /* Adjust the remaining data size.  */
        data_size =  data_size - copy_size;
 800ee70:	687a      	ldr	r2, [r7, #4]
 800ee72:	6a3b      	ldr	r3, [r7, #32]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	607b      	str	r3, [r7, #4]

        /* Update this packets append pointer.  */
        work_ptr -> nx_packet_append_ptr =  work_ptr -> nx_packet_append_ptr + copy_size;
 800ee78:	697b      	ldr	r3, [r7, #20]
 800ee7a:	68d9      	ldr	r1, [r3, #12]
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	6a3a      	ldr	r2, [r7, #32]
 800ee80:	440a      	add	r2, r1
 800ee82:	60da      	str	r2, [r3, #12]

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Any more data left to append?  */
        if (data_size)
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d009      	beq.n	800ee9e <_nx_packet_data_append+0x172>
        {

            /* Yes, there is more to move.  Update the source pointer, move the work pointer
               to the next packet in the chain and update the last packet pointer.  */
            source_ptr =  source_ptr + copy_size;
 800ee8a:	69fa      	ldr	r2, [r7, #28]
 800ee8c:	6a3b      	ldr	r3, [r7, #32]
 800ee8e:	4413      	add	r3, r2
 800ee90:	61fb      	str	r3, [r7, #28]
            work_ptr =  work_ptr -> nx_packet_next;
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	685b      	ldr	r3, [r3, #4]
 800ee96:	617b      	str	r3, [r7, #20]
            packet_ptr -> nx_packet_last =  work_ptr;
 800ee98:	697a      	ldr	r2, [r7, #20]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	619a      	str	r2, [r3, #24]
    while (data_size)
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d1cc      	bne.n	800ee3e <_nx_packet_data_append+0x112>

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Return successful status.  */
    return(NX_SUCCESS);
 800eea4:	2300      	movs	r3, #0
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	3730      	adds	r7, #48	@ 0x30
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bd80      	pop	{r7, pc}

0800eeae <_nx_packet_data_retrieve>:
/*                                            verified memcpy use cases,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_data_retrieve(NX_PACKET *packet_ptr, VOID *buffer_start, ULONG *bytes_copied)
{
 800eeae:	b580      	push	{r7, lr}
 800eeb0:	b088      	sub	sp, #32
 800eeb2:	af00      	add	r7, sp, #0
 800eeb4:	60f8      	str	r0, [r7, #12]
 800eeb6:	60b9      	str	r1, [r7, #8]
 800eeb8:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_DATA_RETRIEVE, packet_ptr, buffer_start, bytes_copied, 0, NX_TRACE_PACKET_EVENTS, 0, 0);

    /* Setup the destination pointer.  */
    destination_ptr =  buffer_start;
 800eeba:	68bb      	ldr	r3, [r7, #8]
 800eebc:	61bb      	str	r3, [r7, #24]

    /* Pickup the amount of bytes to copy.  */
    *bytes_copied =  packet_ptr -> nx_packet_length;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	601a      	str	r2, [r3, #0]

    /* Setup the remaining bytes.  */
    remaining_bytes =  packet_ptr -> nx_packet_length;
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eeca:	61fb      	str	r3, [r7, #28]

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Loop to copy bytes from packet(s).  */
    while (packet_ptr)
 800eecc:	e017      	b.n	800eefe <_nx_packet_data_retrieve+0x50>
    {
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Calculate the bytes to copy in this packet. */
        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        bytes_to_copy = (ULONG)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr);
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	68da      	ldr	r2, [r3, #12]
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	689b      	ldr	r3, [r3, #8]
 800eed6:	1ad3      	subs	r3, r2, r3
 800eed8:	617b      	str	r3, [r7, #20]

        /* Copy data to destination. */
        /* Note: The buffer size must be not less than packet_ptr -> nx_packet_length.  */
        memcpy(destination_ptr, packet_ptr -> nx_packet_prepend_ptr, bytes_to_copy); /* Use case of memcpy is verified. The buffer is provided by user.  lgtm[cpp/banned-api-usage-required-any] */
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	689b      	ldr	r3, [r3, #8]
 800eede:	697a      	ldr	r2, [r7, #20]
 800eee0:	4619      	mov	r1, r3
 800eee2:	69b8      	ldr	r0, [r7, #24]
 800eee4:	f009 feff 	bl	8018ce6 <memcpy>

        remaining_bytes -= bytes_to_copy;
 800eee8:	69fa      	ldr	r2, [r7, #28]
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	1ad3      	subs	r3, r2, r3
 800eeee:	61fb      	str	r3, [r7, #28]
        destination_ptr += bytes_to_copy;
 800eef0:	69ba      	ldr	r2, [r7, #24]
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	4413      	add	r3, r2
 800eef6:	61bb      	str	r3, [r7, #24]

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Move to next packet.  */
        packet_ptr =  packet_ptr -> nx_packet_next;
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	685b      	ldr	r3, [r3, #4]
 800eefc:	60fb      	str	r3, [r7, #12]
    while (packet_ptr)
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d1e4      	bne.n	800eece <_nx_packet_data_retrieve+0x20>
    }
#endif /* NX_DISABLE_PACKET_CHAIN */

    /* Determine if the packet chain was valid.  */
    if (remaining_bytes)
 800ef04:	69fb      	ldr	r3, [r7, #28]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d007      	beq.n	800ef1a <_nx_packet_data_retrieve+0x6c>
    {

        /* Invalid packet chain.  Calculate the actual number of bytes
           copied.  */
        *bytes_copied =  *bytes_copied - remaining_bytes;
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681a      	ldr	r2, [r3, #0]
 800ef0e:	69fb      	ldr	r3, [r7, #28]
 800ef10:	1ad2      	subs	r2, r2, r3
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	601a      	str	r2, [r3, #0]

        /* Return an error.  */
        return(NX_INVALID_PACKET);
 800ef16:	2312      	movs	r3, #18
 800ef18:	e000      	b.n	800ef1c <_nx_packet_data_retrieve+0x6e>
    }

    /* Return successful completion.  */
    return(NX_SUCCESS);
 800ef1a:	2300      	movs	r3, #0
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3720      	adds	r7, #32
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd80      	pop	{r7, pc}

0800ef24 <_nx_packet_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_packet_pool_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 800ef24:	b580      	push	{r7, lr}
 800ef26:	b088      	sub	sp, #32
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]
 800ef2c:	6039      	str	r1, [r7, #0]
NX_PACKET_POOL *pool_ptr;   /* Working packet pool pointer  */

    NX_CLEANUP_EXTENSION

    /* Setup pointer to packet pool control block.  */
    pool_ptr =  (NX_PACKET_POOL *)thread_ptr -> tx_thread_suspend_control_block;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef32:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ef34:	f3ef 8310 	mrs	r3, PRIMASK
 800ef38:	617b      	str	r3, [r7, #20]
    return(posture);
 800ef3a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ef3c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ef3e:	b672      	cpsid	i
    return(int_posture);
 800ef40:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts to remove the suspended thread from the packet pool.  */
    TX_DISABLE
 800ef42:	61bb      	str	r3, [r7, #24]

    /* Determine if the cleanup is still required.  */
    if ((thread_ptr -> tx_thread_suspend_cleanup) && (pool_ptr) &&
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d042      	beq.n	800efd2 <_nx_packet_pool_cleanup+0xae>
 800ef4c:	69fb      	ldr	r3, [r7, #28]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d03f      	beq.n	800efd2 <_nx_packet_pool_cleanup+0xae>
        (pool_ptr -> nx_packet_pool_id == NX_PACKET_POOL_ID))
 800ef52:	69fb      	ldr	r3, [r7, #28]
 800ef54:	681b      	ldr	r3, [r3, #0]
    if ((thread_ptr -> tx_thread_suspend_cleanup) && (pool_ptr) &&
 800ef56:	4a23      	ldr	r2, [pc, #140]	@ (800efe4 <_nx_packet_pool_cleanup+0xc0>)
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d13a      	bne.n	800efd2 <_nx_packet_pool_cleanup+0xae>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2200      	movs	r2, #0
 800ef60:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef66:	687a      	ldr	r2, [r7, #4]
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d103      	bne.n	800ef74 <_nx_packet_pool_cleanup+0x50>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            pool_ptr -> nx_packet_pool_suspension_list =  TX_NULL;
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	2200      	movs	r2, #0
 800ef70:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ef72:	e012      	b.n	800ef9a <_nx_packet_pool_cleanup+0x76>
        {

            /* At least one more thread is on the same suspension list.  */

            /* Update the list head pointer if necessary.  */
            if (pool_ptr -> nx_packet_pool_suspension_list == thread_ptr)
 800ef74:	69fb      	ldr	r3, [r7, #28]
 800ef76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef78:	687a      	ldr	r2, [r7, #4]
 800ef7a:	429a      	cmp	r2, r3
 800ef7c:	d103      	bne.n	800ef86 <_nx_packet_pool_cleanup+0x62>
            {
                pool_ptr -> nx_packet_pool_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800ef82:	69fb      	ldr	r3, [r7, #28]
 800ef84:	62da      	str	r2, [r3, #44]	@ 0x2c
            }

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 800ef8a:	687a      	ldr	r2, [r7, #4]
 800ef8c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800ef8e:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 800ef94:	687a      	ldr	r2, [r7, #4]
 800ef96:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800ef98:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        pool_ptr -> nx_packet_pool_suspended_count--;
 800ef9a:	69fb      	ldr	r3, [r7, #28]
 800ef9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef9e:	1e5a      	subs	r2, r3, #1
 800efa0:	69fb      	ldr	r3, [r7, #28]
 800efa2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800efa8:	2b0c      	cmp	r3, #12
 800efaa:	d112      	bne.n	800efd2 <_nx_packet_pool_cleanup+0xae>

            /* Thread still suspended on the packet pool.  Setup return error status and
               resume the thread.  */

            /* Setup return status.  */
            thread_ptr -> tx_thread_suspend_status =  NX_NO_PACKET;
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2201      	movs	r2, #1
 800efb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800efb4:	4b0c      	ldr	r3, [pc, #48]	@ (800efe8 <_nx_packet_pool_cleanup+0xc4>)
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	3301      	adds	r3, #1
 800efba:	4a0b      	ldr	r2, [pc, #44]	@ (800efe8 <_nx_packet_pool_cleanup+0xc4>)
 800efbc:	6013      	str	r3, [r2, #0]
 800efbe:	69bb      	ldr	r3, [r7, #24]
 800efc0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f383 8810 	msr	PRIMASK, r3
}
 800efc8:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f008 fa0a 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 800efd0:	e005      	b.n	800efde <_nx_packet_pool_cleanup+0xba>
 800efd2:	69bb      	ldr	r3, [r7, #24]
 800efd4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	f383 8810 	msr	PRIMASK, r3
}
 800efdc:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 800efde:	3720      	adds	r7, #32
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}
 800efe4:	5041434b 	.word	0x5041434b
 800efe8:	24000938 	.word	0x24000938

0800efec <_nx_packet_pool_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_pool_create(NX_PACKET_POOL *pool_ptr, CHAR *name_ptr, ULONG payload_size,
                             VOID *pool_start, ULONG pool_size)
{
 800efec:	b580      	push	{r7, lr}
 800efee:	b092      	sub	sp, #72	@ 0x48
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	60f8      	str	r0, [r7, #12]
 800eff4:	60b9      	str	r1, [r7, #8]
 800eff6:	607a      	str	r2, [r7, #4]
 800eff8:	603b      	str	r3, [r7, #0]
CHAR           *payload_address;       /* Address of the first payload*/
VOID           *rounded_pool_start;    /* Rounded stating address     */


    /* Save the original payload size.  */
    original_payload_size =  payload_size;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Align the starting address to four bytes. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    rounded_pool_start = (VOID *)((((ALIGN_TYPE)pool_start + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	3303      	adds	r3, #3
 800f002:	f023 0303 	bic.w	r3, r3, #3
 800f006:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Round the pool size down to something that is evenly divisible by alignment.  */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    pool_size = (ULONG)(((pool_size - ((ALIGN_TYPE)rounded_pool_start - (ALIGN_TYPE)pool_start)) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 800f008:	683a      	ldr	r2, [r7, #0]
 800f00a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f00c:	1ad2      	subs	r2, r2, r3
 800f00e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f010:	4413      	add	r3, r2
 800f012:	f023 0303 	bic.w	r3, r3, #3
 800f016:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Set the pool starting address. */
    pool_start = rounded_pool_start;
 800f018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f01a:	603b      	str	r3, [r7, #0]

    /* Calculate the address of payload. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    payload_address = (CHAR *)((ALIGN_TYPE)rounded_pool_start + sizeof(NX_PACKET));
 800f01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f01e:	333c      	adds	r3, #60	@ 0x3c
 800f020:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Align the address of payload. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    payload_address = (CHAR *)((((ALIGN_TYPE)payload_address + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 800f022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f024:	3303      	adds	r3, #3
 800f026:	f023 0303 	bic.w	r3, r3, #3
 800f02a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Calculate the header size. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    header_size = (ULONG)((ALIGN_TYPE)payload_address - (ALIGN_TYPE)rounded_pool_start);
 800f02c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f030:	1ad3      	subs	r3, r2, r3
 800f032:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Round the packet size up to something that helps guarantee proper alignment for header and payload.  */
    payload_size = (ULONG)(((header_size + payload_size + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT - header_size);
 800f034:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	4413      	add	r3, r2
 800f03a:	3303      	adds	r3, #3
 800f03c:	f023 0203 	bic.w	r2, r3, #3
 800f040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f042:	1ad3      	subs	r3, r2, r3
 800f044:	607b      	str	r3, [r7, #4]

    /* Clear pool fields. */
    memset(pool_ptr, 0, sizeof(NX_PACKET_POOL));
 800f046:	223c      	movs	r2, #60	@ 0x3c
 800f048:	2100      	movs	r1, #0
 800f04a:	68f8      	ldr	r0, [r7, #12]
 800f04c:	f009 fdd0 	bl	8018bf0 <memset>

    /* Setup the basic packet pool fields.  */
    pool_ptr -> nx_packet_pool_name =             name_ptr;
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	68ba      	ldr	r2, [r7, #8]
 800f054:	605a      	str	r2, [r3, #4]
    pool_ptr -> nx_packet_pool_suspension_list =  TX_NULL;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2200      	movs	r2, #0
 800f05a:	62da      	str	r2, [r3, #44]	@ 0x2c
    pool_ptr -> nx_packet_pool_suspended_count =  0;
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	2200      	movs	r2, #0
 800f060:	631a      	str	r2, [r3, #48]	@ 0x30
    pool_ptr -> nx_packet_pool_start =            (CHAR *)pool_start;
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	683a      	ldr	r2, [r7, #0]
 800f066:	621a      	str	r2, [r3, #32]
    pool_ptr -> nx_packet_pool_size =             pool_size;
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f06c:	625a      	str	r2, [r3, #36]	@ 0x24
    pool_ptr -> nx_packet_pool_payload_size =     original_payload_size;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f072:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Calculate the end of the pool's memory area.  */
    end_of_pool =  ((CHAR *)pool_start) + pool_size;
 800f074:	683a      	ldr	r2, [r7, #0]
 800f076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f078:	4413      	add	r3, r2
 800f07a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Walk through the pool area, setting up the available packet list.  */
    packets =            0;
 800f07c:	2300      	movs	r3, #0
 800f07e:	647b      	str	r3, [r7, #68]	@ 0x44
    packet_ptr =         (CHAR *)rounded_pool_start;
 800f080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f082:	643b      	str	r3, [r7, #64]	@ 0x40
    next_packet_ptr =    packet_ptr + (payload_size + header_size);
 800f084:	687a      	ldr	r2, [r7, #4]
 800f086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f088:	4413      	add	r3, r2
 800f08a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f08c:	4413      	add	r3, r2
 800f08e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    while (next_packet_ptr <= end_of_pool)
 800f090:	e023      	b.n	800f0da <_nx_packet_pool_create+0xee>
    {

        /* Yes, we have another packet.  Increment the packet count.  */
        packets++;
 800f092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f094:	3301      	adds	r3, #1
 800f096:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Setup the link to the next packet.  */
        /*lint -e{929} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_queue_next =  (NX_PACKET *)next_packet_ptr;
 800f098:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f09a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f09c:	61da      	str	r2, [r3, #28]

        /* Remember that this packet pool is the owner.  */
        /*lint -e{929} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_pool_owner =  pool_ptr;
 800f09e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0a0:	68fa      	ldr	r2, [r7, #12]
 800f0a2:	601a      	str	r2, [r3, #0]

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Clear the next packet pointer.  */
        /*lint -e{929} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_next =  (NX_PACKET *)NX_NULL;
 800f0a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0a6:	2200      	movs	r2, #0
 800f0a8:	605a      	str	r2, [r3, #4]
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Mark the packet as free.  */
        /*lint -e{929} -e{923} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_FREE;
 800f0aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f0b0:	621a      	str	r2, [r3, #32]

        /* Setup the packet data pointers.  */
        /*lint -e{929} -e{928} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_data_start =  (UCHAR *)(packet_ptr + header_size);
 800f0b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0b6:	441a      	add	r2, r3
 800f0b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0ba:	611a      	str	r2, [r3, #16]

        /*lint -e{929} -e{928} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ((NX_PACKET *)packet_ptr) -> nx_packet_data_end =    (UCHAR *)(packet_ptr + header_size + original_payload_size);
 800f0bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0c0:	4413      	add	r3, r2
 800f0c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0c4:	441a      	add	r2, r3
 800f0c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0c8:	615a      	str	r2, [r3, #20]

        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, (NX_PACKET *)packet_ptr);

        /* Advance to the next packet.  */
        packet_ptr =   next_packet_ptr;
 800f0ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0cc:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Update the next packet pointer.  */
        next_packet_ptr =  packet_ptr + (payload_size + header_size);
 800f0ce:	687a      	ldr	r2, [r7, #4]
 800f0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0d2:	4413      	add	r3, r2
 800f0d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0d6:	4413      	add	r3, r2
 800f0d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (next_packet_ptr <= end_of_pool)
 800f0da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0de:	429a      	cmp	r2, r3
 800f0e0:	d9d7      	bls.n	800f092 <_nx_packet_pool_create+0xa6>
    }

    /* Backup to the last packet in the pool.  */
    packet_ptr =  packet_ptr - (payload_size + header_size);
 800f0e2:	687a      	ldr	r2, [r7, #4]
 800f0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e6:	4413      	add	r3, r2
 800f0e8:	425b      	negs	r3, r3
 800f0ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0ec:	4413      	add	r3, r2
 800f0ee:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Set the last packet's forward pointer to NULL.  */
    /*lint -e{929} -e{740} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    ((NX_PACKET *)packet_ptr) -> nx_packet_queue_next =  NX_NULL;
 800f0f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	61da      	str	r2, [r3, #28]

    /* Save the remaining information in the pool control packet.  */
    pool_ptr -> nx_packet_pool_available =  packets;
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f0fa:	609a      	str	r2, [r3, #8]
    pool_ptr -> nx_packet_pool_total =      packets;
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f100:	60da      	str	r2, [r3, #12]

    /* Set the packet pool available list.  */
    pool_ptr -> nx_packet_pool_available_list =  (NX_PACKET *)pool_start;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	683a      	ldr	r2, [r7, #0]
 800f106:	61da      	str	r2, [r3, #28]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f108:	f3ef 8310 	mrs	r3, PRIMASK
 800f10c:	61fb      	str	r3, [r7, #28]
    return(posture);
 800f10e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800f110:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f112:	b672      	cpsid	i
    return(int_posture);
 800f114:	69bb      	ldr	r3, [r7, #24]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_POOL_CREATE, pool_ptr, payload_size, pool_start, pool_size, NX_TRACE_PACKET_EVENTS, 0, 0);

    /* Disable interrupts to place the packet pool on the created list.  */
    TX_DISABLE
 800f116:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the packet pool ID to make it valid.  */
    pool_ptr -> nx_packet_pool_id =  NX_PACKET_POOL_ID;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	4a19      	ldr	r2, [pc, #100]	@ (800f180 <_nx_packet_pool_create+0x194>)
 800f11c:	601a      	str	r2, [r3, #0]

    /* Place the packet pool on the list of created packet pools.  First,
       check for an empty list.  */
    if (_nx_packet_pool_created_ptr)
 800f11e:	4b19      	ldr	r3, [pc, #100]	@ (800f184 <_nx_packet_pool_create+0x198>)
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d012      	beq.n	800f14c <_nx_packet_pool_create+0x160>
    {

        /* Pickup tail pointer.  */
        tail_ptr =  _nx_packet_pool_created_ptr -> nx_packet_pool_created_previous;
 800f126:	4b17      	ldr	r3, [pc, #92]	@ (800f184 <_nx_packet_pool_create+0x198>)
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f12c:	623b      	str	r3, [r7, #32]

        /* Place the new packet pool in the list.  */
        _nx_packet_pool_created_ptr -> nx_packet_pool_created_previous =  pool_ptr;
 800f12e:	4b15      	ldr	r3, [pc, #84]	@ (800f184 <_nx_packet_pool_create+0x198>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	68fa      	ldr	r2, [r7, #12]
 800f134:	639a      	str	r2, [r3, #56]	@ 0x38
        tail_ptr -> nx_packet_pool_created_next =  pool_ptr;
 800f136:	6a3b      	ldr	r3, [r7, #32]
 800f138:	68fa      	ldr	r2, [r7, #12]
 800f13a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Setup this packet pool's created links.  */
        pool_ptr -> nx_packet_pool_created_previous =  tail_ptr;
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	6a3a      	ldr	r2, [r7, #32]
 800f140:	639a      	str	r2, [r3, #56]	@ 0x38
        pool_ptr -> nx_packet_pool_created_next =      _nx_packet_pool_created_ptr;
 800f142:	4b10      	ldr	r3, [pc, #64]	@ (800f184 <_nx_packet_pool_create+0x198>)
 800f144:	681a      	ldr	r2, [r3, #0]
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	635a      	str	r2, [r3, #52]	@ 0x34
 800f14a:	e008      	b.n	800f15e <_nx_packet_pool_create+0x172>
    }
    else
    {

        /* The created packet pool list is empty.  Add packet pool to empty list.  */
        _nx_packet_pool_created_ptr =                  pool_ptr;
 800f14c:	4a0d      	ldr	r2, [pc, #52]	@ (800f184 <_nx_packet_pool_create+0x198>)
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	6013      	str	r3, [r2, #0]
        pool_ptr -> nx_packet_pool_created_next =      pool_ptr;
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	635a      	str	r2, [r3, #52]	@ 0x34
        pool_ptr -> nx_packet_pool_created_previous =  pool_ptr;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	68fa      	ldr	r2, [r7, #12]
 800f15c:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Increment the number of packet pools created.  */
    _nx_packet_pool_created_count++;
 800f15e:	4b0a      	ldr	r3, [pc, #40]	@ (800f188 <_nx_packet_pool_create+0x19c>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	3301      	adds	r3, #1
 800f164:	4a08      	ldr	r2, [pc, #32]	@ (800f188 <_nx_packet_pool_create+0x19c>)
 800f166:	6013      	str	r3, [r2, #0]
 800f168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f16a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	f383 8810 	msr	PRIMASK, r3
}
 800f172:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return NX_SUCCESS.  */
    return(NX_SUCCESS);
 800f174:	2300      	movs	r3, #0
}
 800f176:	4618      	mov	r0, r3
 800f178:	3748      	adds	r7, #72	@ 0x48
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	5041434b 	.word	0x5041434b
 800f184:	2400083c 	.word	0x2400083c
 800f188:	24000840 	.word	0x24000840

0800f18c <_nx_packet_pool_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _nx_packet_pool_initialize(VOID)
{
 800f18c:	b480      	push	{r7}
 800f18e:	af00      	add	r7, sp, #0

    /* Initialize the head pointer of the created packet pools list and the
       number of packet pools created.  */
    _nx_packet_pool_created_ptr =        NX_NULL;
 800f190:	4b05      	ldr	r3, [pc, #20]	@ (800f1a8 <_nx_packet_pool_initialize+0x1c>)
 800f192:	2200      	movs	r2, #0
 800f194:	601a      	str	r2, [r3, #0]
    _nx_packet_pool_created_count =      0;
 800f196:	4b05      	ldr	r3, [pc, #20]	@ (800f1ac <_nx_packet_pool_initialize+0x20>)
 800f198:	2200      	movs	r2, #0
 800f19a:	601a      	str	r2, [r3, #0]
}
 800f19c:	bf00      	nop
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a4:	4770      	bx	lr
 800f1a6:	bf00      	nop
 800f1a8:	2400083c 	.word	0x2400083c
 800f1ac:	24000840 	.word	0x24000840

0800f1b0 <_nx_packet_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_release(NX_PACKET *packet_ptr)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b08a      	sub	sp, #40	@ 0x28
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_RELEASE, packet_ptr, packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next, (packet_ptr -> nx_packet_pool_owner) -> nx_packet_pool_available, 0, NX_TRACE_PACKET_EVENTS, 0, 0);

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Loop to free all packets chained together, not assuming they are
       from the same pool.  */
    while (packet_ptr)
 800f1b8:	e0a6      	b.n	800f308 <_nx_packet_release+0x158>
    {
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Check to see if the packet is releasable.  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        if (packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != ((NX_PACKET *)NX_PACKET_ALLOCATED))
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6a1b      	ldr	r3, [r3, #32]
 800f1be:	f1b3 3faa 	cmp.w	r3, #2863311530	@ 0xaaaaaaaa
 800f1c2:	d011      	beq.n	800f1e8 <_nx_packet_release+0x38>
        {

#ifndef NX_DISABLE_PACKET_INFO
            /* Pickup the pool pointer.  */
            pool_ptr =  packet_ptr -> nx_packet_pool_owner;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	61fb      	str	r3, [r7, #28]

            /* Check for a good pool pointer...  error must be the packet!  */
            if ((pool_ptr) && (pool_ptr -> nx_packet_pool_id == NX_PACKET_POOL_ID))
 800f1ca:	69fb      	ldr	r3, [r7, #28]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d009      	beq.n	800f1e4 <_nx_packet_release+0x34>
 800f1d0:	69fb      	ldr	r3, [r7, #28]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	4a51      	ldr	r2, [pc, #324]	@ (800f31c <_nx_packet_release+0x16c>)
 800f1d6:	4293      	cmp	r3, r2
 800f1d8:	d104      	bne.n	800f1e4 <_nx_packet_release+0x34>
            {

                /* Increment the packet pool invalid release error count.  */
                pool_ptr -> nx_packet_pool_invalid_releases++;
 800f1da:	69fb      	ldr	r3, [r7, #28]
 800f1dc:	699b      	ldr	r3, [r3, #24]
 800f1de:	1c5a      	adds	r2, r3, #1
 800f1e0:	69fb      	ldr	r3, [r7, #28]
 800f1e2:	619a      	str	r2, [r3, #24]
            }
#endif

            /* Return an error indicating the packet could not be released.  */
            return(NX_PTR_ERROR);
 800f1e4:	2307      	movs	r3, #7
 800f1e6:	e094      	b.n	800f312 <_nx_packet_release+0x162>
        }
        /* End of packet check.  */

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Pickup the next packet. */
        next_packet =  packet_ptr -> nx_packet_next;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	685b      	ldr	r3, [r3, #4]
 800f1ec:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f1ee:	f3ef 8310 	mrs	r3, PRIMASK
 800f1f2:	617b      	str	r3, [r7, #20]
    return(posture);
 800f1f4:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800f1f6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f1f8:	b672      	cpsid	i
    return(int_posture);
 800f1fa:	693b      	ldr	r3, [r7, #16]

        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

        /* Disable interrupts to put this packet back in the packet pool.  */
        TX_DISABLE
 800f1fc:	623b      	str	r3, [r7, #32]

        /* Pickup the pool pointer.  */
        pool_ptr =  packet_ptr -> nx_packet_pool_owner;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	61fb      	str	r3, [r7, #28]

        /* Determine if there are any threads suspended on the block pool.  */
        thread_ptr =  pool_ptr -> nx_packet_pool_suspension_list;
 800f204:	69fb      	ldr	r3, [r7, #28]
 800f206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f208:	61bb      	str	r3, [r7, #24]
        if (thread_ptr)
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d063      	beq.n	800f2d8 <_nx_packet_release+0x128>
        {

            /* Remove the suspended thread from the list.  */

            /* See if this is the only suspended thread on the list.  */
            if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800f210:	69bb      	ldr	r3, [r7, #24]
 800f212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f214:	69ba      	ldr	r2, [r7, #24]
 800f216:	429a      	cmp	r2, r3
 800f218:	d103      	bne.n	800f222 <_nx_packet_release+0x72>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                pool_ptr -> nx_packet_pool_suspension_list =  NX_NULL;
 800f21a:	69fb      	ldr	r3, [r7, #28]
 800f21c:	2200      	movs	r2, #0
 800f21e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800f220:	e00d      	b.n	800f23e <_nx_packet_release+0x8e>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                pool_ptr -> nx_packet_pool_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800f222:	69bb      	ldr	r3, [r7, #24]
 800f224:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f226:	69fb      	ldr	r3, [r7, #28]
 800f228:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Update the links of the adjacent threads.  */
                (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800f22a:	69bb      	ldr	r3, [r7, #24]
 800f22c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous;
 800f22e:	69ba      	ldr	r2, [r7, #24]
 800f230:	6f52      	ldr	r2, [r2, #116]	@ 0x74
                (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800f232:	675a      	str	r2, [r3, #116]	@ 0x74
                (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800f234:	69bb      	ldr	r3, [r7, #24]
 800f236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                    thread_ptr -> tx_thread_suspended_next;
 800f238:	69ba      	ldr	r2, [r7, #24]
 800f23a:	6f12      	ldr	r2, [r2, #112]	@ 0x70
                (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800f23c:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            pool_ptr -> nx_packet_pool_suspended_count--;
 800f23e:	69fb      	ldr	r3, [r7, #28]
 800f240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f242:	1e5a      	subs	r2, r3, #1
 800f244:	69fb      	ldr	r3, [r7, #28]
 800f246:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Prepare for resumption of the first thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800f248:	69bb      	ldr	r3, [r7, #24]
 800f24a:	2200      	movs	r2, #0
 800f24c:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800f24e:	4b34      	ldr	r3, [pc, #208]	@ (800f320 <_nx_packet_release+0x170>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	3301      	adds	r3, #1
 800f254:	4a32      	ldr	r2, [pc, #200]	@ (800f320 <_nx_packet_release+0x170>)
 800f256:	6013      	str	r3, [r2, #0]
 800f258:	6a3b      	ldr	r3, [r7, #32]
 800f25a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	f383 8810 	msr	PRIMASK, r3
}
 800f262:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust this packet to look just like a new packet.  */
            packet_ptr -> nx_packet_queue_next  =  NX_NULL;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2200      	movs	r2, #0
 800f268:	61da      	str	r2, [r3, #28]
#ifndef NX_DISABLE_PACKET_CHAIN
            packet_ptr -> nx_packet_next        =  NX_NULL;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2200      	movs	r2, #0
 800f26e:	605a      	str	r2, [r3, #4]
            packet_ptr -> nx_packet_last        =  NX_NULL;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	2200      	movs	r2, #0
 800f274:	619a      	str	r2, [r3, #24]
#endif /* NX_DISABLE_PACKET_CHAIN */
            packet_ptr -> nx_packet_length      =  0;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2200      	movs	r2, #0
 800f27a:	625a      	str	r2, [r3, #36]	@ 0x24
            packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_data_start + (thread_ptr -> tx_thread_suspend_info);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	691a      	ldr	r2, [r3, #16]
 800f280:	69bb      	ldr	r3, [r7, #24]
 800f282:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f284:	441a      	add	r2, r3
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	609a      	str	r2, [r3, #8]
            packet_ptr -> nx_packet_append_ptr  =  packet_ptr -> nx_packet_prepend_ptr;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	689a      	ldr	r2, [r3, #8]
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	60da      	str	r2, [r3, #12]
            packet_ptr -> nx_packet_address.nx_packet_interface_ptr = NX_NULL;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2200      	movs	r2, #0
 800f296:	635a      	str	r2, [r3, #52]	@ 0x34
#ifdef NX_ENABLE_INTERFACE_CAPABILITY
            packet_ptr -> nx_packet_interface_capability_flag = 0;
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */
            /* Set the TCP queue to the value that indicates it has been allocated.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 800f29e:	621a      	str	r2, [r3, #32]

#ifdef FEATURE_NX_IPV6

            /* Clear the option state. */
            packet_ptr -> nx_packet_option_state = 0;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            /* Clear the ipsec state. */
            packet_ptr -> nx_packet_ipsec_state = 0;
#endif /* NX_IPSEC_ENABLE */

            /* Clear the IP version.  */
            packet_ptr -> nx_packet_ip_version  =  0;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

            /* Clear the IP identification flag.  */
            packet_ptr -> nx_packet_identical_copy = NX_FALSE;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

            /* Initialize the IP header length. */
            packet_ptr -> nx_packet_ip_header_length = 0;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

            /* Return this block pointer to the suspended thread waiting for
               a block.  */
            *((NX_PACKET **)thread_ptr -> tx_thread_additional_suspend_info) =  packet_ptr;
 800f2c0:	69bb      	ldr	r3, [r7, #24]
 800f2c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2c4:	687a      	ldr	r2, [r7, #4]
 800f2c6:	601a      	str	r2, [r3, #0]

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  NX_SUCCESS;
 800f2c8:	69bb      	ldr	r3, [r7, #24]
 800f2ca:	2200      	movs	r2, #0
 800f2cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800f2d0:	69b8      	ldr	r0, [r7, #24]
 800f2d2:	f008 f887 	bl	80173e4 <_tx_thread_system_resume>
 800f2d6:	e015      	b.n	800f304 <_nx_packet_release+0x154>

            /* No thread is suspended for a memory block.  */

            /* Mark the packet as free.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_FREE;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f04f 32ff 	mov.w	r2, #4294967295
 800f2de:	621a      	str	r2, [r3, #32]

            /* Put the packet back in the available list.  */
            packet_ptr -> nx_packet_queue_next =  pool_ptr -> nx_packet_pool_available_list;
 800f2e0:	69fb      	ldr	r3, [r7, #28]
 800f2e2:	69da      	ldr	r2, [r3, #28]
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	61da      	str	r2, [r3, #28]

            /* Adjust the head pointer.  */
            pool_ptr -> nx_packet_pool_available_list =  packet_ptr;
 800f2e8:	69fb      	ldr	r3, [r7, #28]
 800f2ea:	687a      	ldr	r2, [r7, #4]
 800f2ec:	61da      	str	r2, [r3, #28]

            /* Increment the count of available blocks.  */
            pool_ptr -> nx_packet_pool_available++;
 800f2ee:	69fb      	ldr	r3, [r7, #28]
 800f2f0:	689b      	ldr	r3, [r3, #8]
 800f2f2:	1c5a      	adds	r2, r3, #1
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	609a      	str	r2, [r3, #8]
 800f2f8:	6a3b      	ldr	r3, [r7, #32]
 800f2fa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	f383 8810 	msr	PRIMASK, r3
}
 800f302:	bf00      	nop
            TX_RESTORE
        }

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Move to the next packet in the list.  */
        packet_ptr =  next_packet;
 800f304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f306:	607b      	str	r3, [r7, #4]
    while (packet_ptr)
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	f47f af55 	bne.w	800f1ba <_nx_packet_release+0xa>
    }
#endif /* NX_DISABLE_PACKET_CHAIN */

    /* Return completion status.  */
    return(NX_SUCCESS);
 800f310:	2300      	movs	r3, #0
}
 800f312:	4618      	mov	r0, r3
 800f314:	3728      	adds	r7, #40	@ 0x28
 800f316:	46bd      	mov	sp, r7
 800f318:	bd80      	pop	{r7, pc}
 800f31a:	bf00      	nop
 800f31c:	5041434b 	.word	0x5041434b
 800f320:	24000938 	.word	0x24000938

0800f324 <_nx_packet_transmit_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_packet_transmit_release(NX_PACKET *packet_ptr)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b088      	sub	sp, #32
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f32c:	f3ef 8310 	mrs	r3, PRIMASK
 800f330:	617b      	str	r3, [r7, #20]
    return(posture);
 800f332:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800f334:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f336:	b672      	cpsid	i
    return(int_posture);
 800f338:	693b      	ldr	r3, [r7, #16]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_PACKET_TRANSMIT_RELEASE, packet_ptr, packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next, (packet_ptr -> nx_packet_pool_owner) -> nx_packet_pool_available, 0, NX_TRACE_PACKET_EVENTS, 0, 0);

    /* Disable interrupts temporarily.  */
    TX_DISABLE
 800f33a:	61bb      	str	r3, [r7, #24]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Determine if the packet is a queued TCP data packet.  Such packets cannot be released
       immediately, since they may need to be resent.  */
    /*lint -e{923} suppress cast of ULONG to pointer.  */
    if ((packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != ((NX_PACKET *)NX_PACKET_ALLOCATED)) &&
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	6a1b      	ldr	r3, [r3, #32]
 800f340:	f1b3 3faa 	cmp.w	r3, #2863311530	@ 0xaaaaaaaa
 800f344:	d025      	beq.n	800f392 <_nx_packet_transmit_release+0x6e>
        (packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != ((NX_PACKET *)NX_PACKET_FREE)))
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	6a1b      	ldr	r3, [r3, #32]
    if ((packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != ((NX_PACKET *)NX_PACKET_ALLOCATED)) &&
 800f34a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f34e:	d020      	beq.n	800f392 <_nx_packet_transmit_release+0x6e>
    {

        /* Yes, this is indeed a TCP packet.  Just mark this with the NX_DRIVER_TX_DONE
           value to let the TCP layer know it is no longer queued up.  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        packet_ptr -> nx_packet_queue_next =  (NX_PACKET *)NX_DRIVER_TX_DONE;
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f04f 32dd 	mov.w	r2, #3722304989	@ 0xdddddddd
 800f356:	61da      	str	r2, [r3, #28]

        /* Remove the IP header and adjust the length.  */
        packet_ptr -> nx_packet_prepend_ptr += packet_ptr -> nx_packet_ip_header_length;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	689b      	ldr	r3, [r3, #8]
 800f35c:	687a      	ldr	r2, [r7, #4]
 800f35e:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800f362:	441a      	add	r2, r3
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	609a      	str	r2, [r3, #8]
        packet_ptr -> nx_packet_length -= packet_ptr -> nx_packet_ip_header_length;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800f372:	1a9a      	subs	r2, r3, r2
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Reset the IP header length. */
        packet_ptr -> nx_packet_ip_header_length = 0;
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2200      	movs	r2, #0
 800f37c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 800f380:	69bb      	ldr	r3, [r7, #24]
 800f382:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f383 8810 	msr	PRIMASK, r3
}
 800f38a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  NX_SUCCESS;
 800f38c:	2300      	movs	r3, #0
 800f38e:	61fb      	str	r3, [r7, #28]
 800f390:	e009      	b.n	800f3a6 <_nx_packet_transmit_release+0x82>
 800f392:	69bb      	ldr	r3, [r7, #24]
 800f394:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	f383 8810 	msr	PRIMASK, r3
}
 800f39c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual packet release function.  */
        status =  _nx_packet_release(packet_ptr);
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f7ff ff06 	bl	800f1b0 <_nx_packet_release>
 800f3a4:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f3a6:	69fb      	ldr	r3, [r7, #28]
}
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	3720      	adds	r7, #32
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	bd80      	pop	{r7, pc}

0800f3b0 <_nx_rarp_packet_deferred_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_rarp_packet_deferred_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b088      	sub	sp, #32
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	6078      	str	r0, [r7, #4]
 800f3b8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f3ba:	f3ef 8310 	mrs	r3, PRIMASK
 800f3be:	61bb      	str	r3, [r7, #24]
    return(posture);
 800f3c0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800f3c2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f3c4:	b672      	cpsid	i
    return(int_posture);
 800f3c6:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800f3c8:	61fb      	str	r3, [r7, #28]

    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Check to see if RARP is enabled on this IP instance.  */
    if (!ip_ptr -> nx_ip_rarp_queue_process)
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	@ 0xc18
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d110      	bne.n	800f3f6 <_nx_rarp_packet_deferred_receive+0x46>

        /* RARP is not enabled.  */

#ifndef NX_DISABLE_RARP_INFO
        /* Increment the RARP invalid messages count...  */
        ip_ptr -> nx_ip_rarp_invalid_messages++;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	f8d3 3630 	ldr.w	r3, [r3, #1584]	@ 0x630
 800f3da:	1c5a      	adds	r2, r3, #1
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f8c3 2630 	str.w	r2, [r3, #1584]	@ 0x630
 800f3e2:	69fb      	ldr	r3, [r7, #28]
 800f3e4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f3e6:	693b      	ldr	r3, [r7, #16]
 800f3e8:	f383 8810 	msr	PRIMASK, r3
}
 800f3ec:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Since RARP is not enabled, just release the packet.  */
        _nx_packet_release(packet_ptr);
 800f3ee:	6838      	ldr	r0, [r7, #0]
 800f3f0:	f7ff fede 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 800f3f4:	e02f      	b.n	800f456 <_nx_rarp_packet_deferred_receive+0xa6>
    }

    /* Check to see if the RARP deferred processing queue is empty.  */
    if (ip_ptr -> nx_ip_rarp_deferred_received_packet_head)
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f8d3 3c1c 	ldr.w	r3, [r3, #3100]	@ 0xc1c
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d011      	beq.n	800f424 <_nx_rarp_packet_deferred_receive+0x74>
    {

        /* Not empty, just place the packet at the end of the RARP deferred queue.  */
        (ip_ptr -> nx_ip_rarp_deferred_received_packet_tail) -> nx_packet_queue_next =  packet_ptr;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	f8d3 3c20 	ldr.w	r3, [r3, #3104]	@ 0xc20
 800f406:	683a      	ldr	r2, [r7, #0]
 800f408:	61da      	str	r2, [r3, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	2200      	movs	r2, #0
 800f40e:	61da      	str	r2, [r3, #28]
        ip_ptr -> nx_ip_rarp_deferred_received_packet_tail =  packet_ptr;
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	683a      	ldr	r2, [r7, #0]
 800f414:	f8c3 2c20 	str.w	r2, [r3, #3104]	@ 0xc20
 800f418:	69fb      	ldr	r3, [r7, #28]
 800f41a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	f383 8810 	msr	PRIMASK, r3
}
 800f422:	e018      	b.n	800f456 <_nx_rarp_packet_deferred_receive+0xa6>
    {

        /* Empty RARP deferred receive processing queue.  Just setup the head pointers and
           set the event flags to ensure the IP helper thread looks at the RARP deferred
           processing queue.  */
        ip_ptr -> nx_ip_rarp_deferred_received_packet_head =  packet_ptr;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	683a      	ldr	r2, [r7, #0]
 800f428:	f8c3 2c1c 	str.w	r2, [r3, #3100]	@ 0xc1c
        ip_ptr -> nx_ip_rarp_deferred_received_packet_tail =  packet_ptr;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	683a      	ldr	r2, [r7, #0]
 800f430:	f8c3 2c20 	str.w	r2, [r3, #3104]	@ 0xc20
        packet_ptr -> nx_packet_queue_next =                  NX_NULL;
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	2200      	movs	r2, #0
 800f438:	61da      	str	r2, [r3, #28]
 800f43a:	69fb      	ldr	r3, [r7, #28]
 800f43c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f43e:	68bb      	ldr	r3, [r7, #8]
 800f440:	f383 8810 	msr	PRIMASK, r3
}
 800f444:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Wakeup IP helper thread to process the RARP deferred receive.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_RARP_REC_EVENT, TX_OR);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800f44c:	2200      	movs	r2, #0
 800f44e:	2120      	movs	r1, #32
 800f450:	4618      	mov	r0, r3
 800f452:	f006 fcc7 	bl	8015de4 <_tx_event_flags_set>
    }
}
 800f456:	3720      	adds	r7, #32
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <_nx_system_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_system_initialize(VOID)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	af00      	add	r7, sp, #0

    /* Check whether or not system has been initialized? */
    if (_nx_system_build_options_1 | _nx_system_build_options_2 |
 800f460:	4b38      	ldr	r3, [pc, #224]	@ (800f544 <_nx_system_initialize+0xe8>)
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	4b38      	ldr	r3, [pc, #224]	@ (800f548 <_nx_system_initialize+0xec>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	431a      	orrs	r2, r3
 800f46a:	4b38      	ldr	r3, [pc, #224]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	431a      	orrs	r2, r3
        _nx_system_build_options_3 | _nx_system_build_options_4 | _nx_system_build_options_5)
 800f470:	4b37      	ldr	r3, [pc, #220]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	431a      	orrs	r2, r3
 800f476:	4b37      	ldr	r3, [pc, #220]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	4313      	orrs	r3, r2
    if (_nx_system_build_options_1 | _nx_system_build_options_2 |
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d15e      	bne.n	800f53e <_nx_system_initialize+0xe2>

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_SYSTEM_INITIALIZE, 0, 0, 0, 0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Call the packet pool initialization component for NetX.  */
    _nx_packet_pool_initialize();
 800f480:	f7ff fe84 	bl	800f18c <_nx_packet_pool_initialize>

    /* Call the IP component initialization.  */
    _nx_ip_initialize();
 800f484:	f7fc fea2 	bl	800c1cc <_nx_ip_initialize>

    /* Call the TCP component initialization.  */
    /*lint -e{522} suppress lack of side-effects.  */
    _nx_tcp_initialize();
 800f488:	f000 fc14 	bl	800fcb4 <_nx_tcp_initialize>

    /* Setup the build options variables.  */
    _nx_system_build_options_1 = 0
 800f48c:	4b2d      	ldr	r3, [pc, #180]	@ (800f544 <_nx_system_initialize+0xe8>)
 800f48e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f492:	601a      	str	r2, [r3, #0]

    /* Add the retry shift value to the options.  */
#if (NX_TCP_RETRY_SHIFT > 0xF)
    _nx_system_build_options_1 |=  0xF;
#else
    _nx_system_build_options_1 |=  NX_TCP_RETRY_SHIFT;
 800f494:	4b2b      	ldr	r3, [pc, #172]	@ (800f544 <_nx_system_initialize+0xe8>)
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	4a2a      	ldr	r2, [pc, #168]	@ (800f544 <_nx_system_initialize+0xe8>)
 800f49a:	6013      	str	r3, [r2, #0]
#endif

#if (NX_IP_PERIODIC_RATE > 0xFFFFUL)
    _nx_system_build_options_2 =  ((ULONG)0xFFFF0000);
#else
    _nx_system_build_options_2 =  ((ULONG)NX_IP_PERIODIC_RATE) << 16;
 800f49c:	4b2a      	ldr	r3, [pc, #168]	@ (800f548 <_nx_system_initialize+0xec>)
 800f49e:	f44f 02c8 	mov.w	r2, #6553600	@ 0x640000
 800f4a2:	601a      	str	r2, [r3, #0]
#endif

#if (NX_ARP_EXPIRATION_RATE > 0xFF)
    _nx_system_build_options_2 |=  ((ULONG)0xFF) << 8;
#else
    _nx_system_build_options_2 |=  ((ULONG)NX_ARP_EXPIRATION_RATE) << 8;
 800f4a4:	4b28      	ldr	r3, [pc, #160]	@ (800f548 <_nx_system_initialize+0xec>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	4a27      	ldr	r2, [pc, #156]	@ (800f548 <_nx_system_initialize+0xec>)
 800f4aa:	6013      	str	r3, [r2, #0]
#endif
#if (NX_ARP_UPDATE_RATE > 0xFF)
    _nx_system_build_options_2 |=  ((ULONG)0xFF);
#else
    _nx_system_build_options_2 |=  ((ULONG)NX_ARP_UPDATE_RATE);
 800f4ac:	4b26      	ldr	r3, [pc, #152]	@ (800f548 <_nx_system_initialize+0xec>)
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f043 030a 	orr.w	r3, r3, #10
 800f4b4:	4a24      	ldr	r2, [pc, #144]	@ (800f548 <_nx_system_initialize+0xec>)
 800f4b6:	6013      	str	r3, [r2, #0]

    /* Setup third option word.  */
#if (NX_TCP_ACK_TIMER_RATE > 0xFF)
    _nx_system_build_options_3 =  ((ULONG)0xFF000000);
#else
    _nx_system_build_options_3 =  ((ULONG)NX_TCP_ACK_TIMER_RATE) << 24;
 800f4b8:	4b24      	ldr	r3, [pc, #144]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4ba:	f04f 62a0 	mov.w	r2, #83886080	@ 0x5000000
 800f4be:	601a      	str	r2, [r3, #0]
#endif
#if (NX_TCP_FAST_TIMER_RATE > 0xFF)
    _nx_system_build_options_3 |=  ((ULONG)0xFF) << 16;
#else
    _nx_system_build_options_3 |=  ((ULONG)NX_TCP_FAST_TIMER_RATE) << 16;
 800f4c0:	4b22      	ldr	r3, [pc, #136]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 800f4c8:	4a20      	ldr	r2, [pc, #128]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4ca:	6013      	str	r3, [r2, #0]
#endif
#if (NX_TCP_TRANSMIT_TIMER_RATE > 0xFF)
    _nx_system_build_options_3 |=  ((ULONG)0xFF) << 8;
#else
    _nx_system_build_options_3 |=  ((ULONG)NX_TCP_TRANSMIT_TIMER_RATE) << 8;
 800f4cc:	4b1f      	ldr	r3, [pc, #124]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f4d4:	4a1d      	ldr	r2, [pc, #116]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4d6:	6013      	str	r3, [r2, #0]
#endif
#if (NX_TCP_KEEPALIVE_RETRY > 0xFF)
    _nx_system_build_options_3 |=  ((ULONG)0xFF);
#else
    _nx_system_build_options_3 |=  ((ULONG)NX_TCP_KEEPALIVE_RETRY);
 800f4d8:	4b1c      	ldr	r3, [pc, #112]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	f043 034b 	orr.w	r3, r3, #75	@ 0x4b
 800f4e0:	4a1a      	ldr	r2, [pc, #104]	@ (800f54c <_nx_system_initialize+0xf0>)
 800f4e2:	6013      	str	r3, [r2, #0]

    /* Setup the fourth option word.  */
#if (NX_TCP_KEEPALIVE_INITIAL > 0xFFFFUL)
    _nx_system_build_options_4 =  ((ULONG)0xFFFF0000);
#else
    _nx_system_build_options_4 =  ((ULONG)NX_TCP_KEEPALIVE_INITIAL) << 16;
 800f4e4:	4b1a      	ldr	r3, [pc, #104]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f4e6:	f04f 52e1 	mov.w	r2, #471859200	@ 0x1c200000
 800f4ea:	601a      	str	r2, [r3, #0]
#endif
#if (NX_ARP_MAXIMUM_RETRIES > 0xFF)
    _nx_system_build_options_4 |=  ((ULONG)0xFF) << 8;
#else
    _nx_system_build_options_4 |=  ((ULONG)NX_ARP_MAXIMUM_RETRIES) << 8;
 800f4ec:	4b18      	ldr	r3, [pc, #96]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	f443 5390 	orr.w	r3, r3, #4608	@ 0x1200
 800f4f4:	4a16      	ldr	r2, [pc, #88]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f4f6:	6013      	str	r3, [r2, #0]
#endif
#if (NX_ARP_MAX_QUEUE_DEPTH > 0xF)
    _nx_system_build_options_4 |=  ((ULONG)0xF) << 4;
#else
    _nx_system_build_options_4 |=  ((ULONG)NX_ARP_MAX_QUEUE_DEPTH) << 4;
 800f4f8:	4b15      	ldr	r3, [pc, #84]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f500:	4a13      	ldr	r2, [pc, #76]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f502:	6013      	str	r3, [r2, #0]
#endif
#if (NX_TCP_KEEPALIVE_RETRIES > 0xF)
    _nx_system_build_options_4 |=  ((ULONG)0xF);
#else
    _nx_system_build_options_4 |=  ((ULONG)NX_TCP_KEEPALIVE_RETRIES);
 800f504:	4b12      	ldr	r3, [pc, #72]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f043 030a 	orr.w	r3, r3, #10
 800f50c:	4a10      	ldr	r2, [pc, #64]	@ (800f550 <_nx_system_initialize+0xf4>)
 800f50e:	6013      	str	r3, [r2, #0]

    /* Setup the fifth option word.  */
#if (NX_MAX_MULTICAST_GROUPS > 0xFF)
    _nx_system_build_options_5 =  ((ULONG)0xFF000000);
#else
    _nx_system_build_options_5 =  ((ULONG)NX_MAX_MULTICAST_GROUPS) << 24;
 800f510:	4b10      	ldr	r3, [pc, #64]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f512:	f04f 62e0 	mov.w	r2, #117440512	@ 0x7000000
 800f516:	601a      	str	r2, [r3, #0]
#endif
#if (NX_MAX_LISTEN_REQUESTS > 0xFF)
    _nx_system_build_options_5 |=  ((ULONG)0xFF) << 16;
#else
    _nx_system_build_options_5 |=  ((ULONG)NX_MAX_LISTEN_REQUESTS) << 16;
 800f518:	4b0e      	ldr	r3, [pc, #56]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 800f520:	4a0c      	ldr	r2, [pc, #48]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f522:	6013      	str	r3, [r2, #0]
#endif
#if (NX_TCP_MAXIMUM_RETRIES > 0xFF)
    _nx_system_build_options_5 |=  ((ULONG)0xFF) << 8;
#else
    _nx_system_build_options_5 |=  ((ULONG)NX_TCP_MAXIMUM_RETRIES) << 8;
 800f524:	4b0b      	ldr	r3, [pc, #44]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	f443 6320 	orr.w	r3, r3, #2560	@ 0xa00
 800f52c:	4a09      	ldr	r2, [pc, #36]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f52e:	6013      	str	r3, [r2, #0]
#endif
#if (NX_TCP_MAXIMUM_TX_QUEUE > 0xFF)
    _nx_system_build_options_5 |=  ((ULONG)0xFF);
#else
    _nx_system_build_options_5 |=  ((ULONG)NX_TCP_MAXIMUM_TX_QUEUE);
 800f530:	4b08      	ldr	r3, [pc, #32]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	f043 0314 	orr.w	r3, r3, #20
 800f538:	4a06      	ldr	r2, [pc, #24]	@ (800f554 <_nx_system_initialize+0xf8>)
 800f53a:	6013      	str	r3, [r2, #0]
 800f53c:	e000      	b.n	800f540 <_nx_system_initialize+0xe4>
        return;
 800f53e:	bf00      	nop
#endif
}
 800f540:	bd80      	pop	{r7, pc}
 800f542:	bf00      	nop
 800f544:	24000844 	.word	0x24000844
 800f548:	24000848 	.word	0x24000848
 800f54c:	2400084c 	.word	0x2400084c
 800f550:	24000850 	.word	0x24000850
 800f554:	24000854 	.word	0x24000854

0800f558 <_nx_tcp_cleanup_deferred>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_cleanup_deferred(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 800f558:	b480      	push	{r7}
 800f55a:	b083      	sub	sp, #12
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
 800f560:	6039      	str	r1, [r7, #0]
    NX_PARAMETER_NOT_USED(thread_ptr);

    NX_CLEANUP_EXTENSION
    /* This function is never called... so do nothing!  */
}
 800f562:	bf00      	nop
 800f564:	370c      	adds	r7, #12
 800f566:	46bd      	mov	sp, r7
 800f568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56c:	4770      	bx	lr
	...

0800f570 <_nx_tcp_client_bind_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_client_bind_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b08e      	sub	sp, #56	@ 0x38
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
 800f578:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f57a:	f3ef 8310 	mrs	r3, PRIMASK
 800f57e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800f580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800f582:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f584:	b672      	cpsid	i
    return(int_posture);
 800f586:	6a3b      	ldr	r3, [r7, #32]
NX_TCP_SOCKET *owning_socket_ptr; /* Socket owning the port  */

    NX_CLEANUP_EXTENSION

    /* Disable interrupts to remove the suspended thread from the TCP socket.  */
    TX_DISABLE
 800f588:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Setup pointer to TCP socket control block.  */
    socket_ptr =  (NX_TCP_SOCKET *)thread_ptr -> tx_thread_suspend_control_block;
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f58e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Determine if the socket pointer is valid.  */
    if ((!socket_ptr) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 800f590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f592:	2b00      	cmp	r3, #0
 800f594:	d004      	beq.n	800f5a0 <_nx_tcp_client_bind_cleanup+0x30>
 800f596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	4a42      	ldr	r2, [pc, #264]	@ (800f6a4 <_nx_tcp_client_bind_cleanup+0x134>)
 800f59c:	4293      	cmp	r3, r2
 800f59e:	d006      	beq.n	800f5ae <_nx_tcp_client_bind_cleanup+0x3e>
 800f5a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5a2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f5a4:	69fb      	ldr	r3, [r7, #28]
 800f5a6:	f383 8810 	msr	PRIMASK, r3
}
 800f5aa:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f5ac:	e077      	b.n	800f69e <_nx_tcp_client_bind_cleanup+0x12e>
    }

    /* Determine if the cleanup is still required.  */
    if (!(thread_ptr -> tx_thread_suspend_cleanup))
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d106      	bne.n	800f5c4 <_nx_tcp_client_bind_cleanup+0x54>
 800f5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5b8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f5ba:	69bb      	ldr	r3, [r7, #24]
 800f5bc:	f383 8810 	msr	PRIMASK, r3
}
 800f5c0:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f5c2:	e06c      	b.n	800f69e <_nx_tcp_client_bind_cleanup+0x12e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f5c4:	f3ef 8305 	mrs	r3, IPSR
 800f5c8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f5ca:	697a      	ldr	r2, [r7, #20]
    }

    /* Determine if the caller is an ISR or the system timer thread.  */
#ifndef TX_TIMER_PROCESS_IN_ISR
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (_tx_thread_current_ptr == &_tx_timer_thread))
 800f5cc:	4b36      	ldr	r3, [pc, #216]	@ (800f6a8 <_nx_tcp_client_bind_cleanup+0x138>)
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	4313      	orrs	r3, r2
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d104      	bne.n	800f5e0 <_nx_tcp_client_bind_cleanup+0x70>
 800f5d6:	4b35      	ldr	r3, [pc, #212]	@ (800f6ac <_nx_tcp_client_bind_cleanup+0x13c>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	4a35      	ldr	r2, [pc, #212]	@ (800f6b0 <_nx_tcp_client_bind_cleanup+0x140>)
 800f5dc:	4293      	cmp	r3, r2
 800f5de:	d116      	bne.n	800f60e <_nx_tcp_client_bind_cleanup+0x9e>
    {

        /* Yes, defer the processing to the NetX IP thread.  */

        /* Yes, change the suspend cleanup routine to indicate the cleanup is deferred.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_tcp_cleanup_deferred;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	4a34      	ldr	r2, [pc, #208]	@ (800f6b4 <_nx_tcp_client_bind_cleanup+0x144>)
 800f5e4:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Pickup the IP pointer.  */
        ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 800f5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f5ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f5ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5f0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	f383 8810 	msr	PRIMASK, r3
}
 800f5f8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the deferred cleanup flag for the IP thread.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_CLEANUP_DEFERRED, TX_OR);
 800f5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5fc:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800f600:	2200      	movs	r2, #0
 800f602:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f606:	4618      	mov	r0, r3
 800f608:	f006 fbec 	bl	8015de4 <_tx_event_flags_set>

        /* Return to caller.  */
        return;
 800f60c:	e047      	b.n	800f69e <_nx_tcp_client_bind_cleanup+0x12e>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the socket bind in progress flag.  */
        socket_ptr -> nx_tcp_socket_bind_in_progress =  NX_NULL;
 800f60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f610:	2200      	movs	r2, #0
 800f612:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	2200      	movs	r2, #0
 800f61a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Pickup the socket owning the port. This pointer was
           saved in the bind processing prior to suspension.  */
        owning_socket_ptr =  socket_ptr -> nx_tcp_socket_bound_previous;
 800f61c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f622:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f628:	687a      	ldr	r2, [r7, #4]
 800f62a:	429a      	cmp	r2, r3
 800f62c:	d104      	bne.n	800f638 <_nx_tcp_client_bind_cleanup+0xc8>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            owning_socket_ptr -> nx_tcp_socket_bind_suspension_list =  NX_NULL;
 800f62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f630:	2200      	movs	r2, #0
 800f632:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
 800f636:	e00e      	b.n	800f656 <_nx_tcp_client_bind_cleanup+0xe6>
        {

            /* At least one more thread is on the same suspension list.  */

            /* Update the list head pointer.  */
            owning_socket_ptr -> nx_tcp_socket_bind_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800f63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f63e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 800f646:	687a      	ldr	r2, [r7, #4]
 800f648:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 800f64a:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 800f650:	687a      	ldr	r2, [r7, #4]
 800f652:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 800f654:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        owning_socket_ptr -> nx_tcp_socket_bind_suspended_count--;
 800f656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f658:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f65c:	1e5a      	subs	r2, r3, #1
 800f65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f660:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f668:	2b0c      	cmp	r3, #12
 800f66a:	d112      	bne.n	800f692 <_nx_tcp_client_bind_cleanup+0x122>

            /* Thread still suspended on the TCP socket.  Setup return error status and
               resume the thread.  */

            /* Setup return status.  */
            thread_ptr -> tx_thread_suspend_status =  NX_PORT_UNAVAILABLE;
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	2223      	movs	r2, #35	@ 0x23
 800f670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800f674:	4b10      	ldr	r3, [pc, #64]	@ (800f6b8 <_nx_tcp_client_bind_cleanup+0x148>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	3301      	adds	r3, #1
 800f67a:	4a0f      	ldr	r2, [pc, #60]	@ (800f6b8 <_nx_tcp_client_bind_cleanup+0x148>)
 800f67c:	6013      	str	r3, [r2, #0]
 800f67e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f680:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	f383 8810 	msr	PRIMASK, r3
}
 800f688:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	f007 feaa 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 800f690:	e005      	b.n	800f69e <_nx_tcp_client_bind_cleanup+0x12e>
 800f692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f694:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	f383 8810 	msr	PRIMASK, r3
}
 800f69c:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 800f69e:	3738      	adds	r7, #56	@ 0x38
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}
 800f6a4:	54435020 	.word	0x54435020
 800f6a8:	2400008c 	.word	0x2400008c
 800f6ac:	240008a0 	.word	0x240008a0
 800f6b0:	240009e8 	.word	0x240009e8
 800f6b4:	0800f559 	.word	0x0800f559
 800f6b8:	24000938 	.word	0x24000938

0800f6bc <_nx_tcp_connect_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_connect_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b08e      	sub	sp, #56	@ 0x38
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
 800f6c4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f6c6:	f3ef 8310 	mrs	r3, PRIMASK
 800f6ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800f6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800f6ce:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800f6d0:	b672      	cpsid	i
    return(int_posture);
 800f6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
NX_TCP_SOCKET *socket_ptr;  /* Working socket pointer  */

    NX_CLEANUP_EXTENSION

    /* Disable interrupts.  */
    TX_DISABLE
 800f6d4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Setup pointer to TCP socket control block.  */
    socket_ptr =  (NX_TCP_SOCKET *)thread_ptr -> tx_thread_suspend_control_block;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6da:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Determine if the socket pointer is valid.  */
    if ((!socket_ptr) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 800f6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d004      	beq.n	800f6ec <_nx_tcp_connect_cleanup+0x30>
 800f6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	4a3a      	ldr	r2, [pc, #232]	@ (800f7d0 <_nx_tcp_connect_cleanup+0x114>)
 800f6e8:	4293      	cmp	r3, r2
 800f6ea:	d006      	beq.n	800f6fa <_nx_tcp_connect_cleanup+0x3e>
 800f6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6ee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f6f0:	6a3b      	ldr	r3, [r7, #32]
 800f6f2:	f383 8810 	msr	PRIMASK, r3
}
 800f6f6:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f6f8:	e067      	b.n	800f7ca <_nx_tcp_connect_cleanup+0x10e>
    }

    /* Determine if the cleanup is still required.  */
    if (!(thread_ptr -> tx_thread_suspend_cleanup))
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d106      	bne.n	800f710 <_nx_tcp_connect_cleanup+0x54>
 800f702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f704:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f706:	69fb      	ldr	r3, [r7, #28]
 800f708:	f383 8810 	msr	PRIMASK, r3
}
 800f70c:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f70e:	e05c      	b.n	800f7ca <_nx_tcp_connect_cleanup+0x10e>
    }

    /* Pickup the IP pointer.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 800f710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f712:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f716:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f718:	f3ef 8305 	mrs	r3, IPSR
 800f71c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f71e:	69ba      	ldr	r2, [r7, #24]

    /* Determine if the caller is an ISR or the system timer thread.  */
#ifndef TX_TIMER_PROCESS_IN_ISR
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (_tx_thread_current_ptr == &_tx_timer_thread))
 800f720:	4b2c      	ldr	r3, [pc, #176]	@ (800f7d4 <_nx_tcp_connect_cleanup+0x118>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	4313      	orrs	r3, r2
 800f726:	2b00      	cmp	r3, #0
 800f728:	d104      	bne.n	800f734 <_nx_tcp_connect_cleanup+0x78>
 800f72a:	4b2b      	ldr	r3, [pc, #172]	@ (800f7d8 <_nx_tcp_connect_cleanup+0x11c>)
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	4a2b      	ldr	r2, [pc, #172]	@ (800f7dc <_nx_tcp_connect_cleanup+0x120>)
 800f730:	4293      	cmp	r3, r2
 800f732:	d112      	bne.n	800f75a <_nx_tcp_connect_cleanup+0x9e>
    {

        /* Yes, defer the processing to the NetX IP thread.  */

        /* Yes, change the suspend cleanup routine to indicate the cleanup is deferred.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_tcp_cleanup_deferred;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	4a2a      	ldr	r2, [pc, #168]	@ (800f7e0 <_nx_tcp_connect_cleanup+0x124>)
 800f738:	669a      	str	r2, [r3, #104]	@ 0x68
 800f73a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f73c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	f383 8810 	msr	PRIMASK, r3
}
 800f744:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the deferred cleanup flag for the IP thread.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_CLEANUP_DEFERRED, TX_OR);
 800f746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f748:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800f74c:	2200      	movs	r2, #0
 800f74e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f752:	4618      	mov	r0, r3
 800f754:	f006 fb46 	bl	8015de4 <_tx_event_flags_set>

        /* Return to caller.  */
        return;
 800f758:	e037      	b.n	800f7ca <_nx_tcp_connect_cleanup+0x10e>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	2200      	movs	r2, #0
 800f75e:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the suspension pointer.   */
        socket_ptr -> nx_tcp_socket_connect_suspended_thread =  NX_NULL;
 800f760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f762:	2200      	movs	r2, #0
 800f764:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Clear the timeout.  */
        socket_ptr -> nx_tcp_socket_timeout =  0;
 800f768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f76a:	2200      	movs	r2, #0
 800f76c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

        /* Return to the proper socket state.  */
        if (socket_ptr -> nx_tcp_socket_client_type)
 800f770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d003      	beq.n	800f780 <_nx_tcp_connect_cleanup+0xc4>

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Client socket, return to a CLOSED state.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSED;
 800f778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f77a:	2201      	movs	r2, #1
 800f77c:	645a      	str	r2, [r3, #68]	@ 0x44
 800f77e:	e007      	b.n	800f790 <_nx_tcp_connect_cleanup+0xd4>

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Server socket, return to LISTEN state.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 800f780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f782:	2202      	movs	r2, #2
 800f784:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Move back the acknowledgment number just in case there is a retry.  */
            socket_ptr -> nx_tcp_socket_rx_sequence--;
 800f786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f78a:	1e5a      	subs	r2, r3, #1
 800f78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f78e:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f794:	2b0c      	cmp	r3, #12
 800f796:	d112      	bne.n	800f7be <_nx_tcp_connect_cleanup+0x102>

            /* Thread still suspended on the TCP socket.  Setup return error status and
               resume the thread.  */

            /* Setup return status.  */
            thread_ptr -> tx_thread_suspend_status =  NX_NOT_CONNECTED;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2238      	movs	r2, #56	@ 0x38
 800f79c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800f7a0:	4b10      	ldr	r3, [pc, #64]	@ (800f7e4 <_nx_tcp_connect_cleanup+0x128>)
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	3301      	adds	r3, #1
 800f7a6:	4a0f      	ldr	r2, [pc, #60]	@ (800f7e4 <_nx_tcp_connect_cleanup+0x128>)
 800f7a8:	6013      	str	r3, [r2, #0]
 800f7aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7ac:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f7ae:	693b      	ldr	r3, [r7, #16]
 800f7b0:	f383 8810 	msr	PRIMASK, r3
}
 800f7b4:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f007 fe14 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 800f7bc:	e005      	b.n	800f7ca <_nx_tcp_connect_cleanup+0x10e>
 800f7be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7c0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	f383 8810 	msr	PRIMASK, r3
}
 800f7c8:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 800f7ca:	3738      	adds	r7, #56	@ 0x38
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	54435020 	.word	0x54435020
 800f7d4:	2400008c 	.word	0x2400008c
 800f7d8:	240008a0 	.word	0x240008a0
 800f7dc:	240009e8 	.word	0x240009e8
 800f7e0:	0800f559 	.word	0x0800f559
 800f7e4:	24000938 	.word	0x24000938

0800f7e8 <_nx_tcp_deferred_cleanup_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_deferred_cleanup_check(NX_IP *ip_ptr)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b086      	sub	sp, #24
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
NX_TCP_SOCKET *socket_ptr;
TX_THREAD     *thread_ptr;


    /* Pickup the first socket and the created count.  */
    socket_ptr =       ip_ptr -> nx_ip_tcp_created_sockets_ptr;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 800f7f6:	60fb      	str	r3, [r7, #12]
    created_sockets =  ip_ptr -> nx_ip_tcp_created_sockets_count;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f8d3 39a4 	ldr.w	r3, [r3, #2468]	@ 0x9a4
 800f7fe:	617b      	str	r3, [r7, #20]

    /* Loop through all created TCP sockets on the IP instance.  */
    while (created_sockets--)
 800f800:	e07a      	b.n	800f8f8 <_nx_tcp_deferred_cleanup_check+0x110>
    {

        /* Check the socket for deferred bind cleanup.  */
        suspended_threads =  socket_ptr -> nx_tcp_socket_bind_suspended_count;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800f808:	613b      	str	r3, [r7, #16]
        if (suspended_threads)
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d015      	beq.n	800f83c <_nx_tcp_deferred_cleanup_check+0x54>
        {

            /* Pickup the socket pointer.  */
            thread_ptr =  socket_ptr -> nx_tcp_socket_bind_suspension_list;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f816:	60bb      	str	r3, [r7, #8]
               is a timeout.  */
            do
            {

                /* Determine if this thread has deferred the timeout processing.  */
                if (thread_ptr -> tx_thread_suspend_cleanup == _nx_tcp_cleanup_deferred)
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f81c:	4a3c      	ldr	r2, [pc, #240]	@ (800f910 <_nx_tcp_deferred_cleanup_check+0x128>)
 800f81e:	4293      	cmp	r3, r2
 800f820:	d103      	bne.n	800f82a <_nx_tcp_deferred_cleanup_check+0x42>
                {

                    /* Yes, call the cleanup routine again!  */
                    _nx_tcp_client_bind_cleanup(thread_ptr NX_CLEANUP_ARGUMENT);
 800f822:	2100      	movs	r1, #0
 800f824:	68b8      	ldr	r0, [r7, #8]
 800f826:	f7ff fea3 	bl	800f570 <_nx_tcp_client_bind_cleanup>
                }

                /* Move to next suspended thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f82e:	60bb      	str	r3, [r7, #8]
            } while (--suspended_threads);
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	3b01      	subs	r3, #1
 800f834:	613b      	str	r3, [r7, #16]
 800f836:	693b      	ldr	r3, [r7, #16]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d1ed      	bne.n	800f818 <_nx_tcp_deferred_cleanup_check+0x30>
        }

        /* Check the socket for deferred connect cleanup.  */
        thread_ptr =  socket_ptr -> nx_tcp_socket_connect_suspended_thread;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800f842:	60bb      	str	r3, [r7, #8]
        if (thread_ptr)
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d008      	beq.n	800f85c <_nx_tcp_deferred_cleanup_check+0x74>
        {

            /* Determine if this thread has deferred the timeout processing.  */
            if (thread_ptr -> tx_thread_suspend_cleanup == _nx_tcp_cleanup_deferred)
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f84e:	4a30      	ldr	r2, [pc, #192]	@ (800f910 <_nx_tcp_deferred_cleanup_check+0x128>)
 800f850:	4293      	cmp	r3, r2
 800f852:	d103      	bne.n	800f85c <_nx_tcp_deferred_cleanup_check+0x74>
            {

                /* Yes, call the cleanup routine again!  */
                _nx_tcp_connect_cleanup(thread_ptr NX_CLEANUP_ARGUMENT);
 800f854:	2100      	movs	r1, #0
 800f856:	68b8      	ldr	r0, [r7, #8]
 800f858:	f7ff ff30 	bl	800f6bc <_nx_tcp_connect_cleanup>
            }
        }

        /* Check the socket for deferred disconnect cleanup.  */
        thread_ptr =  socket_ptr -> nx_tcp_socket_disconnect_suspended_thread;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800f862:	60bb      	str	r3, [r7, #8]
        if (thread_ptr)
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d008      	beq.n	800f87c <_nx_tcp_deferred_cleanup_check+0x94>
        {

            /* Determine if this thread has deferred the timeout processing.  */
            if (thread_ptr -> tx_thread_suspend_cleanup == _nx_tcp_cleanup_deferred)
 800f86a:	68bb      	ldr	r3, [r7, #8]
 800f86c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f86e:	4a28      	ldr	r2, [pc, #160]	@ (800f910 <_nx_tcp_deferred_cleanup_check+0x128>)
 800f870:	4293      	cmp	r3, r2
 800f872:	d103      	bne.n	800f87c <_nx_tcp_deferred_cleanup_check+0x94>
            {

                /* Yes, call the cleanup routine again!  */
                _nx_tcp_disconnect_cleanup(thread_ptr NX_CLEANUP_ARGUMENT);
 800f874:	2100      	movs	r1, #0
 800f876:	68b8      	ldr	r0, [r7, #8]
 800f878:	f000 f84c 	bl	800f914 <_nx_tcp_disconnect_cleanup>
            }
        }

        /* Check the socket for deferred receive cleanup.  */
        suspended_threads =  socket_ptr -> nx_tcp_socket_receive_suspended_count;
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800f882:	613b      	str	r3, [r7, #16]
        if (suspended_threads)
 800f884:	693b      	ldr	r3, [r7, #16]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d015      	beq.n	800f8b6 <_nx_tcp_deferred_cleanup_check+0xce>
        {

            /* Pickup the socket pointer.  */
            thread_ptr =  socket_ptr -> nx_tcp_socket_receive_suspension_list;
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800f890:	60bb      	str	r3, [r7, #8]
               is a timeout.  */
            do
            {

                /* Determine if this thread has deferred the timeout processing.  */
                if (thread_ptr -> tx_thread_suspend_cleanup == _nx_tcp_cleanup_deferred)
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f896:	4a1e      	ldr	r2, [pc, #120]	@ (800f910 <_nx_tcp_deferred_cleanup_check+0x128>)
 800f898:	4293      	cmp	r3, r2
 800f89a:	d103      	bne.n	800f8a4 <_nx_tcp_deferred_cleanup_check+0xbc>
                {

                    /* Yes, call the cleanup routine again!  */
                    _nx_tcp_receive_cleanup(thread_ptr NX_CLEANUP_ARGUMENT);
 800f89c:	2100      	movs	r1, #0
 800f89e:	68b8      	ldr	r0, [r7, #8]
 800f8a0:	f001 fa7a 	bl	8010d98 <_nx_tcp_receive_cleanup>
                }

                /* Move to next suspended thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800f8a4:	68bb      	ldr	r3, [r7, #8]
 800f8a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8a8:	60bb      	str	r3, [r7, #8]
            } while (--suspended_threads);
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	3b01      	subs	r3, #1
 800f8ae:	613b      	str	r3, [r7, #16]
 800f8b0:	693b      	ldr	r3, [r7, #16]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d1ed      	bne.n	800f892 <_nx_tcp_deferred_cleanup_check+0xaa>
        }

        /* Check the socket for deferred transmit cleanup.  */
        suspended_threads =  socket_ptr -> nx_tcp_socket_transmit_suspended_count;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800f8bc:	613b      	str	r3, [r7, #16]
        if (suspended_threads)
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d015      	beq.n	800f8f0 <_nx_tcp_deferred_cleanup_check+0x108>
        {

            /* Pickup the socket pointer.  */
            thread_ptr =  socket_ptr -> nx_tcp_socket_transmit_suspension_list;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800f8ca:	60bb      	str	r3, [r7, #8]
               is a timeout.  */
            do
            {

                /* Determine if this thread has deferred the timeout processing.  */
                if (thread_ptr -> tx_thread_suspend_cleanup == _nx_tcp_cleanup_deferred)
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f8d0:	4a0f      	ldr	r2, [pc, #60]	@ (800f910 <_nx_tcp_deferred_cleanup_check+0x128>)
 800f8d2:	4293      	cmp	r3, r2
 800f8d4:	d103      	bne.n	800f8de <_nx_tcp_deferred_cleanup_check+0xf6>
                {

                    /* Yes, call the cleanup routine again!  */
                    _nx_tcp_transmit_cleanup(thread_ptr NX_CLEANUP_ARGUMENT);
 800f8d6:	2100      	movs	r1, #0
 800f8d8:	68b8      	ldr	r0, [r7, #8]
 800f8da:	f004 f8eb 	bl	8013ab4 <_nx_tcp_transmit_cleanup>
                }

                /* Move to next suspended thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f8e2:	60bb      	str	r3, [r7, #8]
            } while (--suspended_threads);
 800f8e4:	693b      	ldr	r3, [r7, #16]
 800f8e6:	3b01      	subs	r3, #1
 800f8e8:	613b      	str	r3, [r7, #16]
 800f8ea:	693b      	ldr	r3, [r7, #16]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d1ed      	bne.n	800f8cc <_nx_tcp_deferred_cleanup_check+0xe4>
        }

        /* Move to next created TCP socket.  */
        socket_ptr =  socket_ptr -> nx_tcp_socket_created_next;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f8f6:	60fb      	str	r3, [r7, #12]
    while (created_sockets--)
 800f8f8:	697b      	ldr	r3, [r7, #20]
 800f8fa:	1e5a      	subs	r2, r3, #1
 800f8fc:	617a      	str	r2, [r7, #20]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f47f af7f 	bne.w	800f802 <_nx_tcp_deferred_cleanup_check+0x1a>
    }
}
 800f904:	bf00      	nop
 800f906:	bf00      	nop
 800f908:	3718      	adds	r7, #24
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bd80      	pop	{r7, pc}
 800f90e:	bf00      	nop
 800f910:	0800f559 	.word	0x0800f559

0800f914 <_nx_tcp_disconnect_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_disconnect_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b08e      	sub	sp, #56	@ 0x38
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
 800f91c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f91e:	f3ef 8310 	mrs	r3, PRIMASK
 800f922:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800f924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800f926:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800f928:	b672      	cpsid	i
    return(int_posture);
 800f92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
NX_TCP_SOCKET *socket_ptr;  /* Working socket pointer  */

    NX_CLEANUP_EXTENSION

    /* Disable interrupts.  */
    TX_DISABLE
 800f92c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Setup pointer to TCP socket control block.  */
    socket_ptr =  (NX_TCP_SOCKET *)thread_ptr -> tx_thread_suspend_control_block;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f932:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Determine if the socket pointer is valid.  */
    if ((!socket_ptr) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 800f934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f936:	2b00      	cmp	r3, #0
 800f938:	d004      	beq.n	800f944 <_nx_tcp_disconnect_cleanup+0x30>
 800f93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	4a30      	ldr	r2, [pc, #192]	@ (800fa00 <_nx_tcp_disconnect_cleanup+0xec>)
 800f940:	4293      	cmp	r3, r2
 800f942:	d006      	beq.n	800f952 <_nx_tcp_disconnect_cleanup+0x3e>
 800f944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f946:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f948:	6a3b      	ldr	r3, [r7, #32]
 800f94a:	f383 8810 	msr	PRIMASK, r3
}
 800f94e:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f950:	e053      	b.n	800f9fa <_nx_tcp_disconnect_cleanup+0xe6>
    }

    /* Determine if the cleanup is still required.  */
    if (!(thread_ptr -> tx_thread_suspend_cleanup))
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f956:	2b00      	cmp	r3, #0
 800f958:	d106      	bne.n	800f968 <_nx_tcp_disconnect_cleanup+0x54>
 800f95a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f95c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f95e:	69fb      	ldr	r3, [r7, #28]
 800f960:	f383 8810 	msr	PRIMASK, r3
}
 800f964:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 800f966:	e048      	b.n	800f9fa <_nx_tcp_disconnect_cleanup+0xe6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f968:	f3ef 8305 	mrs	r3, IPSR
 800f96c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f96e:	69ba      	ldr	r2, [r7, #24]
    }

    /* Determine if the caller is an ISR or the system timer thread.  */
#ifndef TX_TIMER_PROCESS_IN_ISR
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (_tx_thread_current_ptr == &_tx_timer_thread))
 800f970:	4b24      	ldr	r3, [pc, #144]	@ (800fa04 <_nx_tcp_disconnect_cleanup+0xf0>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	4313      	orrs	r3, r2
 800f976:	2b00      	cmp	r3, #0
 800f978:	d104      	bne.n	800f984 <_nx_tcp_disconnect_cleanup+0x70>
 800f97a:	4b23      	ldr	r3, [pc, #140]	@ (800fa08 <_nx_tcp_disconnect_cleanup+0xf4>)
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	4a23      	ldr	r2, [pc, #140]	@ (800fa0c <_nx_tcp_disconnect_cleanup+0xf8>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d116      	bne.n	800f9b2 <_nx_tcp_disconnect_cleanup+0x9e>
    {

        /* Yes, defer the processing to the NetX IP thread.  */

        /* Yes, change the suspend cleanup routine to indicate the cleanup is deferred.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_tcp_cleanup_deferred;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	4a22      	ldr	r2, [pc, #136]	@ (800fa10 <_nx_tcp_disconnect_cleanup+0xfc>)
 800f988:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Pickup the IP pointer.  */
        ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 800f98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f98c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f990:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f994:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f996:	697b      	ldr	r3, [r7, #20]
 800f998:	f383 8810 	msr	PRIMASK, r3
}
 800f99c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the deferred cleanup flag for the IP thread.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_CLEANUP_DEFERRED, TX_OR);
 800f99e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9a0:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f006 fa1a 	bl	8015de4 <_tx_event_flags_set>

        /* Return to caller.  */
        return;
 800f9b0:	e023      	b.n	800f9fa <_nx_tcp_disconnect_cleanup+0xe6>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Clear the suspension pointer.   */
        socket_ptr -> nx_tcp_socket_disconnect_suspended_thread =  NX_NULL;
 800f9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f9c4:	2b0c      	cmp	r3, #12
 800f9c6:	d112      	bne.n	800f9ee <_nx_tcp_disconnect_cleanup+0xda>

            /* Thread still suspended on the TCP socket.  Setup return error status and
               resume the thread.  */

            /* Setup return status.  */
            thread_ptr -> tx_thread_suspend_status =  NX_DISCONNECT_FAILED;
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	2241      	movs	r2, #65	@ 0x41
 800f9cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800f9d0:	4b10      	ldr	r3, [pc, #64]	@ (800fa14 <_nx_tcp_disconnect_cleanup+0x100>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	4a0f      	ldr	r2, [pc, #60]	@ (800fa14 <_nx_tcp_disconnect_cleanup+0x100>)
 800f9d8:	6013      	str	r3, [r2, #0]
 800f9da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9dc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	f383 8810 	msr	PRIMASK, r3
}
 800f9e4:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f007 fcfc 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 800f9ec:	e005      	b.n	800f9fa <_nx_tcp_disconnect_cleanup+0xe6>
 800f9ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9f0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	f383 8810 	msr	PRIMASK, r3
}
 800f9f8:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 800f9fa:	3738      	adds	r7, #56	@ 0x38
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}
 800fa00:	54435020 	.word	0x54435020
 800fa04:	2400008c 	.word	0x2400008c
 800fa08:	240008a0 	.word	0x240008a0
 800fa0c:	240009e8 	.word	0x240009e8
 800fa10:	0800f559 	.word	0x0800f559
 800fa14:	24000938 	.word	0x24000938

0800fa18 <_nx_tcp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_enable(NX_IP *ip_ptr)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b084      	sub	sp, #16
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_ENABLE, ip_ptr, 0, 0, 0, NX_TRACE_TCP_EVENTS, 0, 0);
    /* Place all server listen request structures on the available list.   */

    /* Setup a pointer to the first listen.  */
    listen_ptr =  &(ip_ptr -> nx_ip_tcp_server_listen_reqs[0]);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	f603 13c4 	addw	r3, r3, #2500	@ 0x9c4
 800fa26:	60bb      	str	r3, [r7, #8]

    /* Setup the available listen requests head pointer.  */
    ip_ptr -> nx_ip_tcp_available_listen_requests =  listen_ptr;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	68ba      	ldr	r2, [r7, #8]
 800fa2c:	f8c3 2b2c 	str.w	r2, [r3, #2860]	@ 0xb2c

    /* Loop through the listen requests and link them on the available list.  */
    for (i = 0; i < NX_MAX_LISTEN_REQUESTS; i++)
 800fa30:	2300      	movs	r3, #0
 800fa32:	60fb      	str	r3, [r7, #12]
 800fa34:	e00d      	b.n	800fa52 <_nx_tcp_enable+0x3a>
    {

        /* Link listen request to next listen request.  */
        listen_ptr -> nx_tcp_listen_next =  listen_ptr + 1;
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800fa3c:	68bb      	ldr	r3, [r7, #8]
 800fa3e:	61da      	str	r2, [r3, #28]

        /* Determine if we need to move to the next listen request.  */
        if (i < (NX_MAX_LISTEN_REQUESTS - 1))
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	2b08      	cmp	r3, #8
 800fa44:	d802      	bhi.n	800fa4c <_nx_tcp_enable+0x34>
        {
            listen_ptr++;
 800fa46:	68bb      	ldr	r3, [r7, #8]
 800fa48:	3324      	adds	r3, #36	@ 0x24
 800fa4a:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < NX_MAX_LISTEN_REQUESTS; i++)
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	3301      	adds	r3, #1
 800fa50:	60fb      	str	r3, [r7, #12]
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2b09      	cmp	r3, #9
 800fa56:	d9ee      	bls.n	800fa36 <_nx_tcp_enable+0x1e>
        }
    }

    /* Make sure the last listen request has a NULL pointer.  */
    listen_ptr -> nx_tcp_listen_next =  NX_NULL;
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	61da      	str	r2, [r3, #28]

    /* Set the TCP packet queue processing function.  */
    ip_ptr -> nx_ip_tcp_queue_process =  _nx_tcp_queue_process;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	4a13      	ldr	r2, [pc, #76]	@ (800fab0 <_nx_tcp_enable+0x98>)
 800fa62:	f8c3 29b4 	str.w	r2, [r3, #2484]	@ 0x9b4

    /* Set the TCP periodic processing function.  */
    ip_ptr -> nx_ip_tcp_periodic_processing =  _nx_tcp_periodic_processing;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	4a12      	ldr	r2, [pc, #72]	@ (800fab4 <_nx_tcp_enable+0x9c>)
 800fa6a:	f8c3 29ac 	str.w	r2, [r3, #2476]	@ 0x9ac

    /* Set the TCP fast periodic processing function.  */
    ip_ptr -> nx_ip_tcp_fast_periodic_processing =  _nx_tcp_fast_periodic_processing;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	4a11      	ldr	r2, [pc, #68]	@ (800fab8 <_nx_tcp_enable+0xa0>)
 800fa72:	f8c3 29b0 	str.w	r2, [r3, #2480]	@ 0x9b0

    /* Set the TCP deferred cleanup check function.  */
    ip_ptr -> nx_tcp_deferred_cleanup_check =  _nx_tcp_deferred_cleanup_check;
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	4a10      	ldr	r2, [pc, #64]	@ (800fabc <_nx_tcp_enable+0xa4>)
 800fa7a:	f8c3 2c30 	str.w	r2, [r3, #3120]	@ 0xc30

    /* Setup base timer variables.  */
    _nx_tcp_fast_timer_rate =       (NX_IP_PERIODIC_RATE + (NX_TCP_FAST_TIMER_RATE - 1)) / NX_TCP_FAST_TIMER_RATE;
 800fa7e:	4b10      	ldr	r3, [pc, #64]	@ (800fac0 <_nx_tcp_enable+0xa8>)
 800fa80:	220a      	movs	r2, #10
 800fa82:	601a      	str	r2, [r3, #0]
    _nx_tcp_ack_timer_rate =        (NX_IP_PERIODIC_RATE + (NX_TCP_ACK_TIMER_RATE - 1)) / NX_TCP_ACK_TIMER_RATE;
 800fa84:	4b0f      	ldr	r3, [pc, #60]	@ (800fac4 <_nx_tcp_enable+0xac>)
 800fa86:	2214      	movs	r2, #20
 800fa88:	601a      	str	r2, [r3, #0]

    /*lint -e{778} suppress constant expression, since NX_TCP_TRANSMIT_TIMER_RATE can be redefined. */
    /*lint -e{835} -e{845} suppress operating on zero. */
    _nx_tcp_transmit_timer_rate =   (NX_IP_PERIODIC_RATE + (NX_TCP_TRANSMIT_TIMER_RATE - 1)) / NX_TCP_TRANSMIT_TIMER_RATE;
 800fa8a:	4b0f      	ldr	r3, [pc, #60]	@ (800fac8 <_nx_tcp_enable+0xb0>)
 800fa8c:	2264      	movs	r2, #100	@ 0x64
 800fa8e:	601a      	str	r2, [r3, #0]

    _nx_tcp_2MSL_timer_rate = 2 * NX_IP_PERIODIC_RATE * NX_TCP_MAXIMUM_SEGMENT_LIFETIME;
 800fa90:	4b0e      	ldr	r3, [pc, #56]	@ (800facc <_nx_tcp_enable+0xb4>)
 800fa92:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 800fa96:	601a      	str	r2, [r3, #0]

    _nx_ip_fast_periodic_timer_create(ip_ptr);
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f7fc faa9 	bl	800bff0 <_nx_ip_fast_periodic_timer_create>

    /* Set the TCP packet receive function in the IP structure to indicate
       we are ready to receive TCP packets.  */
    ip_ptr -> nx_ip_tcp_packet_receive =  _nx_tcp_packet_receive;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	4a0b      	ldr	r2, [pc, #44]	@ (800fad0 <_nx_tcp_enable+0xb8>)
 800faa2:	f8c3 29a8 	str.w	r2, [r3, #2472]	@ 0x9a8

    /* Return successful completion.  */
    return(NX_SUCCESS);
 800faa6:	2300      	movs	r3, #0
}
 800faa8:	4618      	mov	r0, r3
 800faaa:	3710      	adds	r7, #16
 800faac:	46bd      	mov	sp, r7
 800faae:	bd80      	pop	{r7, pc}
 800fab0:	08010d29 	.word	0x08010d29
 800fab4:	08010d15 	.word	0x08010d15
 800fab8:	0800fad5 	.word	0x0800fad5
 800fabc:	0800f7e9 	.word	0x0800f7e9
 800fac0:	24000858 	.word	0x24000858
 800fac4:	2400085c 	.word	0x2400085c
 800fac8:	24000860 	.word	0x24000860
 800facc:	24000864 	.word	0x24000864
 800fad0:	080107cd 	.word	0x080107cd

0800fad4 <_nx_tcp_fast_periodic_processing>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_fast_periodic_processing(NX_IP *ip_ptr)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b086      	sub	sp, #24
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
ULONG          sockets;
ULONG          timer_rate;


    /* Pickup this timer's periodic rate.  */
    timer_rate =  _nx_tcp_fast_timer_rate;
 800fadc:	4b74      	ldr	r3, [pc, #464]	@ (800fcb0 <_nx_tcp_fast_periodic_processing+0x1dc>)
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	60fb      	str	r3, [r7, #12]

    /* Pickup the number of created TCP sockets.  */
    sockets =  ip_ptr -> nx_ip_tcp_created_sockets_count;
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f8d3 39a4 	ldr.w	r3, [r3, #2468]	@ 0x9a4
 800fae8:	613b      	str	r3, [r7, #16]

    /* Pickup the first socket.  */
    socket_ptr =  ip_ptr -> nx_ip_tcp_created_sockets_ptr;
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 800faf0:	617b      	str	r3, [r7, #20]

    /* Loop through the created sockets.  */
    while (sockets--)
 800faf2:	e0d1      	b.n	800fc98 <_nx_tcp_fast_periodic_processing+0x1c4>
    {

        /* Determine if the socket is in an established or disconnect state and has delayed sending an ACK
           from a previous receive packet event.  */
        if ((socket_ptr -> nx_tcp_socket_state >= NX_TCP_ESTABLISHED) &&
 800faf4:	697b      	ldr	r3, [r7, #20]
 800faf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800faf8:	2b04      	cmp	r3, #4
 800fafa:	d91f      	bls.n	800fb3c <_nx_tcp_fast_periodic_processing+0x68>
            ((socket_ptr -> nx_tcp_socket_rx_sequence != socket_ptr -> nx_tcp_socket_rx_sequence_acked) ||
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fb00:	697b      	ldr	r3, [r7, #20]
 800fb02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
        if ((socket_ptr -> nx_tcp_socket_state >= NX_TCP_ESTABLISHED) &&
 800fb04:	429a      	cmp	r2, r3
 800fb06:	d107      	bne.n	800fb18 <_nx_tcp_fast_periodic_processing+0x44>
             (socket_ptr -> nx_tcp_socket_rx_window_last_sent < socket_ptr -> nx_tcp_socket_rx_window_current)))
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800fb0e:	697b      	ldr	r3, [r7, #20]
 800fb10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
            ((socket_ptr -> nx_tcp_socket_rx_sequence != socket_ptr -> nx_tcp_socket_rx_sequence_acked) ||
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d211      	bcs.n	800fb3c <_nx_tcp_fast_periodic_processing+0x68>
        {

            /* Determine if the ACK has expired.  */
            if (socket_ptr -> nx_tcp_socket_delayed_ack_timeout <= timer_rate)
 800fb18:	697b      	ldr	r3, [r7, #20]
 800fb1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb1c:	68fa      	ldr	r2, [r7, #12]
 800fb1e:	429a      	cmp	r2, r3
 800fb20:	d306      	bcc.n	800fb30 <_nx_tcp_fast_periodic_processing+0x5c>
            {

                /* Send the delayed ACK, which also resets the ACK timeout.  */
                _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb26:	4619      	mov	r1, r3
 800fb28:	6978      	ldr	r0, [r7, #20]
 800fb2a:	f000 febd 	bl	80108a8 <_nx_tcp_packet_send_ack>
 800fb2e:	e005      	b.n	800fb3c <_nx_tcp_fast_periodic_processing+0x68>
            }
            else
            {

                /* No, it hasn't expired yet.  Just decrement it for now.  */
                socket_ptr -> nx_tcp_socket_delayed_ack_timeout -= timer_rate;
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	1ad2      	subs	r2, r2, r3
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	655a      	str	r2, [r3, #84]	@ 0x54
            }
        }

        /* Determine if a timeout is active.  */
        if (socket_ptr -> nx_tcp_socket_timeout)
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	f000 80a4 	beq.w	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
        {

            /* Yes, a timeout is active.  Determine if it has expired.  */
            if (socket_ptr -> nx_tcp_socket_timeout > timer_rate)
 800fb48:	697b      	ldr	r3, [r7, #20]
 800fb4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fb4e:	68fa      	ldr	r2, [r7, #12]
 800fb50:	429a      	cmp	r2, r3
 800fb52:	d208      	bcs.n	800fb66 <_nx_tcp_fast_periodic_processing+0x92>
            {

                /* No, it hasn't expired yet.  Just decrement the timeout value.  */
                socket_ptr -> nx_tcp_socket_timeout -= timer_rate;
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	1ad2      	subs	r2, r2, r3
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 800fb64:	e094      	b.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            }
            else if (((socket_ptr -> nx_tcp_socket_timeout_retries >= socket_ptr -> nx_tcp_socket_timeout_max_retries) &&
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800fb6c:	697b      	ldr	r3, [r7, #20]
 800fb6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800fb72:	429a      	cmp	r2, r3
 800fb74:	d304      	bcc.n	800fb80 <_nx_tcp_fast_periodic_processing+0xac>
                      (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data == NX_FALSE)) ||
 800fb76:	697b      	ldr	r3, [r7, #20]
 800fb78:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
            else if (((socket_ptr -> nx_tcp_socket_timeout_retries >= socket_ptr -> nx_tcp_socket_timeout_max_retries) &&
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d00c      	beq.n	800fb9a <_nx_tcp_fast_periodic_processing+0xc6>
                     ((socket_ptr -> nx_tcp_socket_zero_window_probe_failure >= socket_ptr -> nx_tcp_socket_timeout_max_retries) &&
 800fb80:	697b      	ldr	r3, [r7, #20]
 800fb82:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800fb86:	697b      	ldr	r3, [r7, #20]
 800fb88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
                      (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data == NX_FALSE)) ||
 800fb8c:	429a      	cmp	r2, r3
 800fb8e:	d308      	bcc.n	800fba2 <_nx_tcp_fast_periodic_processing+0xce>
                      (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data == NX_TRUE))
 800fb90:	697b      	ldr	r3, [r7, #20]
 800fb92:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
                     ((socket_ptr -> nx_tcp_socket_zero_window_probe_failure >= socket_ptr -> nx_tcp_socket_timeout_max_retries) &&
 800fb96:	2b01      	cmp	r3, #1
 800fb98:	d103      	bne.n	800fba2 <_nx_tcp_fast_periodic_processing+0xce>
            {

                /* Number of retries has been exceeded.  */

                /* Close the socket via a connection reset.  */
                _nx_tcp_socket_connection_reset(socket_ptr);
 800fb9a:	6978      	ldr	r0, [r7, #20]
 800fb9c:	f001 fdab 	bl	80116f6 <_nx_tcp_socket_connection_reset>
 800fba0:	e076      	b.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            }
            /* YUXIN MODIFIED HERE */
            else if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_SENT) ||
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fba6:	2b03      	cmp	r3, #3
 800fba8:	d003      	beq.n	800fbb2 <_nx_tcp_fast_periodic_processing+0xde>
                     (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED))
 800fbaa:	697b      	ldr	r3, [r7, #20]
 800fbac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            else if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_SENT) ||
 800fbae:	2b04      	cmp	r3, #4
 800fbb0:	d11d      	bne.n	800fbee <_nx_tcp_fast_periodic_processing+0x11a>
            {

                /* Yes, the timeout on the SYN message has expired.  */

                /* Increment the retry counter.  */
                socket_ptr -> nx_tcp_socket_timeout_retries++;
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fbb8:	1c5a      	adds	r2, r3, #1
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

                /* Setup the next timeout.  */
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
                    (socket_ptr -> nx_tcp_socket_timeout_retries * socket_ptr -> nx_tcp_socket_timeout_shift);
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fbcc:	6979      	ldr	r1, [r7, #20]
 800fbce:	f891 10e8 	ldrb.w	r1, [r1, #232]	@ 0xe8
 800fbd2:	fb01 f303 	mul.w	r3, r1, r3
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 800fbd6:	409a      	lsls	r2, r3
 800fbd8:	697b      	ldr	r3, [r7, #20]
 800fbda:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

                /* Send the initial SYN message again.  Adjust the sequence number before and
                   after to ensure the same sequence as the initial SYN.  */
                _nx_tcp_packet_send_syn(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbe2:	3b01      	subs	r3, #1
 800fbe4:	4619      	mov	r1, r3
 800fbe6:	6978      	ldr	r0, [r7, #20]
 800fbe8:	f001 f81c 	bl	8010c24 <_nx_tcp_packet_send_syn>
 800fbec:	e050      	b.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            }
            /* Has the TCP timeout for transmit packet or probing zero window expired?  */
            else if (socket_ptr -> nx_tcp_socket_transmit_sent_head ||
 800fbee:	697b      	ldr	r3, [r7, #20]
 800fbf0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d107      	bne.n	800fc08 <_nx_tcp_fast_periodic_processing+0x134>
                     ((socket_ptr -> nx_tcp_socket_tx_window_advertised == 0) &&
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
            else if (socket_ptr -> nx_tcp_socket_transmit_sent_head ||
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d116      	bne.n	800fc2e <_nx_tcp_fast_periodic_processing+0x15a>
                      (socket_ptr -> nx_tcp_socket_state <= NX_TCP_CLOSE_WAIT)))
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     ((socket_ptr -> nx_tcp_socket_tx_window_advertised == 0) &&
 800fc04:	2b06      	cmp	r3, #6
 800fc06:	d812      	bhi.n	800fc2e <_nx_tcp_fast_periodic_processing+0x15a>
            {

                /* Update the transmit sequence that entered fast transmit. */
                socket_ptr -> nx_tcp_socket_tx_sequence_recover = socket_ptr -> nx_tcp_socket_tx_sequence - 1;
 800fc08:	697b      	ldr	r3, [r7, #20]
 800fc0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc0c:	1e5a      	subs	r2, r3, #1
 800fc0e:	697b      	ldr	r3, [r7, #20]
 800fc10:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Retransmit the packet. */
                _nx_tcp_socket_retransmit(ip_ptr, socket_ptr, NX_FALSE);
 800fc12:	2200      	movs	r2, #0
 800fc14:	6979      	ldr	r1, [r7, #20]
 800fc16:	6878      	ldr	r0, [r7, #4]
 800fc18:	f002 faa0 	bl	801215c <_nx_tcp_socket_retransmit>

                /* Exit fast recovery procedure. */
                socket_ptr -> nx_tcp_socket_fast_recovery = NX_FALSE;
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	2200      	movs	r2, #0
 800fc20:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_tx_slow_start_threshold;
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fc28:	697b      	ldr	r3, [r7, #20]
 800fc2a:	665a      	str	r2, [r3, #100]	@ 0x64
 800fc2c:	e030      	b.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            }
            else if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) ||
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc32:	2b07      	cmp	r3, #7
 800fc34:	d007      	beq.n	800fc46 <_nx_tcp_fast_periodic_processing+0x172>
                     (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSING)    ||
 800fc36:	697b      	ldr	r3, [r7, #20]
 800fc38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            else if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) ||
 800fc3a:	2b09      	cmp	r3, #9
 800fc3c:	d003      	beq.n	800fc46 <_nx_tcp_fast_periodic_processing+0x172>
                     (socket_ptr -> nx_tcp_socket_state == NX_TCP_LAST_ACK))
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSING)    ||
 800fc42:	2b0b      	cmp	r3, #11
 800fc44:	d11d      	bne.n	800fc82 <_nx_tcp_fast_periodic_processing+0x1ae>

                /* We have a timeout condition on sending the FIN... so it needs to be
                   retried.  */

                /* Increment the retry counter.  */
                socket_ptr -> nx_tcp_socket_timeout_retries++;
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc4c:	1c5a      	adds	r2, r3, #1
 800fc4e:	697b      	ldr	r3, [r7, #20]
 800fc50:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

                /* Setup the next timeout.  */
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
                    (socket_ptr -> nx_tcp_socket_timeout_retries * socket_ptr -> nx_tcp_socket_timeout_shift);
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fc60:	6979      	ldr	r1, [r7, #20]
 800fc62:	f891 10e8 	ldrb.w	r1, [r1, #232]	@ 0xe8
 800fc66:	fb01 f303 	mul.w	r3, r1, r3
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 800fc6a:	409a      	lsls	r2, r3
 800fc6c:	697b      	ldr	r3, [r7, #20]
 800fc6e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

                /* Send another FIN packet.  */
                _nx_tcp_packet_send_fin(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 800fc72:	697b      	ldr	r3, [r7, #20]
 800fc74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc76:	3b01      	subs	r3, #1
 800fc78:	4619      	mov	r1, r3
 800fc7a:	6978      	ldr	r0, [r7, #20]
 800fc7c:	f000 ff66 	bl	8010b4c <_nx_tcp_packet_send_fin>
 800fc80:	e006      	b.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            }
            else if (socket_ptr -> nx_tcp_socket_state == NX_TCP_TIMED_WAIT)
 800fc82:	697b      	ldr	r3, [r7, #20]
 800fc84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc86:	2b0a      	cmp	r3, #10
 800fc88:	d102      	bne.n	800fc90 <_nx_tcp_fast_periodic_processing+0x1bc>
            {

                /* Clean the transmission control block.  */
                _nx_tcp_socket_block_cleanup(socket_ptr);
 800fc8a:	6978      	ldr	r0, [r7, #20]
 800fc8c:	f001 fd06 	bl	801169c <_nx_tcp_socket_block_cleanup>
            }
        }

        /* Move to the next TCP socket.  */
        socket_ptr =  socket_ptr -> nx_tcp_socket_created_next;
 800fc90:	697b      	ldr	r3, [r7, #20]
 800fc92:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800fc96:	617b      	str	r3, [r7, #20]
    while (sockets--)
 800fc98:	693b      	ldr	r3, [r7, #16]
 800fc9a:	1e5a      	subs	r2, r3, #1
 800fc9c:	613a      	str	r2, [r7, #16]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	f47f af28 	bne.w	800faf4 <_nx_tcp_fast_periodic_processing+0x20>
    }
}
 800fca4:	bf00      	nop
 800fca6:	bf00      	nop
 800fca8:	3718      	adds	r7, #24
 800fcaa:	46bd      	mov	sp, r7
 800fcac:	bd80      	pop	{r7, pc}
 800fcae:	bf00      	nop
 800fcb0:	24000858 	.word	0x24000858

0800fcb4 <_nx_tcp_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_initialize(VOID)
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	af00      	add	r7, sp, #0
}
 800fcb8:	bf00      	nop
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc0:	4770      	bx	lr

0800fcc2 <_nx_tcp_mss_option_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_mss_option_get(UCHAR *option_ptr, ULONG option_area_size, ULONG *mss)
{
 800fcc2:	b480      	push	{r7}
 800fcc4:	b087      	sub	sp, #28
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	60f8      	str	r0, [r7, #12]
 800fcca:	60b9      	str	r1, [r7, #8]
 800fccc:	607a      	str	r2, [r7, #4]

ULONG option_length;

    /* Initialize the value.  */
    *mss = 0;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	601a      	str	r2, [r3, #0]

    /* Loop through the option area looking for the MSS.  */
    while (option_area_size >= 4)
 800fcd4:	e043      	b.n	800fd5e <_nx_tcp_mss_option_get+0x9c>
    {

        /* Is the current character the MSS type?  */
        if (*option_ptr == NX_TCP_MSS_KIND)
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	781b      	ldrb	r3, [r3, #0]
 800fcda:	2b02      	cmp	r3, #2
 800fcdc:	d11a      	bne.n	800fd14 <_nx_tcp_mss_option_get+0x52>
        {

            /* Yes, we found it!  */

            /* Move the pointer forward by one.  */
            option_ptr++;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	3301      	adds	r3, #1
 800fce2:	60fb      	str	r3, [r7, #12]

            /* Check the option length, if option length is not equal to 4, return NX_FALSE.  */
            if (*option_ptr++ != 4)
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	1c5a      	adds	r2, r3, #1
 800fce8:	60fa      	str	r2, [r7, #12]
 800fcea:	781b      	ldrb	r3, [r3, #0]
 800fcec:	2b04      	cmp	r3, #4
 800fcee:	d001      	beq.n	800fcf4 <_nx_tcp_mss_option_get+0x32>
            {
                return(NX_FALSE);
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	e03a      	b.n	800fd6a <_nx_tcp_mss_option_get+0xa8>
            }

            /* Build the mss size.  */
            *mss = (ULONG)*option_ptr++;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	1c5a      	adds	r2, r3, #1
 800fcf8:	60fa      	str	r2, [r7, #12]
 800fcfa:	781b      	ldrb	r3, [r3, #0]
 800fcfc:	461a      	mov	r2, r3
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	601a      	str	r2, [r3, #0]

            /* Get the LSB of the MSS.  */
            *mss = (*mss << 8) | (ULONG)*option_ptr;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	021b      	lsls	r3, r3, #8
 800fd08:	68fa      	ldr	r2, [r7, #12]
 800fd0a:	7812      	ldrb	r2, [r2, #0]
 800fd0c:	431a      	orrs	r2, r3
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	601a      	str	r2, [r3, #0]

            /* Finished, get out of the loop!  */
            break;
 800fd12:	e029      	b.n	800fd68 <_nx_tcp_mss_option_get+0xa6>
        }

        /* Otherwise, process relative to the option type.  */

        /* Check for end of list.  */
        if (*option_ptr == NX_TCP_EOL_KIND)
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	781b      	ldrb	r3, [r3, #0]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d024      	beq.n	800fd66 <_nx_tcp_mss_option_get+0xa4>
            /* Yes, end of list, get out!  */
            break;
        }

        /* Check for NOP.  */
        if (*option_ptr++ == NX_TCP_NOP_KIND)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	1c5a      	adds	r2, r3, #1
 800fd20:	60fa      	str	r2, [r7, #12]
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	d103      	bne.n	800fd30 <_nx_tcp_mss_option_get+0x6e>
        {

            /* One character option!  */
            option_area_size--;
 800fd28:	68bb      	ldr	r3, [r7, #8]
 800fd2a:	3b01      	subs	r3, #1
 800fd2c:	60bb      	str	r3, [r7, #8]
 800fd2e:	e016      	b.n	800fd5e <_nx_tcp_mss_option_get+0x9c>
        }
        else
        {

            /* Derive the option length.  */
            option_length =  ((ULONG)*option_ptr);
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	781b      	ldrb	r3, [r3, #0]
 800fd34:	617b      	str	r3, [r7, #20]

            /* Return when option length is invalid. */
            if (option_length == 0)
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d101      	bne.n	800fd40 <_nx_tcp_mss_option_get+0x7e>
            {
                return(NX_FALSE);
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	e014      	b.n	800fd6a <_nx_tcp_mss_option_get+0xa8>
            }

            /* Move the option pointer forward.  */
            option_ptr =  option_ptr + (option_length - 1);
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	3b01      	subs	r3, #1
 800fd44:	68fa      	ldr	r2, [r7, #12]
 800fd46:	4413      	add	r3, r2
 800fd48:	60fb      	str	r3, [r7, #12]

            /* Determine if this is greater than the option area size.  */
            if (option_length > option_area_size)
 800fd4a:	697a      	ldr	r2, [r7, #20]
 800fd4c:	68bb      	ldr	r3, [r7, #8]
 800fd4e:	429a      	cmp	r2, r3
 800fd50:	d901      	bls.n	800fd56 <_nx_tcp_mss_option_get+0x94>
            {
                return(NX_FALSE);
 800fd52:	2300      	movs	r3, #0
 800fd54:	e009      	b.n	800fd6a <_nx_tcp_mss_option_get+0xa8>
            }
            else
            {
                option_area_size =  option_area_size - option_length;
 800fd56:	68ba      	ldr	r2, [r7, #8]
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	1ad3      	subs	r3, r2, r3
 800fd5c:	60bb      	str	r3, [r7, #8]
    while (option_area_size >= 4)
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	2b03      	cmp	r3, #3
 800fd62:	d8b8      	bhi.n	800fcd6 <_nx_tcp_mss_option_get+0x14>
 800fd64:	e000      	b.n	800fd68 <_nx_tcp_mss_option_get+0xa6>
            break;
 800fd66:	bf00      	nop
            }
        }
    }

    /* Return.  */
    return(NX_TRUE);
 800fd68:	2301      	movs	r3, #1
}
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	371c      	adds	r7, #28
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd74:	4770      	bx	lr

0800fd76 <_nx_tcp_no_connection_reset>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_no_connection_reset(NX_IP *ip_ptr, NX_PACKET *packet_ptr, NX_TCP_HEADER *tcp_header_ptr)
{
 800fd76:	b590      	push	{r4, r7, lr}
 800fd78:	b0d7      	sub	sp, #348	@ 0x15c
 800fd7a:	af00      	add	r7, sp, #0
 800fd7c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fd80:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800fd84:	6018      	str	r0, [r3, #0]
 800fd86:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fd8a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fd8e:	6019      	str	r1, [r3, #0]
 800fd90:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fd94:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800fd98:	601a      	str	r2, [r3, #0]
ULONG         data_offset = 0;
#endif /* NX_IPSEC_ENABLE */


    /* Clear the fake socket first.  */
    memset((void *)&fake_socket, 0, sizeof(NX_TCP_SOCKET));
 800fd9a:	f107 0310 	add.w	r3, r7, #16
 800fd9e:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800fda2:	2100      	movs	r1, #0
 800fda4:	4618      	mov	r0, r3
 800fda6:	f008 ff23 	bl	8018bf0 <memset>

    /* Build a fake socket so we can send a reset TCP requests that are not valid.  */
    fake_socket.nx_tcp_socket_ip_ptr = ip_ptr;
 800fdaa:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fdae:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fdb2:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 800fdb6:	f5a2 72a6 	sub.w	r2, r2, #332	@ 0x14c
 800fdba:	6812      	ldr	r2, [r2, #0]
 800fdbc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

    /* Set the connection IP address.  */
#ifndef NX_DISABLE_IPV4
    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 800fdc0:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fdc4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fdce:	2b04      	cmp	r3, #4
 800fdd0:	d13b      	bne.n	800fe4a <_nx_tcp_no_connection_reset+0xd4>
    {
    NX_IPV4_HEADER *ip_header_ptr;

        /* Set the IP header.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ip_header_ptr =  (NX_IPV4_HEADER *)packet_ptr -> nx_packet_ip_header;
 800fdd2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fdd6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdde:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

        /* Set the connection ip.  */
        fake_socket.nx_tcp_socket_connect_ip.nxd_ip_version = NX_IP_VERSION_V4;
 800fde2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fde6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fdea:	2204      	movs	r2, #4
 800fdec:	615a      	str	r2, [r3, #20]
        fake_socket.nx_tcp_socket_connect_ip.nxd_ip_address.v4 = ip_header_ptr -> nx_ip_header_source_ip;
 800fdee:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800fdf2:	68da      	ldr	r2, [r3, #12]
 800fdf4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fdf8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fdfc:	619a      	str	r2, [r3, #24]

        /* Assume the interface that receives the incoming packet is the best interface
           for sending responses. */
        fake_socket.nx_tcp_socket_connect_interface = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800fdfe:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe02:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe0a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe0e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fe12:	635a      	str	r2, [r3, #52]	@ 0x34
        fake_socket.nx_tcp_socket_next_hop_address = NX_NULL;
 800fe14:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe18:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Find the next hop info. */
        _nx_ip_route_find(ip_ptr, fake_socket.nx_tcp_socket_connect_ip.nxd_ip_address.v4, &fake_socket.nx_tcp_socket_connect_interface,
 800fe20:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe24:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fe28:	6999      	ldr	r1, [r3, #24]
 800fe2a:	f107 0310 	add.w	r3, r7, #16
 800fe2e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800fe32:	f107 0310 	add.w	r3, r7, #16
 800fe36:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800fe3a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe3e:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 800fe42:	4623      	mov	r3, r4
 800fe44:	6800      	ldr	r0, [r0, #0]
 800fe46:	f7fc fae9 	bl	800c41c <_nx_ip_route_find>
#endif /*NX_IPSEC_ENABLE*/
    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 800fe4a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe4e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800fe58:	2b06      	cmp	r3, #6
 800fe5a:	d130      	bne.n	800febe <_nx_tcp_no_connection_reset+0x148>
    {
    NX_IPV6_HEADER *ipv6_header_ptr;

        /* Set the IP header.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ipv6_header_ptr = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 800fe5c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe60:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe68:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

        /* Set the connection ip.  */
        fake_socket.nx_tcp_socket_connect_ip.nxd_ip_version = NX_IP_VERSION_V6;
 800fe6c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe70:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fe74:	2206      	movs	r2, #6
 800fe76:	615a      	str	r2, [r3, #20]
        COPY_IPV6_ADDRESS(&ipv6_header_ptr -> nx_ip_header_source_ip[0], fake_socket.nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 800fe78:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800fe7c:	f103 0208 	add.w	r2, r3, #8
 800fe80:	f107 0310 	add.w	r3, r7, #16
 800fe84:	3318      	adds	r3, #24
 800fe86:	4619      	mov	r1, r3
 800fe88:	4610      	mov	r0, r2
 800fe8a:	f7fe faf9 	bl	800e480 <COPY_IPV6_ADDRESS>

        /* Set the outgoing address.  */
        fake_socket.nx_tcp_socket_ipv6_addr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr;
 800fe8e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe92:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe9a:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fe9e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fea2:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138

        /* Set the connect ip interface.  */
        fake_socket.nx_tcp_socket_connect_interface = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_attached;
 800fea6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800feaa:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800feb2:	685a      	ldr	r2, [r3, #4]
 800feb4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800feb8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800febc:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /*NX_IPSEC_ENABLE*/
    }
#endif /* FEATURE_NX_IPV6 */

    /* Set the source port and destination port.  */
    fake_socket.nx_tcp_socket_port  = (UINT)(tcp_header_ptr -> nx_tcp_header_word_0 & NX_LOWER_16_MASK);
 800febe:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fec2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	b29a      	uxth	r2, r3
 800fecc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fed0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800fed4:	60da      	str	r2, [r3, #12]
    fake_socket.nx_tcp_socket_connect_port = (UINT)(tcp_header_ptr -> nx_tcp_header_word_0 >> NX_SHIFT_BY_16);
 800fed6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800feda:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	0c1a      	lsrs	r2, r3, #16
 800fee4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fee8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800feec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the sequence number only if the incoming segment does not have the ACK flag, according to
       Section 3.4, "Reset Generation" on page 37, RFC793. */
    if (!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT))
 800feee:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800fef2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	68db      	ldr	r3, [r3, #12]
 800fefa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d136      	bne.n	800ff70 <_nx_tcp_no_connection_reset+0x1fa>
    {
        /* Get the header length.  */
        header_length = (tcp_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 800ff02:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff06:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	68db      	ldr	r3, [r3, #12]
 800ff0e:	0f1b      	lsrs	r3, r3, #28
 800ff10:	009b      	lsls	r3, r3, #2
 800ff12:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

        /* Update sequence number to set the reset acknowledge number.  */
        tcp_header_ptr -> nx_tcp_sequence_number += (packet_ptr -> nx_packet_length - header_length);
 800ff16:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff1a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	685a      	ldr	r2, [r3, #4]
 800ff22:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff26:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800ff2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ff32:	1acb      	subs	r3, r1, r3
 800ff34:	441a      	add	r2, r3
 800ff36:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff3a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	605a      	str	r2, [r3, #4]

        /* Check the SYN and FIN bits.  */
        if (tcp_header_ptr -> nx_tcp_header_word_3 & (NX_TCP_SYN_BIT | NX_TCP_FIN_BIT))
 800ff42:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff46:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	68db      	ldr	r3, [r3, #12]
 800ff4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d00c      	beq.n	800ff70 <_nx_tcp_no_connection_reset+0x1fa>
        {

            /* Update sequence number to set the reset acknowledge number.  */
            tcp_header_ptr -> nx_tcp_sequence_number++;
 800ff56:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff5a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	685b      	ldr	r3, [r3, #4]
 800ff62:	1c5a      	adds	r2, r3, #1
 800ff64:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff68:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	605a      	str	r2, [r3, #4]
            fake_socket.nx_tcp_socket_egress_sa_data_offset = 0;
        }
    }
#endif

    fake_socket.nx_tcp_socket_time_to_live = (UINT)NX_IP_TIME_TO_LIVE;
 800ff70:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff74:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800ff78:	2280      	movs	r2, #128	@ 0x80
 800ff7a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* Send a RST to indicate the connection was not available.  */
    _nx_tcp_packet_send_rst(&fake_socket, tcp_header_ptr);
 800ff7e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800ff82:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800ff86:	f107 0210 	add.w	r2, r7, #16
 800ff8a:	6819      	ldr	r1, [r3, #0]
 800ff8c:	4610      	mov	r0, r2
 800ff8e:	f000 fe15 	bl	8010bbc <_nx_tcp_packet_send_rst>
}
 800ff92:	bf00      	nop
 800ff94:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	bd90      	pop	{r4, r7, pc}

0800ff9c <_nx_tcp_packet_process>:
/*                                            validated TCP header buffer,*/
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_process(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b09c      	sub	sp, #112	@ 0x70
 800ffa0:	af02      	add	r7, sp, #8
 800ffa2:	6078      	str	r0, [r7, #4]
 800ffa4:	6039      	str	r1, [r7, #0]

UINT                         index;
UINT                         port;
ULONG                       *source_ip = NX_NULL;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	667b      	str	r3, [r7, #100]	@ 0x64
ULONG                       *dest_ip = NX_NULL;
 800ffaa:	2300      	movs	r3, #0
 800ffac:	663b      	str	r3, [r7, #96]	@ 0x60
NX_TCP_SOCKET               *socket_ptr;
NX_TCP_HEADER               *tcp_header_ptr;
struct NX_TCP_LISTEN_STRUCT *listen_ptr;
VOID                         (*listen_callback)(NX_TCP_SOCKET *socket_ptr, UINT port);
ULONG                        option_words;
ULONG                        mss = 0;
 800ffae:	2300      	movs	r3, #0
 800ffb0:	60bb      	str	r3, [r7, #8]
ULONG                        checksum;
NX_INTERFACE                *interface_ptr = NX_NULL;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	657b      	str	r3, [r7, #84]	@ 0x54
NX_PACKET                   *queued_ptr;
NX_PACKET                   *queued_prev_ptr;
ULONG                       *queued_source_ip;
UINT                         queued_source_port;
UINT                         is_a_RST_request;
UINT                         is_valid_option_flag = NX_TRUE;
 800ffb6:	2301      	movs	r3, #1
 800ffb8:	643b      	str	r3, [r7, #64]	@ 0x40
    /* Add debug information. */
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

    /* Pickup the source IP address.  */
#ifndef NX_DISABLE_IPV4
    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ffc0:	2b04      	cmp	r3, #4
 800ffc2:	d10e      	bne.n	800ffe2 <_nx_tcp_packet_process+0x46>
    {

    NX_IPV4_HEADER *ip_header_ptr;

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ip_header_ptr = (NX_IPV4_HEADER *)packet_ptr -> nx_packet_ip_header;
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffc8:	63bb      	str	r3, [r7, #56]	@ 0x38

        source_ip = &ip_header_ptr -> nx_ip_header_source_ip;
 800ffca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffcc:	330c      	adds	r3, #12
 800ffce:	667b      	str	r3, [r7, #100]	@ 0x64

        dest_ip = &ip_header_ptr -> nx_ip_header_destination_ip;
 800ffd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffd2:	3310      	adds	r3, #16
 800ffd4:	663b      	str	r3, [r7, #96]	@ 0x60

        mss = 536;
 800ffd6:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800ffda:	60bb      	str	r3, [r7, #8]

        interface_ptr = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ffe0:	657b      	str	r3, [r7, #84]	@ 0x54
    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ffe8:	2b06      	cmp	r3, #6
 800ffea:	d10f      	bne.n	801000c <_nx_tcp_packet_process+0x70>

    /* IPv6 */
    NX_IPV6_HEADER *ipv6_header;

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        ipv6_header = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 800ffec:	683b      	ldr	r3, [r7, #0]
 800ffee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff0:	637b      	str	r3, [r7, #52]	@ 0x34

        source_ip = &ipv6_header -> nx_ip_header_source_ip[0];
 800fff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fff4:	3308      	adds	r3, #8
 800fff6:	667b      	str	r3, [r7, #100]	@ 0x64

        dest_ip = &ipv6_header -> nx_ip_header_destination_ip[0];
 800fff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fffa:	3318      	adds	r3, #24
 800fffc:	663b      	str	r3, [r7, #96]	@ 0x60

        mss = 1220;
 800fffe:	f240 43c4 	movw	r3, #1220	@ 0x4c4
 8010002:	60bb      	str	r3, [r7, #8]

        interface_ptr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr -> nxd_ipv6_address_attached;
 8010004:	683b      	ldr	r3, [r7, #0]
 8010006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010008:	685b      	ldr	r3, [r3, #4]
 801000a:	657b      	str	r3, [r7, #84]	@ 0x54
#if defined(NX_DISABLE_TCP_RX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE)
    if (compute_checksum)
#endif /* defined(NX_DISABLE_TCP_RX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
    {
        checksum = _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
                                           (UINT)packet_ptr -> nx_packet_length,
 801000c:	683b      	ldr	r3, [r7, #0]
 801000e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        checksum = _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
 8010010:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010012:	9300      	str	r3, [sp, #0]
 8010014:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010016:	2106      	movs	r1, #6
 8010018:	6838      	ldr	r0, [r7, #0]
 801001a:	f7fb f8f0 	bl	800b1fe <_nx_ip_checksum_compute>
 801001e:	4603      	mov	r3, r0
 8010020:	633b      	str	r3, [r7, #48]	@ 0x30
                                           source_ip, dest_ip);

        checksum = NX_LOWER_16_MASK & ~checksum;
 8010022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010024:	43db      	mvns	r3, r3
 8010026:	b29b      	uxth	r3, r3
 8010028:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Calculate the checksum.  */
        if (checksum != 0)
 801002a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801002c:	2b00      	cmp	r3, #0
 801002e:	d011      	beq.n	8010054 <_nx_tcp_packet_process+0xb8>
        {

#ifndef NX_DISABLE_TCP_INFO

            /* Increment the TCP invalid packet error count.  */
            ip_ptr -> nx_ip_tcp_invalid_packets++;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 8010036:	1c5a      	adds	r2, r3, #1
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc

            /* Increment the TCP packet checksum error count.  */
            ip_ptr -> nx_ip_tcp_checksum_errors++;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	f8d3 35c4 	ldr.w	r3, [r3, #1476]	@ 0x5c4
 8010044:	1c5a      	adds	r2, r3, #1
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4
#endif

            /* Checksum error, just release the packet.  */
            _nx_packet_release(packet_ptr);
 801004c:	6838      	ldr	r0, [r7, #0]
 801004e:	f7ff f8af 	bl	800f1b0 <_nx_packet_release>
            return;
 8010052:	e3b7      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
        }
    }

#ifndef NX_DISABLE_RX_SIZE_CHECKING
    /* Make sure the TCP header is in the first packet.  */
    if ((UINT)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr) < sizeof(NX_TCP_HEADER))
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	68da      	ldr	r2, [r3, #12]
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	689b      	ldr	r3, [r3, #8]
 801005c:	1ad3      	subs	r3, r2, r3
 801005e:	2b13      	cmp	r3, #19
 8010060:	d80a      	bhi.n	8010078 <_nx_tcp_packet_process+0xdc>
    {

#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP invalid packet error.  */
        ip_ptr -> nx_ip_tcp_invalid_packets++;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 8010068:	1c5a      	adds	r2, r3, #1
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif

        /* Not supported.  */
        _nx_packet_release(packet_ptr);
 8010070:	6838      	ldr	r0, [r7, #0]
 8010072:	f7ff f89d 	bl	800f1b0 <_nx_packet_release>
        return;
 8010076:	e3a5      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
    }
#endif /* NX_DISABLE_RX_SIZE_CHECKING */

    /* Pickup the pointer to the head of the TCP packet.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    tcp_header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	689b      	ldr	r3, [r3, #8]
 801007c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the TCP header.  */
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_0);
 801007e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	ba1a      	rev	r2, r3
 8010084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010086:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_sequence_number);
 8010088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	ba1a      	rev	r2, r3
 801008e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010090:	605a      	str	r2, [r3, #4]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_acknowledgment_number);
 8010092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010094:	689b      	ldr	r3, [r3, #8]
 8010096:	ba1a      	rev	r2, r3
 8010098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801009a:	609a      	str	r2, [r3, #8]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_3);
 801009c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801009e:	68db      	ldr	r3, [r3, #12]
 80100a0:	ba1a      	rev	r2, r3
 80100a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100a4:	60da      	str	r2, [r3, #12]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_4);
 80100a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100a8:	691b      	ldr	r3, [r3, #16]
 80100aa:	ba1a      	rev	r2, r3
 80100ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100ae:	611a      	str	r2, [r3, #16]

    /* Determine if there are any option words...  Note there are always 5 words in a TCP header.  */
    option_words =  (tcp_header_ptr -> nx_tcp_header_word_3 >> 28) - 5;
 80100b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b2:	68db      	ldr	r3, [r3, #12]
 80100b4:	0f1b      	lsrs	r3, r3, #28
 80100b6:	3b05      	subs	r3, #5
 80100b8:	62bb      	str	r3, [r7, #40]	@ 0x28

#ifndef NX_DISABLE_RX_SIZE_CHECKING
    /* Check for valid packet length.  */
    if (((INT)option_words < 0) ||
 80100ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100bc:	2b00      	cmp	r3, #0
 80100be:	db0a      	blt.n	80100d6 <_nx_tcp_packet_process+0x13a>
        ((UINT)(packet_ptr -> nx_packet_append_ptr - packet_ptr -> nx_packet_prepend_ptr) <
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	68da      	ldr	r2, [r3, #12]
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	689b      	ldr	r3, [r3, #8]
 80100c8:	1ad3      	subs	r3, r2, r3
 80100ca:	461a      	mov	r2, r3
         (sizeof(NX_TCP_HEADER) + (option_words << 2))))
 80100cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ce:	009b      	lsls	r3, r3, #2
 80100d0:	3314      	adds	r3, #20
    if (((INT)option_words < 0) ||
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d20a      	bcs.n	80100ec <_nx_tcp_packet_process+0x150>
    {

#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP invalid packet error.  */
        ip_ptr -> nx_ip_tcp_invalid_packets++;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 80100dc:	1c5a      	adds	r2, r3, #1
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 80100e4:	6838      	ldr	r0, [r7, #0]
 80100e6:	f7ff f863 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 80100ea:	e36b      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
    }
#endif

    if (option_words)
 80100ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d024      	beq.n	801013c <_nx_tcp_packet_process+0x1a0>
    {

        /* Yes, there are one or more option words.  */

        /* Derive the Maximum Segment Size (MSS) in the option words.  */
        status = _nx_tcp_mss_option_get((packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_TCP_HEADER)), option_words * (ULONG)sizeof(ULONG), &mss);
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	689b      	ldr	r3, [r3, #8]
 80100f6:	f103 0014 	add.w	r0, r3, #20
 80100fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100fc:	009b      	lsls	r3, r3, #2
 80100fe:	f107 0208 	add.w	r2, r7, #8
 8010102:	4619      	mov	r1, r3
 8010104:	f7ff fddd 	bl	800fcc2 <_nx_tcp_mss_option_get>
 8010108:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check the status. if status is NX_FALSE, means Option Length is invalid.  */
        if (status == NX_FALSE)
 801010a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801010c:	2b00      	cmp	r3, #0
 801010e:	d102      	bne.n	8010116 <_nx_tcp_packet_process+0x17a>
        {

            /* The option is invalid.  */
            is_valid_option_flag = NX_FALSE;
 8010110:	2300      	movs	r3, #0
 8010112:	643b      	str	r3, [r7, #64]	@ 0x40
 8010114:	e012      	b.n	801013c <_nx_tcp_packet_process+0x1a0>
        else
        {

            /* Set the default MSS if the MSS value was not found.  */
            /*lint -e{644} suppress variable might not be initialized, since "mss" was initialized in _nx_tcp_mss_option_get. */
            if (mss == 0)
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d10f      	bne.n	801013c <_nx_tcp_packet_process+0x1a0>
            {
#ifndef NX_DISABLE_IPV4
                if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 801011c:	683b      	ldr	r3, [r7, #0]
 801011e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010122:	2b04      	cmp	r3, #4
 8010124:	d102      	bne.n	801012c <_nx_tcp_packet_process+0x190>
                {
                    mss = 536;
 8010126:	f44f 7306 	mov.w	r3, #536	@ 0x218
 801012a:	60bb      	str	r3, [r7, #8]
                }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010132:	2b06      	cmp	r3, #6
 8010134:	d102      	bne.n	801013c <_nx_tcp_packet_process+0x1a0>
                {
                    mss = 1220;
 8010136:	f240 43c4 	movw	r3, #1220	@ 0x4c4
 801013a:	60bb      	str	r3, [r7, #8]
        }
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */
    }

    /* Pickup the destination TCP port.  */
    port =  (UINT)(tcp_header_ptr -> nx_tcp_header_word_0 & NX_LOWER_16_MASK);
 801013c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	b29b      	uxth	r3, r3
 8010142:	623b      	str	r3, [r7, #32]

    /* Pickup the source TCP port.  */
    source_port =  (UINT)(tcp_header_ptr -> nx_tcp_header_word_0 >> NX_SHIFT_BY_16);
 8010144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	0c1b      	lsrs	r3, r3, #16
 801014a:	61fb      	str	r3, [r7, #28]

    /* Calculate the hash index in the TCP port array of the associated IP instance.  */
    index =  (UINT)((port + (port >> 8)) & NX_TCP_PORT_TABLE_MASK);
 801014c:	6a3b      	ldr	r3, [r7, #32]
 801014e:	0a1a      	lsrs	r2, r3, #8
 8010150:	6a3b      	ldr	r3, [r7, #32]
 8010152:	4413      	add	r3, r2
 8010154:	f003 031f 	and.w	r3, r3, #31
 8010158:	61bb      	str	r3, [r7, #24]

    /* Search the bound sockets in this index for the particular port.  */
    socket_ptr =  ip_ptr -> nx_ip_tcp_port_table[index];
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	69ba      	ldr	r2, [r7, #24]
 801015e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8010162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010166:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Determine if there are any sockets bound on this port index.  */
    if (socket_ptr)
 8010168:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801016a:	2b00      	cmp	r3, #0
 801016c:	d076      	beq.n	801025c <_nx_tcp_packet_process+0x2c0>

        /*  Yes, loop to examine the list of bound ports on this index.  */
        do
        {

            find_a_match = 0;
 801016e:	2300      	movs	r3, #0
 8010170:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if the port has been found.  */
            if ((socket_ptr -> nx_tcp_socket_port == port) &&
 8010172:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010174:	68db      	ldr	r3, [r3, #12]
 8010176:	6a3a      	ldr	r2, [r7, #32]
 8010178:	429a      	cmp	r2, r3
 801017a:	d162      	bne.n	8010242 <_nx_tcp_packet_process+0x2a6>
                (socket_ptr -> nx_tcp_socket_connect_port == source_port))
 801017c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801017e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            if ((socket_ptr -> nx_tcp_socket_port == port) &&
 8010180:	69fa      	ldr	r2, [r7, #28]
 8010182:	429a      	cmp	r2, r3
 8010184:	d15d      	bne.n	8010242 <_nx_tcp_packet_process+0x2a6>
            {

                /* Make sure they are the same IP protocol */
                if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == packet_ptr -> nx_packet_ip_version)
 8010186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010188:	695b      	ldr	r3, [r3, #20]
 801018a:	683a      	ldr	r2, [r7, #0]
 801018c:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8010190:	4293      	cmp	r3, r2
 8010192:	d11c      	bne.n	80101ce <_nx_tcp_packet_process+0x232>
                {

#ifndef NX_DISABLE_IPV4
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 8010194:	683b      	ldr	r3, [r7, #0]
 8010196:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801019a:	2b04      	cmp	r3, #4
 801019c:	d107      	bne.n	80101ae <_nx_tcp_packet_process+0x212>
                    {

                        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4 == *source_ip)
 801019e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101a0:	699a      	ldr	r2, [r3, #24]
 80101a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d101      	bne.n	80101ae <_nx_tcp_packet_process+0x212>
                        {
                            find_a_match = 1;
 80101aa:	2301      	movs	r3, #1
 80101ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        }
                    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80101b4:	2b06      	cmp	r3, #6
 80101b6:	d10a      	bne.n	80101ce <_nx_tcp_packet_process+0x232>
                    {
                        if (CHECK_IPV6_ADDRESSES_SAME(socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6, source_ip))
 80101b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101ba:	3318      	adds	r3, #24
 80101bc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80101be:	4618      	mov	r0, r3
 80101c0:	f7fe f8f9 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 80101c4:	4603      	mov	r3, r0
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d001      	beq.n	80101ce <_nx_tcp_packet_process+0x232>
                        {
                            find_a_match = 1;
 80101ca:	2301      	movs	r3, #1
 80101cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        }
                    }
#endif /* FEATURE_NX_IPV6 */
                }

                if (find_a_match)
 80101ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d036      	beq.n	8010242 <_nx_tcp_packet_process+0x2a6>
                    /* Determine if we need to update the tcp port head pointer.  This should
                       only be done if the found socket pointer is not the head pointer and
                       the mutex for this IP instance is available.  */

                    /* Move the port head pointer to this socket.  */
                    ip_ptr -> nx_ip_tcp_port_table[index] = socket_ptr;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	69ba      	ldr	r2, [r7, #24]
 80101d8:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80101dc:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80101de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                    /* If this packet contains SYN */
                    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT)
 80101e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101e4:	68db      	ldr	r3, [r3, #12]
 80101e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d024      	beq.n	8010238 <_nx_tcp_packet_process+0x29c>
                    {

                        /* Record the MSS value if it is present and the   Otherwise use 536, as
                           outlined in RFC 1122 section 4.2.2.6. */
                        socket_ptr -> nx_tcp_socket_peer_mss = mss;
 80101ee:	68ba      	ldr	r2, [r7, #8]
 80101f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101f2:	631a      	str	r2, [r3, #48]	@ 0x30

                        if ((mss > socket_ptr -> nx_tcp_socket_mss) && socket_ptr -> nx_tcp_socket_mss)
 80101f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80101f6:	691a      	ldr	r2, [r3, #16]
 80101f8:	68bb      	ldr	r3, [r7, #8]
 80101fa:	429a      	cmp	r2, r3
 80101fc:	d208      	bcs.n	8010210 <_nx_tcp_packet_process+0x274>
 80101fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010200:	691b      	ldr	r3, [r3, #16]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d004      	beq.n	8010210 <_nx_tcp_packet_process+0x274>
                        {
                            socket_ptr -> nx_tcp_socket_connect_mss  = socket_ptr -> nx_tcp_socket_mss;
 8010206:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010208:	691a      	ldr	r2, [r3, #16]
 801020a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801020c:	62da      	str	r2, [r3, #44]	@ 0x2c
 801020e:	e00b      	b.n	8010228 <_nx_tcp_packet_process+0x28c>
                        }
                        else if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_SENT) ||
 8010210:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010214:	2b03      	cmp	r3, #3
 8010216:	d104      	bne.n	8010222 <_nx_tcp_packet_process+0x286>
                                 (socket_ptr -> nx_tcp_socket_connect_mss > mss))
 8010218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801021a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801021c:	68bb      	ldr	r3, [r7, #8]
                        else if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_SENT) ||
 801021e:	429a      	cmp	r2, r3
 8010220:	d902      	bls.n	8010228 <_nx_tcp_packet_process+0x28c>
                        {
                            socket_ptr -> nx_tcp_socket_connect_mss  = mss;
 8010222:	68ba      	ldr	r2, [r7, #8]
 8010224:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010226:	62da      	str	r2, [r3, #44]	@ 0x2c
                        }

                        /* Compute the SMSS * SMSS value, so later TCP module doesn't need to redo the multiplication. */
                        socket_ptr -> nx_tcp_socket_connect_mss2 =
                            socket_ptr -> nx_tcp_socket_connect_mss * socket_ptr -> nx_tcp_socket_connect_mss;
 8010228:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801022a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801022c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801022e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8010230:	fb03 f202 	mul.w	r2, r3, r2
                        socket_ptr -> nx_tcp_socket_connect_mss2 =
 8010234:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010236:	63da      	str	r2, [r3, #60]	@ 0x3c
                        socket_ptr -> nx_tcp_snd_win_scale_value = rwin_scale;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */
                    }

                    /* Process the packet within an existing TCP connection.  */
                    _nx_tcp_socket_packet_process(socket_ptr, packet_ptr);
 8010238:	6839      	ldr	r1, [r7, #0]
 801023a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801023c:	f001 fcce 	bl	8011bdc <_nx_tcp_socket_packet_process>

                    /* Get out of the search loop and this function!  */
                    return;
 8010240:	e2c0      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                }
            }

            /* Move to the next entry in the bound index.  */
            socket_ptr =  socket_ptr -> nx_tcp_socket_bound_next;
 8010242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010244:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8010248:	65fb      	str	r3, [r7, #92]	@ 0x5c
        } while (socket_ptr != ip_ptr -> nx_ip_tcp_port_table[index]);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	69ba      	ldr	r2, [r7, #24]
 801024e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8010252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010256:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010258:	429a      	cmp	r2, r3
 801025a:	d188      	bne.n	801016e <_nx_tcp_packet_process+0x1d2>
    }

    /* At this point, we know there is not an existing TCP connection.  */

    /* If this packet contains the valid option.  */
    if (is_valid_option_flag == NX_FALSE)
 801025c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801025e:	2b00      	cmp	r3, #0
 8010260:	d10f      	bne.n	8010282 <_nx_tcp_packet_process+0x2e6>
    {

        /* Send RST message.
           TCP MUST be prepared to handle an illegal option length (e.g., zero) without crashing;
           a suggested procedure is to reset the connection and log the reason, outlined in RFC 1122, Section 4.2.2.5, Page85. */
        _nx_tcp_no_connection_reset(ip_ptr, packet_ptr, tcp_header_ptr);
 8010262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010264:	6839      	ldr	r1, [r7, #0]
 8010266:	6878      	ldr	r0, [r7, #4]
 8010268:	f7ff fd85 	bl	800fd76 <_nx_tcp_no_connection_reset>

#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP invalid packet error count.  */
        ip_ptr -> nx_ip_tcp_invalid_packets++;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 8010272:	1c5a      	adds	r2, r3, #1
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

        /* Not a connection request, just release the packet.  */
        _nx_packet_release(packet_ptr);
 801027a:	6838      	ldr	r0, [r7, #0]
 801027c:	f7fe ff98 	bl	800f1b0 <_nx_packet_release>

        return;
 8010280:	e2a0      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
#endif

    /* Handle new connection requests without ACK bit in NX_TCP_SYN_RECEIVED state.
       NX_TCP_SYN_RECEIVED state is equal of LISTEN state of RFC.
       RFC793, Section3.9, Page65. */
    if ((!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)) &&
 8010282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010284:	68db      	ldr	r3, [r3, #12]
 8010286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801028a:	2b00      	cmp	r3, #0
 801028c:	f040 8276 	bne.w	801077c <_nx_tcp_packet_process+0x7e0>
        (ip_ptr -> nx_ip_tcp_active_listen_requests))
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
    if ((!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)) &&
 8010296:	2b00      	cmp	r3, #0
 8010298:	f000 8270 	beq.w	801077c <_nx_tcp_packet_process+0x7e0>
    {

#ifndef NX_DISABLE_IPV4
        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80102a2:	2b04      	cmp	r3, #4
 80102a4:	d145      	bne.n	8010332 <_nx_tcp_packet_process+0x396>
        {

            /* Check for LAND attack packet. This is an incoming packet with matching
               Source and Destination IP address, and matching source and destination port. */
            if ((*source_ip == *dest_ip) && (source_port == port))
 80102a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102a8:	681a      	ldr	r2, [r3, #0]
 80102aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	429a      	cmp	r2, r3
 80102b0:	d10e      	bne.n	80102d0 <_nx_tcp_packet_process+0x334>
 80102b2:	69fa      	ldr	r2, [r7, #28]
 80102b4:	6a3b      	ldr	r3, [r7, #32]
 80102b6:	429a      	cmp	r2, r3
 80102b8:	d10a      	bne.n	80102d0 <_nx_tcp_packet_process+0x334>

                /* Bogus packet. Drop it! */

#ifndef NX_DISABLE_TCP_INFO
                /* Increment the TCP invalid packet error count.  */
                ip_ptr -> nx_ip_tcp_invalid_packets++;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 80102c0:	1c5a      	adds	r2, r3, #1
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

                /* Release the packet we will not process any further.  */
                _nx_packet_release(packet_ptr);
 80102c8:	6838      	ldr	r0, [r7, #0]
 80102ca:	f7fe ff71 	bl	800f1b0 <_nx_packet_release>
                return;
 80102ce:	e279      	b.n	80107c4 <_nx_tcp_packet_process+0x828>

            /* It shall not make connections if the source IP address
               is broadcast or multicast.   */
            if (
                /* Check for Multicast address */
                ((*source_ip & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE) ||
 80102d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
            if (
 80102d8:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80102dc:	d01e      	beq.n	801031c <_nx_tcp_packet_process+0x380>
                /* Check for subnet-directed broadcast */
                (((*source_ip & interface_ptr -> nx_interface_ip_network_mask) == interface_ptr -> nx_interface_ip_network) &&
 80102de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102e0:	681a      	ldr	r2, [r3, #0]
 80102e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102e4:	699b      	ldr	r3, [r3, #24]
 80102e6:	401a      	ands	r2, r3
 80102e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102ea:	69db      	ldr	r3, [r3, #28]
                ((*source_ip & NX_IP_CLASS_D_MASK) == NX_IP_CLASS_D_TYPE) ||
 80102ec:	429a      	cmp	r2, r3
 80102ee:	d10a      	bne.n	8010306 <_nx_tcp_packet_process+0x36a>
                 ((*source_ip & ~(interface_ptr -> nx_interface_ip_network_mask)) == ~(interface_ptr -> nx_interface_ip_network_mask))) ||
 80102f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102f2:	681a      	ldr	r2, [r3, #0]
 80102f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102f6:	699b      	ldr	r3, [r3, #24]
 80102f8:	43db      	mvns	r3, r3
 80102fa:	401a      	ands	r2, r3
 80102fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102fe:	699b      	ldr	r3, [r3, #24]
 8010300:	43db      	mvns	r3, r3
                (((*source_ip & interface_ptr -> nx_interface_ip_network_mask) == interface_ptr -> nx_interface_ip_network) &&
 8010302:	429a      	cmp	r2, r3
 8010304:	d00a      	beq.n	801031c <_nx_tcp_packet_process+0x380>
                /* Check for local subnet address */
                (*source_ip == interface_ptr -> nx_interface_ip_network)  ||
 8010306:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010308:	681a      	ldr	r2, [r3, #0]
 801030a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801030c:	69db      	ldr	r3, [r3, #28]
                 ((*source_ip & ~(interface_ptr -> nx_interface_ip_network_mask)) == ~(interface_ptr -> nx_interface_ip_network_mask))) ||
 801030e:	429a      	cmp	r2, r3
 8010310:	d004      	beq.n	801031c <_nx_tcp_packet_process+0x380>
                /* Check for limited broadcast */
                (*source_ip == NX_IP_LIMITED_BROADCAST)
 8010312:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010314:	681b      	ldr	r3, [r3, #0]
                (*source_ip == interface_ptr -> nx_interface_ip_network)  ||
 8010316:	f1b3 3fff 	cmp.w	r3, #4294967295
 801031a:	d10a      	bne.n	8010332 <_nx_tcp_packet_process+0x396>
               )
            {

#ifndef NX_DISABLE_TCP_INFO
                /* Increment the TCP invalid packet error count.  */
                ip_ptr -> nx_ip_tcp_invalid_packets++;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 8010322:	1c5a      	adds	r2, r3, #1
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

                /* Release the packet.  */
                _nx_packet_release(packet_ptr);
 801032a:	6838      	ldr	r0, [r7, #0]
 801032c:	f7fe ff40 	bl	800f1b0 <_nx_packet_release>

                /* Finished processing, simply return!  */
                return;
 8010330:	e248      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
            }
        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010338:	2b06      	cmp	r3, #6
 801033a:	d128      	bne.n	801038e <_nx_tcp_packet_process+0x3f2>
        {

            /* Check for LAND attack packet. This is an incoming packet with matching
               Source and Destination IP address, and matching source and destination port. */
            if ((CHECK_IPV6_ADDRESSES_SAME(source_ip, dest_ip)) && (source_port == port))
 801033c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801033e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8010340:	f7fe f839 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 8010344:	4603      	mov	r3, r0
 8010346:	2b00      	cmp	r3, #0
 8010348:	d00e      	beq.n	8010368 <_nx_tcp_packet_process+0x3cc>
 801034a:	69fa      	ldr	r2, [r7, #28]
 801034c:	6a3b      	ldr	r3, [r7, #32]
 801034e:	429a      	cmp	r2, r3
 8010350:	d10a      	bne.n	8010368 <_nx_tcp_packet_process+0x3cc>

                /* Bogus packet. Drop it! */

#ifndef NX_DISABLE_TCP_INFO
                /* Increment the TCP invalid packet error count.  */
                ip_ptr -> nx_ip_tcp_invalid_packets++;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 8010358:	1c5a      	adds	r2, r3, #1
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

                /* Release the packet we will not process any further.  */
                _nx_packet_release(packet_ptr);
 8010360:	6838      	ldr	r0, [r7, #0]
 8010362:	f7fe ff25 	bl	800f1b0 <_nx_packet_release>
                return;
 8010366:	e22d      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
            }

            /* It shall not make connections if the source IP address
               is broadcast or multicast.   */
            if (IPv6_Address_Type(source_ip) & IPV6_ADDRESS_MULTICAST)
 8010368:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 801036a:	f7fe f8c7 	bl	800e4fc <IPv6_Address_Type>
 801036e:	4603      	mov	r3, r0
 8010370:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010374:	2b00      	cmp	r3, #0
 8010376:	d00a      	beq.n	801038e <_nx_tcp_packet_process+0x3f2>
            {

#ifndef NX_DISABLE_TCP_INFO
                /* Increment the TCP invalid packet error count.  */
                ip_ptr -> nx_ip_tcp_invalid_packets++;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 801037e:	1c5a      	adds	r2, r3, #1
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

                /* Release the packet.  */
                _nx_packet_release(packet_ptr);
 8010386:	6838      	ldr	r0, [r7, #0]
 8010388:	f7fe ff12 	bl	800f1b0 <_nx_packet_release>

                /* Finished processing, simply return!  */
                return;
 801038c:	e21a      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
            }
        }
#endif /* FEATURE_NX_IPV6*/

        /* Search all ports in listen mode for a match. */
        listen_ptr =  ip_ptr -> nx_ip_tcp_active_listen_requests;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 8010394:	65bb      	str	r3, [r7, #88]	@ 0x58
        do
        {

            /* Determine if this port is in a listen mode.  */
            if (listen_ptr -> nx_tcp_listen_port == port)
 8010396:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	6a3a      	ldr	r2, [r7, #32]
 801039c:	429a      	cmp	r2, r3
 801039e:	f040 81e3 	bne.w	8010768 <_nx_tcp_packet_process+0x7cc>

                /* Determine if the packet is an initial connection request.
                   The incoming SYN packet is a connection request.
                   The incoming RST packet is related to a previous connection request.
                   Fourth other text or control. RFC793, Section3.9, Page66. */
                if ((!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT)) &&
 80103a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103a4:	68db      	ldr	r3, [r3, #12]
 80103a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d110      	bne.n	80103d0 <_nx_tcp_packet_process+0x434>
                    (!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT)))
 80103ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103b0:	68db      	ldr	r3, [r3, #12]
 80103b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
                if ((!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT)) &&
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d10a      	bne.n	80103d0 <_nx_tcp_packet_process+0x434>
                {

#ifndef NX_DISABLE_TCP_INFO
                    /* This is a duplicate connection request. Increment the TCP dropped packet count.  */
                    ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 80103c0:	1c5a      	adds	r2, r3, #1
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif /* NX_DISABLE_TCP_INFO */

                    /* Release the packet.  */
                    _nx_packet_release(packet_ptr);
 80103c8:	6838      	ldr	r0, [r7, #0]
 80103ca:	f7fe fef1 	bl	800f1b0 <_nx_packet_release>

                    return;
 80103ce:	e1f9      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                }

#ifndef NX_DISABLE_TCP_INFO

                /* Check for a SYN bit set.  */
                if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT))
 80103d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103d2:	68db      	ldr	r3, [r3, #12]
 80103d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d00d      	beq.n	80103f8 <_nx_tcp_packet_process+0x45c>
                {

                    /* Increment the passive TCP connections count.  */
                    ip_ptr -> nx_ip_tcp_passive_connections++;
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f8d3 35cc 	ldr.w	r3, [r3, #1484]	@ 0x5cc
 80103e2:	1c5a      	adds	r2, r3, #1
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	f8c3 25cc 	str.w	r2, [r3, #1484]	@ 0x5cc

                    /* Increment the TCP connections count.  */
                    ip_ptr -> nx_ip_tcp_connections++;
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 80103f0:	1c5a      	adds	r2, r3, #1
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
#endif

                /* Okay, this port is in a listen mode.  We now need to see if
                   there is an available socket for the new connection request
                   present.  */
                if ((listen_ptr -> nx_tcp_listen_socket_ptr) &&
 80103f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80103fa:	689b      	ldr	r3, [r3, #8]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	f000 80c8 	beq.w	8010592 <_nx_tcp_packet_process+0x5f6>
                    ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT) == NX_NULL))
 8010402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010404:	68db      	ldr	r3, [r3, #12]
 8010406:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
                if ((listen_ptr -> nx_tcp_listen_socket_ptr) &&
 801040a:	2b00      	cmp	r3, #0
 801040c:	f040 80c1 	bne.w	8010592 <_nx_tcp_packet_process+0x5f6>
                    /* Yes there is indeed a socket present.  We now need to
                       fill in the appropriate info and call the server callback
                       routine.  */

                    /* Allocate the supplied server socket.  */
                    socket_ptr = listen_ptr -> nx_tcp_listen_socket_ptr;
 8010410:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010412:	689b      	ldr	r3, [r3, #8]
 8010414:	65fb      	str	r3, [r7, #92]	@ 0x5c

                    /* Clear the server socket pointer in the listen request.  If the
                       application wishes to honor more server connections on this port,
                       the application must call relisten with a new server socket
                       pointer.  */
                    listen_ptr -> nx_tcp_listen_socket_ptr =  NX_NULL;
 8010416:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010418:	2200      	movs	r2, #0
 801041a:	609a      	str	r2, [r3, #8]

                    /* Fill the socket in with the appropriate information.  */


#ifndef NX_DISABLE_IPV4
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 801041c:	683b      	ldr	r3, [r7, #0]
 801041e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010422:	2b04      	cmp	r3, #4
 8010424:	d116      	bne.n	8010454 <_nx_tcp_packet_process+0x4b8>
                    {

                        /* Assume the interface that receives the incoming packet is the best interface
                           for sending responses. */
                        socket_ptr -> nx_tcp_socket_connect_interface = interface_ptr;
 8010426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010428:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801042a:	635a      	str	r2, [r3, #52]	@ 0x34
                        socket_ptr -> nx_tcp_socket_next_hop_address = NX_NULL;
 801042c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801042e:	2200      	movs	r2, #0
 8010430:	639a      	str	r2, [r3, #56]	@ 0x38

                        /* Set the next hop address.  */
                        _nx_ip_route_find(ip_ptr, *source_ip, &socket_ptr -> nx_tcp_socket_connect_interface,
 8010432:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010434:	6819      	ldr	r1, [r3, #0]
 8010436:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010438:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801043c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801043e:	3338      	adds	r3, #56	@ 0x38
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f7fb ffeb 	bl	800c41c <_nx_ip_route_find>
                                          &socket_ptr -> nx_tcp_socket_next_hop_address);

                        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version =  NX_IP_VERSION_V4;
 8010446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010448:	2204      	movs	r2, #4
 801044a:	615a      	str	r2, [r3, #20]
                        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4 = *source_ip;
 801044c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801044e:	681a      	ldr	r2, [r3, #0]
 8010450:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010452:	619a      	str	r2, [r3, #24]
                    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8010454:	683b      	ldr	r3, [r7, #0]
 8010456:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801045a:	2b06      	cmp	r3, #6
 801045c:	d110      	bne.n	8010480 <_nx_tcp_packet_process+0x4e4>
                    {

                        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version = NX_IP_VERSION_V6;
 801045e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010460:	2206      	movs	r2, #6
 8010462:	615a      	str	r2, [r3, #20]
                        COPY_IPV6_ADDRESS(source_ip, socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 8010464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010466:	3318      	adds	r3, #24
 8010468:	4619      	mov	r1, r3
 801046a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 801046c:	f7fe f808 	bl	800e480 <COPY_IPV6_ADDRESS>

                        /* Also record the outgoing interface information. */
                        socket_ptr -> nx_tcp_socket_ipv6_addr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr;
 8010470:	683b      	ldr	r3, [r7, #0]
 8010472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010474:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010476:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
                        socket_ptr -> nx_tcp_socket_connect_interface = interface_ptr;
 801047a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801047c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801047e:	635a      	str	r2, [r3, #52]	@ 0x34
                    }
#endif /* FEATURE_NX_IPV6 */

                    socket_ptr -> nx_tcp_socket_connect_port = source_port;
 8010480:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010482:	69fa      	ldr	r2, [r7, #28]
 8010484:	629a      	str	r2, [r3, #40]	@ 0x28
                    socket_ptr -> nx_tcp_socket_rx_sequence =  tcp_header_ptr -> nx_tcp_sequence_number;
 8010486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010488:	685a      	ldr	r2, [r3, #4]
 801048a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801048c:	64da      	str	r2, [r3, #76]	@ 0x4c


                    /* Yes, MSS was found, so store it!  */
                    socket_ptr -> nx_tcp_socket_peer_mss = mss;
 801048e:	68ba      	ldr	r2, [r7, #8]
 8010490:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010492:	631a      	str	r2, [r3, #48]	@ 0x30
                     */
                    socket_ptr -> nx_tcp_snd_win_scale_value = rwin_scale;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */

                    /* Set the initial slow start threshold to be the advertised window size. */
                    socket_ptr -> nx_tcp_socket_tx_slow_start_threshold = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 8010494:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010496:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8010498:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801049a:	641a      	str	r2, [r3, #64]	@ 0x40

                    /* Slow start:  setup initial window (IW) to be MSS,  RFC 2581, 3.1 */
                    socket_ptr -> nx_tcp_socket_tx_window_congestion = mss;
 801049c:	68ba      	ldr	r2, [r7, #8]
 801049e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104a0:	665a      	str	r2, [r3, #100]	@ 0x64

                    /* Initialize the transmit outstanding byte count to zero. */
                    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 80104a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104a4:	2200      	movs	r2, #0
 80104a6:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Calculate the hash index in the TCP port array of the associated IP instance.  */
                    index = (UINT)((port + (port >> 8)) & NX_TCP_PORT_TABLE_MASK);
 80104a8:	6a3b      	ldr	r3, [r7, #32]
 80104aa:	0a1a      	lsrs	r2, r3, #8
 80104ac:	6a3b      	ldr	r3, [r7, #32]
 80104ae:	4413      	add	r3, r2
 80104b0:	f003 031f 	and.w	r3, r3, #31
 80104b4:	61bb      	str	r3, [r7, #24]

                    /* Determine if the list is NULL.  */
                    if (ip_ptr -> nx_ip_tcp_port_table[index])
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	69ba      	ldr	r2, [r7, #24]
 80104ba:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80104be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d028      	beq.n	8010518 <_nx_tcp_packet_process+0x57c>
                    {

                        /* There are already sockets on this list... just add this one
                           to the end.  */
                        socket_ptr -> nx_tcp_socket_bound_next =
                            ip_ptr -> nx_ip_tcp_port_table[index];
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	69ba      	ldr	r2, [r7, #24]
 80104ca:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80104ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                        socket_ptr -> nx_tcp_socket_bound_next =
 80104d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104d4:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                        socket_ptr -> nx_tcp_socket_bound_previous =
                            (ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	69ba      	ldr	r2, [r7, #24]
 80104dc:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80104e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104e4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
                        socket_ptr -> nx_tcp_socket_bound_previous =
 80104e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104ea:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
                        ((ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous) -> nx_tcp_socket_bound_next =
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	69ba      	ldr	r2, [r7, #24]
 80104f2:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80104f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80104fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010500:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                            socket_ptr;
                        (ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous = socket_ptr;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	69ba      	ldr	r2, [r7, #24]
 8010508:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801050c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010510:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010512:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8010516:	e00e      	b.n	8010536 <_nx_tcp_packet_process+0x59a>
                    else
                    {

                        /* Nothing is on the TCP port list.  Add this TCP socket to an
                           empty list.  */
                        socket_ptr -> nx_tcp_socket_bound_next =      socket_ptr;
 8010518:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801051a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801051c:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                        socket_ptr -> nx_tcp_socket_bound_previous =  socket_ptr;
 8010520:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010522:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010524:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
                        ip_ptr -> nx_ip_tcp_port_table[index] =       socket_ptr;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	69ba      	ldr	r2, [r7, #24]
 801052c:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8010530:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8010532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    }

                    /* Pickup the listen callback function.  */
                    listen_callback = listen_ptr -> nx_tcp_listen_callback;
 8010536:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010538:	685b      	ldr	r3, [r3, #4]
 801053a:	617b      	str	r3, [r7, #20]

                    /* Release the incoming packet.  */
                    _nx_packet_release(packet_ptr);
 801053c:	6838      	ldr	r0, [r7, #0]
 801053e:	f7fe fe37 	bl	800f1b0 <_nx_packet_release>

                    /* Determine if an accept call with suspension has already been made
                       for this socket.  If so, the SYN message needs to be sent from
                       here.  */
                    if (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED)
 8010542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010546:	2b04      	cmp	r3, #4
 8010548:	d11a      	bne.n	8010580 <_nx_tcp_packet_process+0x5e4>
                        /* The application is suspended on an accept call for this socket.
                           Simply send the SYN now and keep the thread suspended until the
                           other side completes the connection.  */

                        /* Send the SYN message, but increment the ACK first.  */
                        socket_ptr -> nx_tcp_socket_rx_sequence++;
 801054a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801054c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801054e:	1c5a      	adds	r2, r3, #1
 8010550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010552:	64da      	str	r2, [r3, #76]	@ 0x4c

                        /* Increment the sequence number for the SYN message.  */
                        socket_ptr -> nx_tcp_socket_tx_sequence++;
 8010554:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010558:	1c5a      	adds	r2, r3, #1
 801055a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801055c:	649a      	str	r2, [r3, #72]	@ 0x48

                        /* Setup a timeout so the connection attempt can be sent again.  */
                        socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 801055e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010560:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8010564:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010566:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                        socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 801056a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801056c:	2200      	movs	r2, #0
 801056e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

                        /* Send the SYN+ACK message.  */
                        _nx_tcp_packet_send_syn(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 8010572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010576:	3b01      	subs	r3, #1
 8010578:	4619      	mov	r1, r3
 801057a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801057c:	f000 fb52 	bl	8010c24 <_nx_tcp_packet_send_syn>
                    }

                    /* Determine if there is a listen callback function.  */
                    if (listen_callback)
 8010580:	697b      	ldr	r3, [r7, #20]
 8010582:	2b00      	cmp	r3, #0
 8010584:	f000 80ef 	beq.w	8010766 <_nx_tcp_packet_process+0x7ca>
                    {
                        /* Call the user's listen callback function.  */
                        (listen_callback)(socket_ptr, port);
 8010588:	697b      	ldr	r3, [r7, #20]
 801058a:	6a39      	ldr	r1, [r7, #32]
 801058c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801058e:	4798      	blx	r3
                    if (listen_callback)
 8010590:	e0e9      	b.n	8010766 <_nx_tcp_packet_process+0x7ca>
                        /* If trace is enabled, insert this event into the trace buffer.  */
                        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_SYN_RECEIVE, ip_ptr, NX_NULL, packet_ptr, tcp_header_ptr -> nx_tcp_sequence_number, NX_TRACE_INTERNAL_EVENTS, 0, 0);
                    }

                    /* Check for the same connection request already in the queue.  */
                    queued_count = listen_ptr -> nx_tcp_listen_queue_current;
 8010592:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010594:	691b      	ldr	r3, [r3, #16]
 8010596:	653b      	str	r3, [r7, #80]	@ 0x50
                    queued_ptr = listen_ptr -> nx_tcp_listen_queue_head;
 8010598:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801059a:	695b      	ldr	r3, [r3, #20]
 801059c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    queued_prev_ptr = queued_ptr;
 801059e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105a0:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Initialize the check for queued request to false.*/
                    is_a_RST_request = NX_FALSE;
 80105a2:	2300      	movs	r3, #0
 80105a4:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Loop through the queued list in order to search for duplicate request.  */
                    while (queued_count--)
 80105a6:	e084      	b.n	80106b2 <_nx_tcp_packet_process+0x716>
                    {

                        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                        queued_source_port = (UINT)(*((ULONG *)queued_ptr -> nx_packet_prepend_ptr) >> NX_SHIFT_BY_16);
 80105a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105aa:	689b      	ldr	r3, [r3, #8]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	0c1b      	lsrs	r3, r3, #16
 80105b0:	613b      	str	r3, [r7, #16]

#ifndef NX_DISABLE_IPV4
                        /* Pickup the queued source port and source IP address for comparison.  */
                        if (queued_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 80105b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80105b8:	2b04      	cmp	r3, #4
 80105ba:	d121      	bne.n	8010600 <_nx_tcp_packet_process+0x664>
                        {

                            /*lint -e{929} -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                            queued_source_ip = (ULONG *)(((ULONG *)queued_ptr -> nx_packet_prepend_ptr) - 2);
 80105bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105be:	689b      	ldr	r3, [r3, #8]
 80105c0:	3b08      	subs	r3, #8
 80105c2:	60fb      	str	r3, [r7, #12]

                            /* Determine if this matches the current connection request.  */
                            if ((*queued_source_ip == *source_ip) && (queued_source_port == source_port))
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	681a      	ldr	r2, [r3, #0]
 80105c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	429a      	cmp	r2, r3
 80105ce:	d117      	bne.n	8010600 <_nx_tcp_packet_process+0x664>
 80105d0:	693a      	ldr	r2, [r7, #16]
 80105d2:	69fb      	ldr	r3, [r7, #28]
 80105d4:	429a      	cmp	r2, r3
 80105d6:	d113      	bne.n	8010600 <_nx_tcp_packet_process+0x664>
                            {

                                /* Possible duplicate connection request to one that is already queued.  */

                                /* Check for a RST (reset) bit set.  */
                                if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT)
 80105d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105da:	68db      	ldr	r3, [r3, #12]
 80105dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d002      	beq.n	80105ea <_nx_tcp_packet_process+0x64e>
                                {

                                    /* RST packet matches a previously queued connection request. */
                                    is_a_RST_request = NX_TRUE;
 80105e4:	2301      	movs	r3, #1
 80105e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80105e8:	e00a      	b.n	8010600 <_nx_tcp_packet_process+0x664>
                                }
                                else
                                {
#ifndef NX_DISABLE_TCP_INFO
                                    /* This is a duplicate connection request. Increment the TCP dropped packet count.  */
                                    ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 80105f0:	1c5a      	adds	r2, r3, #1
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif
                                    /* Simply release the packet and return.  */
                                    _nx_packet_release(packet_ptr);
 80105f8:	6838      	ldr	r0, [r7, #0]
 80105fa:	f7fe fdd9 	bl	800f1b0 <_nx_packet_release>

                                    /* Return!  */
                                    return;
 80105fe:	e0e1      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                            }
                        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                        if (queued_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8010600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010602:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010606:	2b06      	cmp	r3, #6
 8010608:	d122      	bne.n	8010650 <_nx_tcp_packet_process+0x6b4>
                        {

                            /*lint -e{929} -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                            queued_source_ip = (ULONG *)(((ULONG *)queued_ptr -> nx_packet_prepend_ptr) - 8);
 801060a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801060c:	689b      	ldr	r3, [r3, #8]
 801060e:	3b20      	subs	r3, #32
 8010610:	60fb      	str	r3, [r7, #12]

                            /* Determine if this matches the current connection request.  */
                            if ((CHECK_IPV6_ADDRESSES_SAME(queued_source_ip, source_ip)) && (queued_source_port == source_port))
 8010612:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8010614:	68f8      	ldr	r0, [r7, #12]
 8010616:	f7fd fece 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 801061a:	4603      	mov	r3, r0
 801061c:	2b00      	cmp	r3, #0
 801061e:	d017      	beq.n	8010650 <_nx_tcp_packet_process+0x6b4>
 8010620:	693a      	ldr	r2, [r7, #16]
 8010622:	69fb      	ldr	r3, [r7, #28]
 8010624:	429a      	cmp	r2, r3
 8010626:	d113      	bne.n	8010650 <_nx_tcp_packet_process+0x6b4>
                            {

                                /* Possible duplicate connection request to one that is already queued.  */

                                /* Check for a RST (reset) bit set.  */
                                if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT)
 8010628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801062a:	68db      	ldr	r3, [r3, #12]
 801062c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010630:	2b00      	cmp	r3, #0
 8010632:	d002      	beq.n	801063a <_nx_tcp_packet_process+0x69e>
                                {

                                    /* RST packet matches a previously queued connection request. */
                                    is_a_RST_request = NX_TRUE;
 8010634:	2301      	movs	r3, #1
 8010636:	647b      	str	r3, [r7, #68]	@ 0x44
 8010638:	e00a      	b.n	8010650 <_nx_tcp_packet_process+0x6b4>
                                }
                                else
                                {
#ifndef NX_DISABLE_TCP_INFO
                                    /* This is a duplicate connection request. Increment the TCP dropped packet count.  */
                                    ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 8010640:	1c5a      	adds	r2, r3, #1
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif
                                    /* Simply release the packet and return.  */
                                    _nx_packet_release(packet_ptr);
 8010648:	6838      	ldr	r0, [r7, #0]
 801064a:	f7fe fdb1 	bl	800f1b0 <_nx_packet_release>

                                    /* Return!  */
                                    return;
 801064e:	e0b9      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                        }
#endif /* FEATURE_NX_IPV6  */

                        /* Handle the case of the RST packet which cancels a previously received
                           connection request. */
                        if (is_a_RST_request)
 8010650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010652:	2b00      	cmp	r3, #0
 8010654:	d028      	beq.n	80106a8 <_nx_tcp_packet_process+0x70c>
                        {

                            /* A previous connection request needs to be removed from the listen queue. */
                            if (queued_ptr == listen_ptr -> nx_tcp_listen_queue_head)
 8010656:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010658:	695b      	ldr	r3, [r3, #20]
 801065a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801065c:	429a      	cmp	r2, r3
 801065e:	d104      	bne.n	801066a <_nx_tcp_packet_process+0x6ce>
                            {

                                /* Reset the front (oldest) of the queue to the next request. */
                                listen_ptr -> nx_tcp_listen_queue_head = queued_ptr -> nx_packet_queue_next;
 8010660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010662:	69da      	ldr	r2, [r3, #28]
 8010664:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010666:	615a      	str	r2, [r3, #20]
 8010668:	e003      	b.n	8010672 <_nx_tcp_packet_process+0x6d6>
                            else
                            {

                                /* Link around the request we are removing. */
                                /*lint -e{613} suppress possible use of null pointer, since 'queued_prev_ptr' must not be NULL.  */
                                queued_prev_ptr -> nx_packet_queue_next = queued_ptr -> nx_packet_queue_next;
 801066a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801066c:	69da      	ldr	r2, [r3, #28]
 801066e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010670:	61da      	str	r2, [r3, #28]
                            }

                            /* Is the request being removed the tail (most recent connection?)   */
                            if (queued_ptr == listen_ptr -> nx_tcp_listen_queue_tail)
 8010672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010674:	699b      	ldr	r3, [r3, #24]
 8010676:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010678:	429a      	cmp	r2, r3
 801067a:	d102      	bne.n	8010682 <_nx_tcp_packet_process+0x6e6>
                            {

                                /* Yes, set the previous connection request as the tail. */
                                listen_ptr -> nx_tcp_listen_queue_tail = queued_prev_ptr;
 801067c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801067e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010680:	619a      	str	r2, [r3, #24]
                            }

                            /* Release the connection request packet.  */
                            _nx_packet_release(queued_ptr);
 8010682:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8010684:	f7fe fd94 	bl	800f1b0 <_nx_packet_release>

                            /* Update the listen queue. */
                            listen_ptr -> nx_tcp_listen_queue_current--;
 8010688:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801068a:	691b      	ldr	r3, [r3, #16]
 801068c:	1e5a      	subs	r2, r3, #1
 801068e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010690:	611a      	str	r2, [r3, #16]

#ifndef NX_DISABLE_TCP_INFO
                            /* Increment the TCP dropped packet count.  */
                            ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 8010698:	1c5a      	adds	r2, r3, #1
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif

                            /* Simply release the packet and return.  */
                            _nx_packet_release(packet_ptr);
 80106a0:	6838      	ldr	r0, [r7, #0]
 80106a2:	f7fe fd85 	bl	800f1b0 <_nx_packet_release>

                            /* Return!  */
                            return;
 80106a6:	e08d      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                        }

                        /* Move to next item in the queue.  */
                        queued_prev_ptr = queued_ptr;
 80106a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106aa:	64bb      	str	r3, [r7, #72]	@ 0x48
                        queued_ptr = queued_ptr -> nx_packet_queue_next;
 80106ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106ae:	69db      	ldr	r3, [r3, #28]
 80106b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    while (queued_count--)
 80106b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80106b4:	1e5a      	subs	r2, r3, #1
 80106b6:	653a      	str	r2, [r7, #80]	@ 0x50
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f47f af75 	bne.w	80105a8 <_nx_tcp_packet_process+0x60c>
                    }

                    /* Not a duplicate connection request, place this request on the listen queue.  */

                    /* Is this a RST packet? */
                    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT)
 80106be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106c0:	68db      	ldr	r3, [r3, #12]
 80106c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d00a      	beq.n	80106e0 <_nx_tcp_packet_process+0x744>
                    {

                        /* Yes, so not a connection request. Do not place on the listen queue. */
#ifndef NX_DISABLE_TCP_INFO
                        /* Increment the TCP dropped packet count.  */
                        ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 80106d0:	1c5a      	adds	r2, r3, #1
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif

                        /* Release the packet.  */
                        _nx_packet_release(packet_ptr);
 80106d8:	6838      	ldr	r0, [r7, #0]
 80106da:	f7fe fd69 	bl	800f1b0 <_nx_packet_release>

                        /* Return!  */
                        return;
 80106de:	e071      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                    }

                    /* Set the next pointer of the packet to NULL.  */
                    packet_ptr -> nx_packet_queue_next = NX_NULL;
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	2200      	movs	r2, #0
 80106e4:	61da      	str	r2, [r3, #28]

                    /* Queue the new connection request.  */
                    if (listen_ptr -> nx_tcp_listen_queue_head)
 80106e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106e8:	695b      	ldr	r3, [r3, #20]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d004      	beq.n	80106f8 <_nx_tcp_packet_process+0x75c>
                    {

                        /* There is a connection request already queued, just link packet to tail.  */
                        (listen_ptr -> nx_tcp_listen_queue_tail) -> nx_packet_queue_next = packet_ptr;
 80106ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106f0:	699b      	ldr	r3, [r3, #24]
 80106f2:	683a      	ldr	r2, [r7, #0]
 80106f4:	61da      	str	r2, [r3, #28]
 80106f6:	e002      	b.n	80106fe <_nx_tcp_packet_process+0x762>
                    }
                    else
                    {

                        /* The queue is empty.  Setup head pointer to the new packet.  */
                        listen_ptr -> nx_tcp_listen_queue_head = packet_ptr;
 80106f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80106fa:	683a      	ldr	r2, [r7, #0]
 80106fc:	615a      	str	r2, [r3, #20]
                    }

                    /* Setup the tail pointer to the new packet and increment the queue count.  */
                    listen_ptr -> nx_tcp_listen_queue_tail =  packet_ptr;
 80106fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010700:	683a      	ldr	r2, [r7, #0]
 8010702:	619a      	str	r2, [r3, #24]
                    listen_ptr -> nx_tcp_listen_queue_current++;
 8010704:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010706:	691b      	ldr	r3, [r3, #16]
 8010708:	1c5a      	adds	r2, r3, #1
 801070a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801070c:	611a      	str	r2, [r3, #16]

                    /* Add debug information. */
                    NX_PACKET_DEBUG(NX_PACKET_TCP_LISTEN_QUEUE, __LINE__, packet_ptr);

                    /* Determine if the queue depth has been exceeded.  */
                    if (listen_ptr -> nx_tcp_listen_queue_current > listen_ptr -> nx_tcp_listen_queue_maximum)
 801070e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010710:	691a      	ldr	r2, [r3, #16]
 8010712:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010714:	68db      	ldr	r3, [r3, #12]
 8010716:	429a      	cmp	r2, r3
 8010718:	d953      	bls.n	80107c2 <_nx_tcp_packet_process+0x826>
                    {

#ifndef NX_DISABLE_TCP_INFO

                        /* Increment the TCP connections dropped count.  */
                        ip_ptr -> nx_ip_tcp_connections_dropped++;
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f8d3 35d8 	ldr.w	r3, [r3, #1496]	@ 0x5d8
 8010720:	1c5a      	adds	r2, r3, #1
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f8c3 25d8 	str.w	r2, [r3, #1496]	@ 0x5d8
                        ip_ptr -> nx_ip_tcp_connections--;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 801072e:	1e5a      	subs	r2, r3, #1
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8

                        /* Increment the TCP dropped packet count.  */
                        ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 801073c:	1c5a      	adds	r2, r3, #1
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif

                        /* Save the head packet pointer, since this will be released below.  */
                        packet_ptr = listen_ptr -> nx_tcp_listen_queue_head;
 8010744:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010746:	695b      	ldr	r3, [r3, #20]
 8010748:	603b      	str	r3, [r7, #0]

                        /* Remove the oldest packet from the queue.  */
                        listen_ptr -> nx_tcp_listen_queue_head = (listen_ptr -> nx_tcp_listen_queue_head) -> nx_packet_queue_next;
 801074a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801074c:	695b      	ldr	r3, [r3, #20]
 801074e:	69da      	ldr	r2, [r3, #28]
 8010750:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010752:	615a      	str	r2, [r3, #20]

                        /* Decrement the number of packets in the queue.  */
                        listen_ptr -> nx_tcp_listen_queue_current--;
 8010754:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010756:	691b      	ldr	r3, [r3, #16]
 8010758:	1e5a      	subs	r2, r3, #1
 801075a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801075c:	611a      	str	r2, [r3, #16]

                        /* We have exceeded the number of connections that can be
                           queued for this port.  */

                        /* Release the packet.  */
                        _nx_packet_release(packet_ptr);
 801075e:	6838      	ldr	r0, [r7, #0]
 8010760:	f7fe fd26 	bl	800f1b0 <_nx_packet_release>
                    }
                }

                /* Finished processing, just return.  */
                return;
 8010764:	e02d      	b.n	80107c2 <_nx_tcp_packet_process+0x826>
 8010766:	e02c      	b.n	80107c2 <_nx_tcp_packet_process+0x826>
            }

            /* Move to the next listen request.  */
            listen_ptr = listen_ptr -> nx_tcp_listen_next;
 8010768:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801076a:	69db      	ldr	r3, [r3, #28]
 801076c:	65bb      	str	r3, [r7, #88]	@ 0x58
        } while (listen_ptr != ip_ptr -> nx_ip_tcp_active_listen_requests);
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 8010774:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010776:	429a      	cmp	r2, r3
 8010778:	f47f ae0d 	bne.w	8010396 <_nx_tcp_packet_process+0x3fa>
    }

#ifndef NX_DISABLE_TCP_INFO

    /* Determine if a connection request is present.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT)
 801077c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801077e:	68db      	ldr	r3, [r3, #12]
 8010780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010784:	2b00      	cmp	r3, #0
 8010786:	d006      	beq.n	8010796 <_nx_tcp_packet_process+0x7fa>
    {

        /* Yes, increment the TCP connections dropped count.  */
        ip_ptr -> nx_ip_tcp_connections_dropped++;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	f8d3 35d8 	ldr.w	r3, [r3, #1496]	@ 0x5d8
 801078e:	1c5a      	adds	r2, r3, #1
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	f8c3 25d8 	str.w	r2, [r3, #1496]	@ 0x5d8
    }

    /* Increment the TCP dropped packet count.  */
    ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	f8d3 35c0 	ldr.w	r3, [r3, #1472]	@ 0x5c0
 801079c:	1c5a      	adds	r2, r3, #1
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif /* NX_DISABLE_TCP_INFO  */

    /* Determine if a RST is present. If so, don't send a RST in response.  */
    if (!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT))
 80107a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107a6:	68db      	ldr	r3, [r3, #12]
 80107a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d104      	bne.n	80107ba <_nx_tcp_packet_process+0x81e>
    {

        /* Non RST is present, send reset when no connection is present.  */
        _nx_tcp_no_connection_reset(ip_ptr, packet_ptr, tcp_header_ptr);
 80107b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80107b2:	6839      	ldr	r1, [r7, #0]
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f7ff fade 	bl	800fd76 <_nx_tcp_no_connection_reset>
    }

    /* Not a connection request, just release the packet.  */
    _nx_packet_release(packet_ptr);
 80107ba:	6838      	ldr	r0, [r7, #0]
 80107bc:	f7fe fcf8 	bl	800f1b0 <_nx_packet_release>

    return;
 80107c0:	e000      	b.n	80107c4 <_nx_tcp_packet_process+0x828>
                return;
 80107c2:	bf00      	nop
}
 80107c4:	3768      	adds	r7, #104	@ 0x68
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}
	...

080107cc <_nx_tcp_packet_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b088      	sub	sp, #32
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
 80107d4:	6039      	str	r1, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#ifndef NX_DISABLE_RX_SIZE_CHECKING

    /* Check for valid packet length.  */
    if (packet_ptr -> nx_packet_length < sizeof(NX_TCP_HEADER))
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107da:	2b13      	cmp	r3, #19
 80107dc:	d80a      	bhi.n	80107f4 <_nx_tcp_packet_receive+0x28>
    {

#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP invalid packet error.  */
        ip_ptr -> nx_ip_tcp_invalid_packets++;
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	f8d3 35bc 	ldr.w	r3, [r3, #1468]	@ 0x5bc
 80107e4:	1c5a      	adds	r2, r3, #1
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 80107ec:	6838      	ldr	r0, [r7, #0]
 80107ee:	f7fe fcdf 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 80107f2:	e052      	b.n	801089a <_nx_tcp_packet_receive+0xce>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80107f4:	f3ef 8305 	mrs	r3, IPSR
 80107f8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80107fa:	69ba      	ldr	r2, [r7, #24]
    }
#endif

    /* Determine if this routine is being called from an ISR.  */
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (&(ip_ptr -> nx_ip_thread) != _tx_thread_current_ptr))
 80107fc:	4b28      	ldr	r3, [pc, #160]	@ (80108a0 <_nx_tcp_packet_receive+0xd4>)
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	4313      	orrs	r3, r2
 8010802:	2b00      	cmp	r3, #0
 8010804:	d106      	bne.n	8010814 <_nx_tcp_packet_receive+0x48>
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	f203 629c 	addw	r2, r3, #1692	@ 0x69c
 801080c:	4b25      	ldr	r3, [pc, #148]	@ (80108a4 <_nx_tcp_packet_receive+0xd8>)
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	429a      	cmp	r2, r3
 8010812:	d03e      	beq.n	8010892 <_nx_tcp_packet_receive+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010814:	f3ef 8310 	mrs	r3, PRIMASK
 8010818:	617b      	str	r3, [r7, #20]
    return(posture);
 801081a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 801081c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 801081e:	b672      	cpsid	i
    return(int_posture);
 8010820:	693b      	ldr	r3, [r7, #16]
        /* If system state is non-zero, we are in an ISR. If the current thread is not the IP thread,
           we need to prevent unnecessary recursion in loopback.  Just place the message at the
           end of the TCP message queue and wakeup the IP helper thread.  */

        /* Disable interrupts.  */
        TX_DISABLE
 8010822:	61fb      	str	r3, [r7, #28]

        /* Add the packet to the TCP message queue.  */
        if (ip_ptr -> nx_ip_tcp_queue_head)
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f8d3 39b8 	ldr.w	r3, [r3, #2488]	@ 0x9b8
 801082a:	2b00      	cmp	r3, #0
 801082c:	d013      	beq.n	8010856 <_nx_tcp_packet_receive+0x8a>
        {

            /* Link the current packet at the end of the queue.  */
            (ip_ptr -> nx_ip_tcp_queue_tail) -> nx_packet_queue_next =  packet_ptr;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	f8d3 39bc 	ldr.w	r3, [r3, #2492]	@ 0x9bc
 8010834:	683a      	ldr	r2, [r7, #0]
 8010836:	61da      	str	r2, [r3, #28]
            ip_ptr -> nx_ip_tcp_queue_tail =                            packet_ptr;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	683a      	ldr	r2, [r7, #0]
 801083c:	f8c3 29bc 	str.w	r2, [r3, #2492]	@ 0x9bc
            packet_ptr -> nx_packet_queue_next =                        NX_NULL;
 8010840:	683b      	ldr	r3, [r7, #0]
 8010842:	2200      	movs	r2, #0
 8010844:	61da      	str	r2, [r3, #28]

            /* Increment the count of incoming TCP packets queued.  */
            ip_ptr -> nx_ip_tcp_received_packet_count++;
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f8d3 39c0 	ldr.w	r3, [r3, #2496]	@ 0x9c0
 801084c:	1c5a      	adds	r2, r3, #1
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f8c3 29c0 	str.w	r2, [r3, #2496]	@ 0x9c0
 8010854:	e00e      	b.n	8010874 <_nx_tcp_packet_receive+0xa8>
        }
        else
        {

            /* Empty queue, add to the head of the TCP message queue.  */
            ip_ptr -> nx_ip_tcp_queue_head =        packet_ptr;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	683a      	ldr	r2, [r7, #0]
 801085a:	f8c3 29b8 	str.w	r2, [r3, #2488]	@ 0x9b8
            ip_ptr -> nx_ip_tcp_queue_tail =        packet_ptr;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	683a      	ldr	r2, [r7, #0]
 8010862:	f8c3 29bc 	str.w	r2, [r3, #2492]	@ 0x9bc
            packet_ptr -> nx_packet_queue_next =    NX_NULL;
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	2200      	movs	r2, #0
 801086a:	61da      	str	r2, [r3, #28]

            /* Set the initial count TCP packets queued.  */
            ip_ptr -> nx_ip_tcp_received_packet_count =  1;
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	2201      	movs	r2, #1
 8010870:	f8c3 29c0 	str.w	r2, [r3, #2496]	@ 0x9c0
 8010874:	69fb      	ldr	r3, [r7, #28]
 8010876:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	f383 8810 	msr	PRIMASK, r3
}
 801087e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Wakeup IP thread for processing one or more messages in the TCP queue.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_EVENT, TX_OR);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 8010886:	2200      	movs	r2, #0
 8010888:	2180      	movs	r1, #128	@ 0x80
 801088a:	4618      	mov	r0, r3
 801088c:	f005 faaa 	bl	8015de4 <_tx_event_flags_set>
 8010890:	e003      	b.n	801089a <_nx_tcp_packet_receive+0xce>
    else
    {

        /* The IP message was deferred, so this routine is called from the IP helper
           thread and thus may call the TCP processing directly.  */
        _nx_tcp_packet_process(ip_ptr, packet_ptr);
 8010892:	6839      	ldr	r1, [r7, #0]
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	f7ff fb81 	bl	800ff9c <_nx_tcp_packet_process>
    }
}
 801089a:	3720      	adds	r7, #32
 801089c:	46bd      	mov	sp, r7
 801089e:	bd80      	pop	{r7, pc}
 80108a0:	2400008c 	.word	0x2400008c
 80108a4:	240008a0 	.word	0x240008a0

080108a8 <_nx_tcp_packet_send_ack>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_ack(NX_TCP_SOCKET *socket_ptr, ULONG tx_sequence)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b086      	sub	sp, #24
 80108ac:	af04      	add	r7, sp, #16
 80108ae:	6078      	str	r0, [r7, #4]
 80108b0:	6039      	str	r1, [r7, #0]
    _nx_tcp_packet_send_control(socket_ptr, NX_TCP_ACK_BIT, tx_sequence,
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108b6:	2200      	movs	r2, #0
 80108b8:	9202      	str	r2, [sp, #8]
 80108ba:	2200      	movs	r2, #0
 80108bc:	9201      	str	r2, [sp, #4]
 80108be:	2200      	movs	r2, #0
 80108c0:	9200      	str	r2, [sp, #0]
 80108c2:	683a      	ldr	r2, [r7, #0]
 80108c4:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 80108c8:	6878      	ldr	r0, [r7, #4]
 80108ca:	f000 f80b 	bl	80108e4 <_nx_tcp_packet_send_control>
                                socket_ptr -> nx_tcp_socket_rx_sequence, 0, 0, NX_NULL);

    /* Setup a new delayed ACK timeout.  */
    socket_ptr -> nx_tcp_socket_delayed_ack_timeout =  _nx_tcp_ack_timer_rate;
 80108ce:	4b04      	ldr	r3, [pc, #16]	@ (80108e0 <_nx_tcp_packet_send_ack+0x38>)
 80108d0:	681a      	ldr	r2, [r3, #0]
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80108d6:	bf00      	nop
 80108d8:	3708      	adds	r7, #8
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}
 80108de:	bf00      	nop
 80108e0:	2400085c 	.word	0x2400085c

080108e4 <_nx_tcp_packet_send_control>:
/*                                            resulting in version 6.4.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_control(NX_TCP_SOCKET *socket_ptr, ULONG control_bits, ULONG tx_sequence,
                                  ULONG ack_number, ULONG option_word_1, ULONG option_word_2, UCHAR *data)
{
 80108e4:	b5b0      	push	{r4, r5, r7, lr}
 80108e6:	b092      	sub	sp, #72	@ 0x48
 80108e8:	af04      	add	r7, sp, #16
 80108ea:	60f8      	str	r0, [r7, #12]
 80108ec:	60b9      	str	r1, [r7, #8]
 80108ee:	607a      	str	r2, [r7, #4]
 80108f0:	603b      	str	r3, [r7, #0]

NX_IP         *ip_ptr;
NX_PACKET     *packet_ptr;
NX_TCP_HEADER *tcp_header_ptr;
ULONG          checksum;
ULONG          data_offset = 0;
 80108f2:	2300      	movs	r3, #0
 80108f4:	627b      	str	r3, [r7, #36]	@ 0x24
ULONG         *source_ip = NX_NULL, *dest_ip = NX_NULL;
 80108f6:	2300      	movs	r3, #0
 80108f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80108fa:	2300      	movs	r3, #0
 80108fc:	633b      	str	r3, [r7, #48]	@ 0x30
#ifdef NX_DISABLE_TCP_TX_CHECKSUM
    compute_checksum = 0;
#endif /* NX_DISABLE_TCP_TX_CHECKSUM */

    /* Setup the IP pointer.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010904:	623b      	str	r3, [r7, #32]

    if (control_bits & NX_TCP_SYN_BIT)
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801090c:	2b00      	cmp	r3, #0
 801090e:	d007      	beq.n	8010920 <_nx_tcp_packet_send_control+0x3c>
    {

        /* Set header size. */
        header_size = NX_TCP_SYN_HEADER;
 8010910:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8010914:	62fb      	str	r3, [r7, #44]	@ 0x2c
        window_size = socket_ptr -> nx_tcp_socket_rx_window_current;
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801091c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801091e:	e006      	b.n	801092e <_nx_tcp_packet_send_control+0x4a>
    }
    else
    {

        /* Set header size. */
        header_size = NX_TCP_HEADER_SIZE;
 8010920:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8010924:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set window size. */
#ifdef NX_ENABLE_TCP_WINDOW_SCALING
        window_size = socket_ptr -> nx_tcp_socket_rx_window_current >> socket_ptr -> nx_tcp_rcv_win_scale_value;
#else
        window_size = socket_ptr -> nx_tcp_socket_rx_window_current;
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801092c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (ip_ptr -> nx_ip_auxiliary_packet_pool != ip_ptr -> nx_ip_default_packet_pool)
#endif /* NX_ENABLE_DUAL_PACKET_POOL */
        {

            /*lint -e{835} -e{845} suppress operating on zero. */
            if (_nx_packet_allocate(ip_ptr -> nx_ip_default_packet_pool,
 801092e:	6a3b      	ldr	r3, [r7, #32]
 8010930:	f8d3 063c 	ldr.w	r0, [r3, #1596]	@ 0x63c
 8010934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010936:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 801093a:	f107 0114 	add.w	r1, r7, #20
 801093e:	2300      	movs	r3, #0
 8010940:	f7fe f896 	bl	800ea70 <_nx_packet_allocate>
 8010944:	4603      	mov	r3, r0
 8010946:	2b00      	cmp	r3, #0
 8010948:	f040 80fc 	bne.w	8010b44 <_nx_tcp_packet_send_control+0x260>
        packet_ptr -> nx_packet_vlan_priority = socket_ptr -> nx_tcp_socket_vlan_priority;
    }
#endif /* NX_ENABLE_VLAN */

    /* Check to see if the packet has enough room to fill with the max TCP header (SYN + probe data).  */
    if ((UINT)(packet_ptr -> nx_packet_data_end - packet_ptr -> nx_packet_prepend_ptr) < (NX_TCP_SYN_SIZE + 1))
 801094c:	697b      	ldr	r3, [r7, #20]
 801094e:	695a      	ldr	r2, [r3, #20]
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	689b      	ldr	r3, [r3, #8]
 8010954:	1ad3      	subs	r3, r2, r3
 8010956:	2b1c      	cmp	r3, #28
 8010958:	d804      	bhi.n	8010964 <_nx_tcp_packet_send_control+0x80>
    {

        /* Error getting packet, so just get out!  */
        _nx_packet_release(packet_ptr);
 801095a:	697b      	ldr	r3, [r7, #20]
 801095c:	4618      	mov	r0, r3
 801095e:	f7fe fc27 	bl	800f1b0 <_nx_packet_release>
        return;
 8010962:	e0f0      	b.n	8010b46 <_nx_tcp_packet_send_control+0x262>
    }

    /*lint -e{644} suppress variable might not be initialized, since "packet_ptr" was initialized in _nx_packet_allocate. */
    packet_ptr -> nx_packet_ip_version = (UCHAR)(socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version);
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	695a      	ldr	r2, [r3, #20]
 8010968:	697b      	ldr	r3, [r7, #20]
 801096a:	b2d2      	uxtb	r2, r2
 801096c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Allocate a packet for the control message.  */
#ifndef NX_DISABLE_IPV4
    if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	695b      	ldr	r3, [r3, #20]
 8010974:	2b04      	cmp	r3, #4
 8010976:	d103      	bne.n	8010980 <_nx_tcp_packet_send_control+0x9c>
    {

        /* The outgoing interface should have been stored in the socket structure. */
        packet_ptr -> nx_packet_address.nx_packet_interface_ptr = socket_ptr -> nx_tcp_socket_connect_interface;
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	68fa      	ldr	r2, [r7, #12]
 801097c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801097e:	635a      	str	r2, [r3, #52]	@ 0x34
#ifdef NX_IPSEC_ENABLE
    packet_ptr -> nx_packet_ipsec_sa_ptr = socket_ptr -> nx_tcp_socket_egress_sa;
#endif

    /* Setup the packet payload pointers and length for a basic TCP packet.  */
    packet_ptr -> nx_packet_append_ptr =  packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_TCP_HEADER);
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	689a      	ldr	r2, [r3, #8]
 8010984:	697b      	ldr	r3, [r7, #20]
 8010986:	3214      	adds	r2, #20
 8010988:	60da      	str	r2, [r3, #12]

    /* Setup the packet length.  */
    packet_ptr -> nx_packet_length =  sizeof(NX_TCP_HEADER);
 801098a:	697b      	ldr	r3, [r7, #20]
 801098c:	2214      	movs	r2, #20
 801098e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Pickup the pointer to the head of the TCP packet.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    tcp_header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 8010990:	697b      	ldr	r3, [r7, #20]
 8010992:	689b      	ldr	r3, [r3, #8]
 8010994:	61fb      	str	r3, [r7, #28]

    /* Build the control request in the TCP header.  */
    tcp_header_ptr -> nx_tcp_header_word_0 =        (((ULONG)(socket_ptr -> nx_tcp_socket_port)) << NX_SHIFT_BY_16) | (ULONG)socket_ptr -> nx_tcp_socket_connect_port;
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	68db      	ldr	r3, [r3, #12]
 801099a:	041a      	lsls	r2, r3, #16
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109a0:	431a      	orrs	r2, r3
 80109a2:	69fb      	ldr	r3, [r7, #28]
 80109a4:	601a      	str	r2, [r3, #0]
    tcp_header_ptr -> nx_tcp_sequence_number =      tx_sequence;
 80109a6:	69fb      	ldr	r3, [r7, #28]
 80109a8:	687a      	ldr	r2, [r7, #4]
 80109aa:	605a      	str	r2, [r3, #4]
    tcp_header_ptr -> nx_tcp_acknowledgment_number = ack_number;
 80109ac:	69fb      	ldr	r3, [r7, #28]
 80109ae:	683a      	ldr	r2, [r7, #0]
 80109b0:	609a      	str	r2, [r3, #8]
    tcp_header_ptr -> nx_tcp_header_word_3 =        header_size | control_bits | window_size;
 80109b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80109b4:	68bb      	ldr	r3, [r7, #8]
 80109b6:	431a      	orrs	r2, r3
 80109b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109ba:	431a      	orrs	r2, r3
 80109bc:	69fb      	ldr	r3, [r7, #28]
 80109be:	60da      	str	r2, [r3, #12]
    tcp_header_ptr -> nx_tcp_header_word_4 =        0;
 80109c0:	69fb      	ldr	r3, [r7, #28]
 80109c2:	2200      	movs	r2, #0
 80109c4:	611a      	str	r2, [r3, #16]

    /* Remember the last ACKed sequence and the last reported window size.  */
    socket_ptr -> nx_tcp_socket_rx_sequence_acked =    ack_number;
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	683a      	ldr	r2, [r7, #0]
 80109ca:	651a      	str	r2, [r3, #80]	@ 0x50
    socket_ptr -> nx_tcp_socket_rx_window_last_sent =  socket_ptr -> nx_tcp_socket_rx_window_current;
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the TCP header.  */
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_0);
 80109d8:	69fb      	ldr	r3, [r7, #28]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	ba1a      	rev	r2, r3
 80109de:	69fb      	ldr	r3, [r7, #28]
 80109e0:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_sequence_number);
 80109e2:	69fb      	ldr	r3, [r7, #28]
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	ba1a      	rev	r2, r3
 80109e8:	69fb      	ldr	r3, [r7, #28]
 80109ea:	605a      	str	r2, [r3, #4]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_acknowledgment_number);
 80109ec:	69fb      	ldr	r3, [r7, #28]
 80109ee:	689b      	ldr	r3, [r3, #8]
 80109f0:	ba1a      	rev	r2, r3
 80109f2:	69fb      	ldr	r3, [r7, #28]
 80109f4:	609a      	str	r2, [r3, #8]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_3);
 80109f6:	69fb      	ldr	r3, [r7, #28]
 80109f8:	68db      	ldr	r3, [r3, #12]
 80109fa:	ba1a      	rev	r2, r3
 80109fc:	69fb      	ldr	r3, [r7, #28]
 80109fe:	60da      	str	r2, [r3, #12]
    NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_4);
 8010a00:	69fb      	ldr	r3, [r7, #28]
 8010a02:	691b      	ldr	r3, [r3, #16]
 8010a04:	ba1a      	rev	r2, r3
 8010a06:	69fb      	ldr	r3, [r7, #28]
 8010a08:	611a      	str	r2, [r3, #16]

    /* Check whether or not data is set. */
    if (data)
 8010a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d00a      	beq.n	8010a26 <_nx_tcp_packet_send_control+0x142>
    {

        /* Zero window probe data exist. */
        *packet_ptr -> nx_packet_append_ptr++ = *data;
 8010a10:	697a      	ldr	r2, [r7, #20]
 8010a12:	68d3      	ldr	r3, [r2, #12]
 8010a14:	1c59      	adds	r1, r3, #1
 8010a16:	60d1      	str	r1, [r2, #12]
 8010a18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010a1a:	7812      	ldrb	r2, [r2, #0]
 8010a1c:	701a      	strb	r2, [r3, #0]
        packet_ptr -> nx_packet_length++;
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a22:	3201      	adds	r2, #1
 8010a24:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Whether it is a SYN packet. */
    if (control_bits & NX_TCP_SYN_BIT)
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d018      	beq.n	8010a62 <_nx_tcp_packet_send_control+0x17e>
    {

        /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
           swap the endian of the TCP header.  */
        NX_CHANGE_ULONG_ENDIAN(option_word_1);
 8010a30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a32:	ba1b      	rev	r3, r3
 8010a34:	64bb      	str	r3, [r7, #72]	@ 0x48
        NX_CHANGE_ULONG_ENDIAN(option_word_2);
 8010a36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a38:	ba1b      	rev	r3, r3
 8010a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Set options. */
        /*lint --e{927} --e{826} suppress cast of pointer to pointer, since it is necessary  */
        *((ULONG *)packet_ptr -> nx_packet_append_ptr) = option_word_1;
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	68db      	ldr	r3, [r3, #12]
 8010a40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a42:	601a      	str	r2, [r3, #0]
        *(((ULONG *)packet_ptr -> nx_packet_append_ptr) + 1) = option_word_2;
 8010a44:	697b      	ldr	r3, [r7, #20]
 8010a46:	68db      	ldr	r3, [r3, #12]
 8010a48:	3304      	adds	r3, #4
 8010a4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010a4c:	601a      	str	r2, [r3, #0]

        /* Adjust packet information. */
        packet_ptr -> nx_packet_append_ptr += (sizeof(ULONG) << 1);
 8010a4e:	697b      	ldr	r3, [r7, #20]
 8010a50:	68da      	ldr	r2, [r3, #12]
 8010a52:	697b      	ldr	r3, [r7, #20]
 8010a54:	3208      	adds	r2, #8
 8010a56:	60da      	str	r2, [r3, #12]
        packet_ptr -> nx_packet_length += (ULONG)(sizeof(ULONG) << 1);
 8010a58:	697b      	ldr	r3, [r7, #20]
 8010a5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	3208      	adds	r2, #8
 8010a60:	625a      	str	r2, [r3, #36]	@ 0x24
    {


        /* Set the packet source IP address. */
#ifndef NX_DISABLE_IPV4
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	695b      	ldr	r3, [r3, #20]
 8010a66:	2b04      	cmp	r3, #4
 8010a68:	d106      	bne.n	8010a78 <_nx_tcp_packet_send_control+0x194>
        {

            /* For IPv4 the IP instance has only one global address. */
            source_ip = &socket_ptr -> nx_tcp_socket_connect_interface -> nx_interface_ip_address;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a6e:	3314      	adds	r3, #20
 8010a70:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Set the destination address to the other side of the TCP connection. */
            dest_ip = &socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4;
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	3318      	adds	r3, #24
 8010a76:	633b      	str	r3, [r7, #48]	@ 0x30
        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V6)
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	695b      	ldr	r3, [r3, #20]
 8010a7c:	2b06      	cmp	r3, #6
 8010a7e:	d107      	bne.n	8010a90 <_nx_tcp_packet_send_control+0x1ac>
        {

            /* For IPv6, use the source address specified in the socket outgoing interface. */
            source_ip = socket_ptr -> nx_tcp_socket_ipv6_addr -> nxd_ipv6_address;
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8010a86:	3308      	adds	r3, #8
 8010a88:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Set the destination address to the other side of the TCP connection. */
            dest_ip = socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	3318      	adds	r3, #24
 8010a8e:	633b      	str	r3, [r7, #48]	@ 0x30
        }
#endif /* FEATURE_NX_IPV6 */

        /* Calculate the TCP checksum.  */
        checksum =  _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
 8010a90:	6978      	ldr	r0, [r7, #20]
                                            (UINT)packet_ptr -> nx_packet_length, source_ip, dest_ip);
 8010a92:	697b      	ldr	r3, [r7, #20]
 8010a94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        checksum =  _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
 8010a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a98:	9300      	str	r3, [sp, #0]
 8010a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a9c:	2106      	movs	r1, #6
 8010a9e:	f7fa fbae 	bl	800b1fe <_nx_ip_checksum_compute>
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	61bb      	str	r3, [r7, #24]

        checksum = ~checksum & NX_LOWER_16_MASK;
 8010aa6:	69bb      	ldr	r3, [r7, #24]
 8010aa8:	43db      	mvns	r3, r3
 8010aaa:	b29b      	uxth	r3, r3
 8010aac:	61bb      	str	r3, [r7, #24]

        /* Move the checksum into header.  */
        NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_4);
 8010aae:	69fb      	ldr	r3, [r7, #28]
 8010ab0:	691b      	ldr	r3, [r3, #16]
 8010ab2:	ba1a      	rev	r2, r3
 8010ab4:	69fb      	ldr	r3, [r7, #28]
 8010ab6:	611a      	str	r2, [r3, #16]
        tcp_header_ptr -> nx_tcp_header_word_4 =  (checksum << NX_SHIFT_BY_16);
 8010ab8:	69bb      	ldr	r3, [r7, #24]
 8010aba:	041a      	lsls	r2, r3, #16
 8010abc:	69fb      	ldr	r3, [r7, #28]
 8010abe:	611a      	str	r2, [r3, #16]
        NX_CHANGE_ULONG_ENDIAN(tcp_header_ptr -> nx_tcp_header_word_4);
 8010ac0:	69fb      	ldr	r3, [r7, #28]
 8010ac2:	691b      	ldr	r3, [r3, #16]
 8010ac4:	ba1a      	rev	r2, r3
 8010ac6:	69fb      	ldr	r3, [r7, #28]
 8010ac8:	611a      	str	r2, [r3, #16]
    }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY  */

#ifndef NX_DISABLE_IPV4
    /* Send the TCP packet to the IP component.  */
    if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	695b      	ldr	r3, [r3, #20]
 8010ace:	2b04      	cmp	r3, #4
 8010ad0:	d119      	bne.n	8010b06 <_nx_tcp_packet_send_control+0x222>
    {

        _nx_ip_packet_send(ip_ptr, packet_ptr, socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4,
 8010ad2:	6978      	ldr	r0, [r7, #20]
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	699c      	ldr	r4, [r3, #24]
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	f8d3 50b0 	ldr.w	r5, [r3, #176]	@ 0xb0
                           socket_ptr -> nx_tcp_socket_type_of_service, socket_ptr -> nx_tcp_socket_time_to_live, NX_IP_TCP,
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
        _nx_ip_packet_send(ip_ptr, packet_ptr, socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4,
 8010ae4:	68fa      	ldr	r2, [r7, #12]
 8010ae6:	f8d2 20b8 	ldr.w	r2, [r2, #184]	@ 0xb8
 8010aea:	68f9      	ldr	r1, [r7, #12]
 8010aec:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 8010aee:	9103      	str	r1, [sp, #12]
 8010af0:	9202      	str	r2, [sp, #8]
 8010af2:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8010af6:	9201      	str	r2, [sp, #4]
 8010af8:	9300      	str	r3, [sp, #0]
 8010afa:	462b      	mov	r3, r5
 8010afc:	4622      	mov	r2, r4
 8010afe:	4601      	mov	r1, r0
 8010b00:	6a38      	ldr	r0, [r7, #32]
 8010b02:	f7fb fc0e 	bl	800c322 <_nx_ip_packet_send>
                           socket_ptr -> nx_tcp_socket_next_hop_address);
    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
    if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V6)
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	695b      	ldr	r3, [r3, #20]
 8010b0a:	2b06      	cmp	r3, #6
 8010b0c:	d11b      	bne.n	8010b46 <_nx_tcp_packet_send_control+0x262>
    {

        /* The IPv6 packet interface must be set before sending. Set to the TCP socket outgoing interface. */
        packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr = socket_ptr -> nx_tcp_socket_ipv6_addr;
 8010b0e:	697b      	ldr	r3, [r7, #20]
 8010b10:	68fa      	ldr	r2, [r7, #12]
 8010b12:	f8d2 2138 	ldr.w	r2, [r2, #312]	@ 0x138
 8010b16:	635a      	str	r2, [r3, #52]	@ 0x34

        _nx_ipv6_packet_send(ip_ptr, packet_ptr, NX_PROTOCOL_TCP, packet_ptr -> nx_packet_length, ip_ptr -> nx_ipv6_hop_limit,
 8010b18:	6978      	ldr	r0, [r7, #20]
 8010b1a:	697b      	ldr	r3, [r7, #20]
 8010b1c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010b1e:	6a3b      	ldr	r3, [r7, #32]
 8010b20:	f8d3 3ecc 	ldr.w	r3, [r3, #3788]	@ 0xecc
                             socket_ptr -> nx_tcp_socket_ipv6_addr -> nxd_ipv6_address,
 8010b24:	68fa      	ldr	r2, [r7, #12]
 8010b26:	f8d2 2138 	ldr.w	r2, [r2, #312]	@ 0x138
 8010b2a:	3208      	adds	r2, #8
                             socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 8010b2c:	68f9      	ldr	r1, [r7, #12]
 8010b2e:	3118      	adds	r1, #24
        _nx_ipv6_packet_send(ip_ptr, packet_ptr, NX_PROTOCOL_TCP, packet_ptr -> nx_packet_length, ip_ptr -> nx_ipv6_hop_limit,
 8010b30:	9102      	str	r1, [sp, #8]
 8010b32:	9201      	str	r2, [sp, #4]
 8010b34:	9300      	str	r3, [sp, #0]
 8010b36:	4623      	mov	r3, r4
 8010b38:	2206      	movs	r2, #6
 8010b3a:	4601      	mov	r1, r0
 8010b3c:	6a38      	ldr	r0, [r7, #32]
 8010b3e:	f7fc ffe3 	bl	800db08 <_nx_ipv6_packet_send>
 8010b42:	e000      	b.n	8010b46 <_nx_tcp_packet_send_control+0x262>
                return;
 8010b44:	bf00      	nop
    }
#endif /* FEATURE_NX_IPV6 */
}
 8010b46:	3738      	adds	r7, #56	@ 0x38
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	bdb0      	pop	{r4, r5, r7, pc}

08010b4c <_nx_tcp_packet_send_fin>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_fin(NX_TCP_SOCKET *socket_ptr, ULONG tx_sequence)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b086      	sub	sp, #24
 8010b50:	af04      	add	r7, sp, #16
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
    _nx_tcp_packet_send_control(socket_ptr, (NX_TCP_FIN_BIT | NX_TCP_ACK_BIT), tx_sequence,
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	9202      	str	r2, [sp, #8]
 8010b5e:	2200      	movs	r2, #0
 8010b60:	9201      	str	r2, [sp, #4]
 8010b62:	2200      	movs	r2, #0
 8010b64:	9200      	str	r2, [sp, #0]
 8010b66:	683a      	ldr	r2, [r7, #0]
 8010b68:	f44f 1188 	mov.w	r1, #1114112	@ 0x110000
 8010b6c:	6878      	ldr	r0, [r7, #4]
 8010b6e:	f7ff feb9 	bl	80108e4 <_nx_tcp_packet_send_control>
                                socket_ptr -> nx_tcp_socket_rx_sequence, 0, 0, NX_NULL);
}
 8010b72:	bf00      	nop
 8010b74:	3708      	adds	r7, #8
 8010b76:	46bd      	mov	sp, r7
 8010b78:	bd80      	pop	{r7, pc}
	...

08010b7c <_nx_tcp_packet_send_probe>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_probe(NX_TCP_SOCKET *socket_ptr, ULONG tx_sequence, UCHAR data)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b088      	sub	sp, #32
 8010b80:	af04      	add	r7, sp, #16
 8010b82:	60f8      	str	r0, [r7, #12]
 8010b84:	60b9      	str	r1, [r7, #8]
 8010b86:	4613      	mov	r3, r2
 8010b88:	71fb      	strb	r3, [r7, #7]

    _nx_tcp_packet_send_control(socket_ptr, NX_TCP_ACK_BIT, tx_sequence,
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010b8e:	1dfb      	adds	r3, r7, #7
 8010b90:	9302      	str	r3, [sp, #8]
 8010b92:	2300      	movs	r3, #0
 8010b94:	9301      	str	r3, [sp, #4]
 8010b96:	2300      	movs	r3, #0
 8010b98:	9300      	str	r3, [sp, #0]
 8010b9a:	4613      	mov	r3, r2
 8010b9c:	68ba      	ldr	r2, [r7, #8]
 8010b9e:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8010ba2:	68f8      	ldr	r0, [r7, #12]
 8010ba4:	f7ff fe9e 	bl	80108e4 <_nx_tcp_packet_send_control>
                                socket_ptr -> nx_tcp_socket_rx_sequence, 0, 0, &data);

    /* Setup a new delayed ACK timeout.  */
    socket_ptr -> nx_tcp_socket_delayed_ack_timeout =  _nx_tcp_ack_timer_rate;
 8010ba8:	4b03      	ldr	r3, [pc, #12]	@ (8010bb8 <_nx_tcp_packet_send_probe+0x3c>)
 8010baa:	681a      	ldr	r2, [r3, #0]
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8010bb0:	bf00      	nop
 8010bb2:	3710      	adds	r7, #16
 8010bb4:	46bd      	mov	sp, r7
 8010bb6:	bd80      	pop	{r7, pc}
 8010bb8:	2400085c 	.word	0x2400085c

08010bbc <_nx_tcp_packet_send_rst>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_rst(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *header_ptr)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b086      	sub	sp, #24
 8010bc0:	af04      	add	r7, sp, #16
 8010bc2:	6078      	str	r0, [r7, #4]
 8010bc4:	6039      	str	r1, [r7, #0]
    /* Reset Generation, RFC793, Section3.4, Page37, the RST packet is set up based on if the incoming packet has the ACK bit set. */
    /* If the incoming segment has an ACK field, the reset takes its sequence number from the ACK field of the segment,
       otherwise the reset has sequence number zero and the ACK field is set to the sum of the sequence number and segment length of the incoming segment.  */

    /* Check for the ACK bit in the incoming TCP header.  */
    if (header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)
 8010bc6:	683b      	ldr	r3, [r7, #0]
 8010bc8:	68db      	ldr	r3, [r3, #12]
 8010bca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d00e      	beq.n	8010bf0 <_nx_tcp_packet_send_rst+0x34>
    {
        _nx_tcp_packet_send_control(socket_ptr, NX_TCP_RST_BIT, header_ptr -> nx_tcp_acknowledgment_number,
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	689a      	ldr	r2, [r3, #8]
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	9302      	str	r3, [sp, #8]
 8010bda:	2300      	movs	r3, #0
 8010bdc:	9301      	str	r3, [sp, #4]
 8010bde:	2300      	movs	r3, #0
 8010be0:	9300      	str	r3, [sp, #0]
 8010be2:	2300      	movs	r3, #0
 8010be4:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f7ff fe7b 	bl	80108e4 <_nx_tcp_packet_send_control>
 8010bee:	e00d      	b.n	8010c0c <_nx_tcp_packet_send_rst+0x50>
                                    0, 0, 0, NX_NULL);
    }
    else
    {
        _nx_tcp_packet_send_control(socket_ptr, (NX_TCP_RST_BIT | NX_TCP_ACK_BIT), 0,
 8010bf0:	683b      	ldr	r3, [r7, #0]
 8010bf2:	685b      	ldr	r3, [r3, #4]
 8010bf4:	2200      	movs	r2, #0
 8010bf6:	9202      	str	r2, [sp, #8]
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	9201      	str	r2, [sp, #4]
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	9200      	str	r2, [sp, #0]
 8010c00:	2200      	movs	r2, #0
 8010c02:	f44f 11a0 	mov.w	r1, #1310720	@ 0x140000
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f7ff fe6c 	bl	80108e4 <_nx_tcp_packet_send_control>
                                    header_ptr -> nx_tcp_sequence_number, 0, 0, NX_NULL);
    }

#ifndef NX_DISABLE_TCP_INFO
    /* Increment the resets sent count.  */
    socket_ptr -> nx_tcp_socket_ip_ptr -> nx_ip_tcp_resets_sent++;
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010c12:	f8d3 25e4 	ldr.w	r2, [r3, #1508]	@ 0x5e4
 8010c16:	3201      	adds	r2, #1
 8010c18:	f8c3 25e4 	str.w	r2, [r3, #1508]	@ 0x5e4
#endif /* NX_DISABLE_TCP_INFO */
}
 8010c1c:	bf00      	nop
 8010c1e:	3708      	adds	r7, #8
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <_nx_tcp_packet_send_syn>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_packet_send_syn(NX_TCP_SOCKET *socket_ptr, ULONG tx_sequence)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b08a      	sub	sp, #40	@ 0x28
 8010c28:	af04      	add	r7, sp, #16
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]
ULONG        option_word_2;
#ifdef NX_ENABLE_TCP_WINDOW_SCALING
UINT         include_window_scaling = NX_FALSE;
UINT         scale_factor;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */
ULONG        mss = 0;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	617b      	str	r3, [r7, #20]
    }
#endif /* NX_IPSEC_ENABLE */

#ifndef NX_DISABLE_IPV4
    /* Update the mss value based on IP version type. */
    if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	695b      	ldr	r3, [r3, #20]
 8010c36:	2b04      	cmp	r3, #4
 8010c38:	d104      	bne.n	8010c44 <_nx_tcp_packet_send_syn+0x20>
    {
        mss = (ULONG)((socket_ptr -> nx_tcp_socket_connect_interface -> nx_interface_ip_mtu_size - sizeof(NX_IPV4_HEADER)) - sizeof(NX_TCP_HEADER));
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c40:	3b28      	subs	r3, #40	@ 0x28
 8010c42:	617b      	str	r3, [r7, #20]

    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
    if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V6)
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	695b      	ldr	r3, [r3, #20]
 8010c48:	2b06      	cmp	r3, #6
 8010c4a:	d104      	bne.n	8010c56 <_nx_tcp_packet_send_syn+0x32>
    {
        mss = (ULONG)((socket_ptr -> nx_tcp_socket_connect_interface -> nx_interface_ip_mtu_size - sizeof(NX_IPV6_HEADER)) - sizeof(NX_TCP_HEADER));
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c52:	3b3c      	subs	r3, #60	@ 0x3c
 8010c54:	617b      	str	r3, [r7, #20]
        }
#endif /* NX_IPSEC_ENABLE */
    }
#endif /* FEATURE_NX_IPV6 */

    mss &= 0x0000FFFFUL;
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	b29b      	uxth	r3, r3
 8010c5a:	617b      	str	r3, [r7, #20]

    if ((socket_ptr -> nx_tcp_socket_mss < mss) && socket_ptr -> nx_tcp_socket_mss)
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	691b      	ldr	r3, [r3, #16]
 8010c60:	697a      	ldr	r2, [r7, #20]
 8010c62:	429a      	cmp	r2, r3
 8010c64:	d906      	bls.n	8010c74 <_nx_tcp_packet_send_syn+0x50>
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	691b      	ldr	r3, [r3, #16]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d002      	beq.n	8010c74 <_nx_tcp_packet_send_syn+0x50>
    {

        /* Use the custom MSS. */
        mss = socket_ptr -> nx_tcp_socket_mss;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	691b      	ldr	r3, [r3, #16]
 8010c72:	617b      	str	r3, [r7, #20]
    }

    if (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED)
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c78:	2b04      	cmp	r3, #4
 8010c7a:	d115      	bne.n	8010ca8 <_nx_tcp_packet_send_syn+0x84>
    {

        /* Update the connect MSS for TCP server socket. */
        if (mss < socket_ptr -> nx_tcp_socket_peer_mss)
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c80:	697a      	ldr	r2, [r7, #20]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d203      	bcs.n	8010c8e <_nx_tcp_packet_send_syn+0x6a>
        {
            socket_ptr -> nx_tcp_socket_connect_mss  = mss;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	697a      	ldr	r2, [r7, #20]
 8010c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8010c8c:	e003      	b.n	8010c96 <_nx_tcp_packet_send_syn+0x72>
        }
        else
        {
            socket_ptr -> nx_tcp_socket_connect_mss =  socket_ptr -> nx_tcp_socket_peer_mss;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Compute the SMSS * SMSS value, so later TCP module doesn't need to redo the multiplication. */
        socket_ptr -> nx_tcp_socket_connect_mss2 =
            socket_ptr -> nx_tcp_socket_connect_mss * socket_ptr -> nx_tcp_socket_connect_mss;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c9a:	687a      	ldr	r2, [r7, #4]
 8010c9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8010c9e:	fb03 f202 	mul.w	r2, r3, r2
        socket_ptr -> nx_tcp_socket_connect_mss2 =
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8010ca6:	e002      	b.n	8010cae <_nx_tcp_packet_send_syn+0x8a>
    }
    else
    {

        /* Set the MSS. */
        socket_ptr -> nx_tcp_socket_connect_mss = mss;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	697a      	ldr	r2, [r7, #20]
 8010cac:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Build the MSS option.  */
    option_word_1 = NX_TCP_MSS_OPTION | mss;
 8010cae:	697b      	ldr	r3, [r7, #20]
 8010cb0:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8010cb4:	613b      	str	r3, [r7, #16]

    /* Set default option word2. */
    option_word_2 = NX_TCP_OPTION_END;
 8010cb6:	4b16      	ldr	r3, [pc, #88]	@ (8010d10 <_nx_tcp_packet_send_syn+0xec>)
 8010cb8:	60fb      	str	r3, [r7, #12]
        socket_ptr -> nx_tcp_rcv_win_scale_value = scale_factor;
    }
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */

    /* Send SYN or SYN+ACK packet according to socket state. */
    if (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_SENT)
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010cbe:	2b03      	cmp	r3, #3
 8010cc0:	d10d      	bne.n	8010cde <_nx_tcp_packet_send_syn+0xba>
    {
        _nx_tcp_packet_send_control(socket_ptr, NX_TCP_SYN_BIT, tx_sequence,
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	9302      	str	r3, [sp, #8]
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	9301      	str	r3, [sp, #4]
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	9300      	str	r3, [sp, #0]
 8010cce:	2300      	movs	r3, #0
 8010cd0:	683a      	ldr	r2, [r7, #0]
 8010cd2:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	f7ff fe04 	bl	80108e4 <_nx_tcp_packet_send_control>
 8010cdc:	e00e      	b.n	8010cfc <_nx_tcp_packet_send_syn+0xd8>
                                    0, option_word_1, option_word_2, NX_NULL);
    }
    else
    {
        _nx_tcp_packet_send_control(socket_ptr, (NX_TCP_SYN_BIT | NX_TCP_ACK_BIT), tx_sequence,
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	9302      	str	r3, [sp, #8]
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	9301      	str	r3, [sp, #4]
 8010cea:	693b      	ldr	r3, [r7, #16]
 8010cec:	9300      	str	r3, [sp, #0]
 8010cee:	4613      	mov	r3, r2
 8010cf0:	683a      	ldr	r2, [r7, #0]
 8010cf2:	f44f 1190 	mov.w	r1, #1179648	@ 0x120000
 8010cf6:	6878      	ldr	r0, [r7, #4]
 8010cf8:	f7ff fdf4 	bl	80108e4 <_nx_tcp_packet_send_control>
                                    socket_ptr -> nx_tcp_socket_rx_sequence, option_word_1, option_word_2, NX_NULL);
    }

    /* Initialize recover sequence and previous cumulative acknowledgment. */
    socket_ptr -> nx_tcp_socket_tx_sequence_recover = tx_sequence;
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	683a      	ldr	r2, [r7, #0]
 8010d00:	66da      	str	r2, [r3, #108]	@ 0x6c
    socket_ptr -> nx_tcp_socket_previous_highest_ack = tx_sequence;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	683a      	ldr	r2, [r7, #0]
 8010d06:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8010d08:	bf00      	nop
 8010d0a:	3718      	adds	r7, #24
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	bd80      	pop	{r7, pc}
 8010d10:	01010100 	.word	0x01010100

08010d14 <_nx_tcp_periodic_processing>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_periodic_processing(NX_IP *ip_ptr)
{
 8010d14:	b480      	push	{r7}
 8010d16:	b083      	sub	sp, #12
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
        keepalive_enabled = socket_ptr -> nx_tcp_socket_keepalive_enabled;
    }
#else
    NX_PARAMETER_NOT_USED(ip_ptr);
#endif
}
 8010d1c:	bf00      	nop
 8010d1e:	370c      	adds	r7, #12
 8010d20:	46bd      	mov	sp, r7
 8010d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d26:	4770      	bx	lr

08010d28 <_nx_tcp_queue_process>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_queue_process(NX_IP *ip_ptr)
{
 8010d28:	b580      	push	{r7, lr}
 8010d2a:	b088      	sub	sp, #32
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010d30:	f3ef 8310 	mrs	r3, PRIMASK
 8010d34:	60fb      	str	r3, [r7, #12]
    return(posture);
 8010d36:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8010d38:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010d3a:	b672      	cpsid	i
    return(int_posture);
 8010d3c:	68bb      	ldr	r3, [r7, #8]
NX_PACKET *queue_head;
NX_PACKET *packet_ptr;


    /* Disable interrupts.  */
    TX_DISABLE
 8010d3e:	61bb      	str	r3, [r7, #24]

    /* Remove the TCP message queue from the IP structure.  */
    queue_head =  ip_ptr -> nx_ip_tcp_queue_head;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f8d3 39b8 	ldr.w	r3, [r3, #2488]	@ 0x9b8
 8010d46:	61fb      	str	r3, [r7, #28]
    ip_ptr -> nx_ip_tcp_queue_head =  NX_NULL;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	f8c3 29b8 	str.w	r2, [r3, #2488]	@ 0x9b8
    ip_ptr -> nx_ip_tcp_queue_tail =  NX_NULL;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	2200      	movs	r2, #0
 8010d54:	f8c3 29bc 	str.w	r2, [r3, #2492]	@ 0x9bc
    ip_ptr -> nx_ip_tcp_received_packet_count =  0;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	2200      	movs	r2, #0
 8010d5c:	f8c3 29c0 	str.w	r2, [r3, #2496]	@ 0x9c0
 8010d60:	69bb      	ldr	r3, [r7, #24]
 8010d62:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	f383 8810 	msr	PRIMASK, r3
}
 8010d6a:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the entire TCP message queue and process packets
       one by one.  */
    while (queue_head)
 8010d6c:	e00b      	b.n	8010d86 <_nx_tcp_queue_process+0x5e>
    {

        /* Pickup the first queue TCP message and remove it from the
           TCP queue.  */
        packet_ptr =  queue_head;
 8010d6e:	69fb      	ldr	r3, [r7, #28]
 8010d70:	617b      	str	r3, [r7, #20]
        queue_head =  queue_head -> nx_packet_queue_next;
 8010d72:	69fb      	ldr	r3, [r7, #28]
 8010d74:	69db      	ldr	r3, [r3, #28]
 8010d76:	61fb      	str	r3, [r7, #28]
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	61da      	str	r2, [r3, #28]

        /* Add debug information. */
        NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

        /* Process the packet.  */
        _nx_tcp_packet_process(ip_ptr, packet_ptr);
 8010d7e:	6979      	ldr	r1, [r7, #20]
 8010d80:	6878      	ldr	r0, [r7, #4]
 8010d82:	f7ff f90b 	bl	800ff9c <_nx_tcp_packet_process>
    while (queue_head)
 8010d86:	69fb      	ldr	r3, [r7, #28]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d1f0      	bne.n	8010d6e <_nx_tcp_queue_process+0x46>
    }
}
 8010d8c:	bf00      	nop
 8010d8e:	bf00      	nop
 8010d90:	3720      	adds	r7, #32
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd80      	pop	{r7, pc}
	...

08010d98 <_nx_tcp_receive_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_receive_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b08e      	sub	sp, #56	@ 0x38
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
 8010da0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010da2:	f3ef 8310 	mrs	r3, PRIMASK
 8010da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8010da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8010daa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8010dac:	b672      	cpsid	i
    return(int_posture);
 8010dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
NX_TCP_SOCKET *socket_ptr;  /* Working socket pointer  */

    NX_CLEANUP_EXTENSION

    /* Disable interrupts.  */
    TX_DISABLE
 8010db0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Setup pointer to TCP socket control block.  */
    socket_ptr =  (NX_TCP_SOCKET *)thread_ptr -> tx_thread_suspend_control_block;
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010db6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Determine if the socket pointer is valid.  */
    if ((!socket_ptr) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 8010db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d004      	beq.n	8010dc8 <_nx_tcp_receive_cleanup+0x30>
 8010dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	4a43      	ldr	r2, [pc, #268]	@ (8010ed0 <_nx_tcp_receive_cleanup+0x138>)
 8010dc4:	4293      	cmp	r3, r2
 8010dc6:	d006      	beq.n	8010dd6 <_nx_tcp_receive_cleanup+0x3e>
 8010dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dca:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010dcc:	6a3b      	ldr	r3, [r7, #32]
 8010dce:	f383 8810 	msr	PRIMASK, r3
}
 8010dd2:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 8010dd4:	e078      	b.n	8010ec8 <_nx_tcp_receive_cleanup+0x130>
    }

    /* Determine if the cleanup is still required.  */
    if (!(thread_ptr -> tx_thread_suspend_cleanup))
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d106      	bne.n	8010dec <_nx_tcp_receive_cleanup+0x54>
 8010dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010de0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010de2:	69fb      	ldr	r3, [r7, #28]
 8010de4:	f383 8810 	msr	PRIMASK, r3
}
 8010de8:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 8010dea:	e06d      	b.n	8010ec8 <_nx_tcp_receive_cleanup+0x130>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8010dec:	f3ef 8305 	mrs	r3, IPSR
 8010df0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8010df2:	69ba      	ldr	r2, [r7, #24]
    }

    /* Determine if the caller is an ISR or the system timer thread.  */
#ifndef TX_TIMER_PROCESS_IN_ISR
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (_tx_thread_current_ptr == &_tx_timer_thread))
 8010df4:	4b37      	ldr	r3, [pc, #220]	@ (8010ed4 <_nx_tcp_receive_cleanup+0x13c>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	4313      	orrs	r3, r2
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d104      	bne.n	8010e08 <_nx_tcp_receive_cleanup+0x70>
 8010dfe:	4b36      	ldr	r3, [pc, #216]	@ (8010ed8 <_nx_tcp_receive_cleanup+0x140>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	4a36      	ldr	r2, [pc, #216]	@ (8010edc <_nx_tcp_receive_cleanup+0x144>)
 8010e04:	4293      	cmp	r3, r2
 8010e06:	d116      	bne.n	8010e36 <_nx_tcp_receive_cleanup+0x9e>
    {

        /* Yes, defer the processing to the NetX IP thread.  */

        /* Yes, change the suspend cleanup routine to indicate the cleanup is deferred.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_tcp_cleanup_deferred;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	4a35      	ldr	r2, [pc, #212]	@ (8010ee0 <_nx_tcp_receive_cleanup+0x148>)
 8010e0c:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Pickup the IP pointer.  */
        ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8010e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e18:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010e1a:	697b      	ldr	r3, [r7, #20]
 8010e1c:	f383 8810 	msr	PRIMASK, r3
}
 8010e20:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the deferred cleanup flag for the IP thread.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_CLEANUP_DEFERRED, TX_OR);
 8010e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e24:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 8010e28:	2200      	movs	r2, #0
 8010e2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8010e2e:	4618      	mov	r0, r3
 8010e30:	f004 ffd8 	bl	8015de4 <_tx_event_flags_set>

        /* Return to caller.  */
        return;
 8010e34:	e048      	b.n	8010ec8 <_nx_tcp_receive_cleanup+0x130>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2200      	movs	r2, #0
 8010e3a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e40:	687a      	ldr	r2, [r7, #4]
 8010e42:	429a      	cmp	r2, r3
 8010e44:	d104      	bne.n	8010e50 <_nx_tcp_receive_cleanup+0xb8>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            socket_ptr -> nx_tcp_socket_receive_suspension_list =  NX_NULL;
 8010e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e48:	2200      	movs	r2, #0
 8010e4a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8010e4e:	e00e      	b.n	8010e6e <_nx_tcp_receive_cleanup+0xd6>
        {

            /* At least one more thread is on the same suspension list.  */

            /* Update the list head pointer.  */
            socket_ptr -> nx_tcp_socket_receive_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8010e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e56:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 8010e5e:	687a      	ldr	r2, [r7, #4]
 8010e60:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8010e62:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 8010e68:	687a      	ldr	r2, [r7, #4]
 8010e6a:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8010e6c:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        socket_ptr -> nx_tcp_socket_receive_suspended_count--;
 8010e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e70:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8010e74:	1e5a      	subs	r2, r3, #1
 8010e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e78:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e80:	2b0c      	cmp	r3, #12
 8010e82:	d11b      	bne.n	8010ebc <_nx_tcp_receive_cleanup+0x124>

            /* Thread still suspended on the TCP socket.  Setup return error status and
               resume the thread.  */

            /* Determine which receive error is present.  */
            if (socket_ptr -> nx_tcp_socket_state != NX_TCP_ESTABLISHED)
 8010e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010e88:	2b05      	cmp	r3, #5
 8010e8a:	d004      	beq.n	8010e96 <_nx_tcp_receive_cleanup+0xfe>
            {

                /* This socket is no longer connected.  */
                thread_ptr -> tx_thread_suspend_status =  NX_NOT_CONNECTED;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2238      	movs	r2, #56	@ 0x38
 8010e90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8010e94:	e003      	b.n	8010e9e <_nx_tcp_receive_cleanup+0x106>
            }
            else
            {

                /* Setup return status.  */
                thread_ptr -> tx_thread_suspend_status =  NX_NO_PACKET;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	2201      	movs	r2, #1
 8010e9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            }

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8010e9e:	4b11      	ldr	r3, [pc, #68]	@ (8010ee4 <_nx_tcp_receive_cleanup+0x14c>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	4a0f      	ldr	r2, [pc, #60]	@ (8010ee4 <_nx_tcp_receive_cleanup+0x14c>)
 8010ea6:	6013      	str	r3, [r2, #0]
 8010ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010eaa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010eac:	693b      	ldr	r3, [r7, #16]
 8010eae:	f383 8810 	msr	PRIMASK, r3
}
 8010eb2:	bf00      	nop
            TX_RESTORE

            /* Resume the thread!  Check for preemption even though we are executing
               from the system timer thread right now which normally executes at the
               highest priority.  */
            _tx_thread_system_resume(thread_ptr);
 8010eb4:	6878      	ldr	r0, [r7, #4]
 8010eb6:	f006 fa95 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 8010eba:	e005      	b.n	8010ec8 <_nx_tcp_receive_cleanup+0x130>
 8010ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ebe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	f383 8810 	msr	PRIMASK, r3
}
 8010ec6:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8010ec8:	3738      	adds	r7, #56	@ 0x38
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	54435020 	.word	0x54435020
 8010ed4:	2400008c 	.word	0x2400008c
 8010ed8:	240008a0 	.word	0x240008a0
 8010edc:	240009e8 	.word	0x240009e8
 8010ee0:	0800f559 	.word	0x0800f559
 8010ee4:	24000938 	.word	0x24000938

08010ee8 <_nx_tcp_server_socket_accept>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_server_socket_accept(NX_TCP_SOCKET *socket_ptr, ULONG wait_option)
{
 8010ee8:	b590      	push	{r4, r7, lr}
 8010eea:	b087      	sub	sp, #28
 8010eec:	af02      	add	r7, sp, #8
 8010eee:	6078      	str	r0, [r7, #4]
 8010ef0:	6039      	str	r1, [r7, #0]

NX_IP *ip_ptr;


    /* Pickup the associated IP structure.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010ef8:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SERVER_SOCKET_ACCEPT, ip_ptr, socket_ptr, wait_option, socket_ptr -> nx_tcp_socket_state, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Check if the socket has already made a connection, return successful outcome to accept(). */
    if (socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED)
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010efe:	2b05      	cmp	r3, #5
 8010f00:	d101      	bne.n	8010f06 <_nx_tcp_server_socket_accept+0x1e>
    {
        return(NX_SUCCESS);
 8010f02:	2300      	movs	r3, #0
 8010f04:	e0d4      	b.n	80110b0 <_nx_tcp_server_socket_accept+0x1c8>
    }

    /* Determine if the socket is still in the listen state or has sent a SYN packet out already
       from a previous accept() call on this socket.  */
    if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_LISTEN_STATE) && (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_RECEIVED))
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f0a:	2b02      	cmp	r3, #2
 8010f0c:	d005      	beq.n	8010f1a <_nx_tcp_server_socket_accept+0x32>
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f12:	2b04      	cmp	r3, #4
 8010f14:	d001      	beq.n	8010f1a <_nx_tcp_server_socket_accept+0x32>
    {

        /* Socket has either been closed or in the process of closing*/
        return(NX_NOT_LISTEN_STATE);
 8010f16:	2336      	movs	r3, #54	@ 0x36
 8010f18:	e0ca      	b.n	80110b0 <_nx_tcp_server_socket_accept+0x1c8>
    }


    /* Obtain the IP mutex so we can initiate accept processing for this socket.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8010f20:	f04f 31ff 	mov.w	r1, #4294967295
 8010f24:	4618      	mov	r0, r3
 8010f26:	f005 faf5 	bl	8016514 <_tx_mutex_get>

    if (socket_ptr -> nx_tcp_socket_state == NX_TCP_LISTEN_STATE)
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f2e:	2b02      	cmp	r3, #2
 8010f30:	f040 808e 	bne.w	8011050 <_nx_tcp_server_socket_accept+0x168>
    {

        /* Setup the initial sequence number.  */
        if (socket_ptr -> nx_tcp_socket_tx_sequence == 0)
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d10f      	bne.n	8010f5c <_nx_tcp_server_socket_accept+0x74>
        {
            socket_ptr -> nx_tcp_socket_tx_sequence =  (((ULONG)NX_RAND()) << NX_SHIFT_BY_16) & 0xFFFFFFFF;
 8010f3c:	f007 fbe6 	bl	801870c <rand>
 8010f40:	4603      	mov	r3, r0
 8010f42:	041a      	lsls	r2, r3, #16
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	649a      	str	r2, [r3, #72]	@ 0x48
            socket_ptr -> nx_tcp_socket_tx_sequence |= (ULONG)NX_RAND();
 8010f48:	f007 fbe0 	bl	801870c <rand>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	461a      	mov	r2, r3
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f54:	431a      	orrs	r2, r3
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	649a      	str	r2, [r3, #72]	@ 0x48
 8010f5a:	e009      	b.n	8010f70 <_nx_tcp_server_socket_accept+0x88>
        }
        else
        {
            socket_ptr -> nx_tcp_socket_tx_sequence =  socket_ptr -> nx_tcp_socket_tx_sequence + ((ULONG)(((ULONG)0x10000))) + ((ULONG)NX_RAND());
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8010f60:	f007 fbd4 	bl	801870c <rand>
 8010f64:	4603      	mov	r3, r0
 8010f66:	4423      	add	r3, r4
 8010f68:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Ensure the rx window size logic is reset.  */
        socket_ptr -> nx_tcp_socket_rx_window_current =    socket_ptr -> nx_tcp_socket_rx_window_default;
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        socket_ptr -> nx_tcp_socket_rx_window_last_sent =  socket_ptr -> nx_tcp_socket_rx_window_default;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_SYN_RECEIVED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move the TCP state to Sequence Received, the next state of a passive open.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_SYN_RECEIVED;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	2204      	movs	r2, #4
 8010f88:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear the FIN received flag.  */
        socket_ptr -> nx_tcp_socket_fin_received =  NX_FALSE;
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
        socket_ptr -> nx_tcp_socket_fin_acked =  NX_FALSE;
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	2200      	movs	r2, #0
 8010f96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* Determine if the listen command has completed.  This can be detected by checking
           to see if the socket is bound.  If it is bound and still in the listen state, then
           we know that this service is being called after a client connection request was
           received.  */
        if (socket_ptr -> nx_tcp_socket_bound_next)
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d051      	beq.n	8011048 <_nx_tcp_server_socket_accept+0x160>
        {

            /* Send a SYN message back to establish the connection, but increment the ACK first.  */
            socket_ptr -> nx_tcp_socket_rx_sequence++;
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010fa8:	1c5a      	adds	r2, r3, #1
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Increment the sequence number.  */
            socket_ptr -> nx_tcp_socket_tx_sequence++;
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010fb2:	1c5a      	adds	r2, r3, #1
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Setup a timeout so the connection attempt can be sent again.  */

            socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

            /* CLEANUP: Clean up any existing socket data before making a new connection. */
            socket_ptr -> nx_tcp_socket_tx_window_congestion = 0;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	665a      	str	r2, [r3, #100]	@ 0x64
            socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	2200      	movs	r2, #0
 8010fd6:	669a      	str	r2, [r3, #104]	@ 0x68
            socket_ptr -> nx_tcp_socket_packets_sent = 0;
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	2200      	movs	r2, #0
 8010fdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            socket_ptr -> nx_tcp_socket_bytes_sent = 0;
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            socket_ptr -> nx_tcp_socket_packets_received = 0;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2200      	movs	r2, #0
 8010fec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            socket_ptr -> nx_tcp_socket_bytes_received = 0;
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            socket_ptr -> nx_tcp_socket_retransmit_packets = 0;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            socket_ptr -> nx_tcp_socket_checksum_errors = 0;
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2200      	movs	r2, #0
 8011004:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            socket_ptr -> nx_tcp_socket_transmit_sent_head  =  NX_NULL;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2200      	movs	r2, #0
 801100c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            socket_ptr -> nx_tcp_socket_transmit_sent_tail  =  NX_NULL;
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	2200      	movs	r2, #0
 8011014:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            socket_ptr -> nx_tcp_socket_transmit_sent_count =  0;
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2200      	movs	r2, #0
 801101c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
            socket_ptr -> nx_tcp_socket_receive_queue_count =  0;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2200      	movs	r2, #0
 8011024:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
            socket_ptr -> nx_tcp_socket_receive_queue_head  =  NX_NULL;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2200      	movs	r2, #0
 801102c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            socket_ptr -> nx_tcp_socket_receive_queue_tail  =  NX_NULL;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2200      	movs	r2, #0
 8011034:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

            /* Send the SYN+ACK message.  */
            _nx_tcp_packet_send_syn(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801103c:	3b01      	subs	r3, #1
 801103e:	4619      	mov	r1, r3
 8011040:	6878      	ldr	r0, [r7, #4]
 8011042:	f7ff fdef 	bl	8010c24 <_nx_tcp_packet_send_syn>
 8011046:	e003      	b.n	8011050 <_nx_tcp_server_socket_accept+0x168>
        }
        else
        {
            socket_ptr -> nx_tcp_socket_timeout = 0;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2200      	movs	r2, #0
 801104c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        }
    }

    /* Determine if the wait option is specified.  If so, suspend the calling thread.
       Otherwise, return an in progress status.  */
    if ((wait_option) && (_tx_thread_current_ptr != &(ip_ptr -> nx_ip_thread)))
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d025      	beq.n	80110a2 <_nx_tcp_server_socket_accept+0x1ba>
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	f203 629c 	addw	r2, r3, #1692	@ 0x69c
 801105c:	4b16      	ldr	r3, [pc, #88]	@ (80110b8 <_nx_tcp_server_socket_accept+0x1d0>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	429a      	cmp	r2, r3
 8011062:	d01e      	beq.n	80110a2 <_nx_tcp_server_socket_accept+0x1ba>
    {

        /* Suspend the thread on this socket's receive queue.  */
        _nx_tcp_socket_thread_suspend(&(socket_ptr -> nx_tcp_socket_connect_suspended_thread), _nx_tcp_connect_cleanup,
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	f503 62c8 	add.w	r2, r3, #1600	@ 0x640
 8011070:	683b      	ldr	r3, [r7, #0]
 8011072:	9300      	str	r3, [sp, #0]
 8011074:	4613      	mov	r3, r2
 8011076:	687a      	ldr	r2, [r7, #4]
 8011078:	4910      	ldr	r1, [pc, #64]	@ (80110bc <_nx_tcp_server_socket_accept+0x1d4>)
 801107a:	f002 fc79 	bl	8013970 <_nx_tcp_socket_thread_suspend>
                                      socket_ptr, &(ip_ptr -> nx_ip_protection), wait_option);

        /* Check if the socket connection has failed.  */
        if (_tx_thread_current_ptr -> tx_thread_suspend_status)
 801107e:	4b0e      	ldr	r3, [pc, #56]	@ (80110b8 <_nx_tcp_server_socket_accept+0x1d0>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011086:	2b00      	cmp	r3, #0
 8011088:	d006      	beq.n	8011098 <_nx_tcp_server_socket_accept+0x1b0>
            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Yes, socket connection has failed.  Return to the
               listen state so it can be tried again.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	2202      	movs	r2, #2
 801108e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Socket is not active. Clear the timeout. */
            socket_ptr -> nx_tcp_socket_timeout =  0;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	2200      	movs	r2, #0
 8011094:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        }

        /* If not, just return the status.  */
        return(_tx_thread_current_ptr -> tx_thread_suspend_status);
 8011098:	4b07      	ldr	r3, [pc, #28]	@ (80110b8 <_nx_tcp_server_socket_accept+0x1d0>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80110a0:	e006      	b.n	80110b0 <_nx_tcp_server_socket_accept+0x1c8>
    {

        /* No suspension is request, just release protection and return to the caller.  */

        /* Release the IP protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80110a8:	4618      	mov	r0, r3
 80110aa:	f005 fcab 	bl	8016a04 <_tx_mutex_put>

        /* Return in-progress completion status.  */
        return(NX_IN_PROGRESS);
 80110ae:	2337      	movs	r3, #55	@ 0x37
    }
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	3714      	adds	r7, #20
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd90      	pop	{r4, r7, pc}
 80110b8:	240008a0 	.word	0x240008a0
 80110bc:	0800f6bd 	.word	0x0800f6bd

080110c0 <_nx_tcp_server_socket_listen>:
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_server_socket_listen(NX_IP *ip_ptr, UINT port, NX_TCP_SOCKET *socket_ptr, UINT listen_queue_size,
                                   VOID (*tcp_listen_callback)(NX_TCP_SOCKET *socket_ptr, UINT port))
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b086      	sub	sp, #24
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	60f8      	str	r0, [r7, #12]
 80110c8:	60b9      	str	r1, [r7, #8]
 80110ca:	607a      	str	r2, [r7, #4]
 80110cc:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SERVER_SOCKET_LISTEN, ip_ptr, port, socket_ptr, listen_queue_size, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Obtain the IP protection.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80110d4:	f04f 31ff 	mov.w	r1, #4294967295
 80110d8:	4618      	mov	r0, r3
 80110da:	f005 fa1b 	bl	8016514 <_tx_mutex_get>

    /* Determine if the server socket is in a proper state.  */
    if (socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSED)
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80110e2:	2b01      	cmp	r3, #1
 80110e4:	d007      	beq.n	80110f6 <_nx_tcp_server_socket_listen+0x36>
    {

        /* Release the protection mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80110ec:	4618      	mov	r0, r3
 80110ee:	f005 fc89 	bl	8016a04 <_tx_mutex_put>

        /* Return the not closed error code.  */
        return(NX_NOT_CLOSED);
 80110f2:	2335      	movs	r3, #53	@ 0x35
 80110f4:	e095      	b.n	8011222 <_nx_tcp_server_socket_listen+0x162>
    }

    /* Determine if the server socket has already been bound to port or if a socket bind is
       already pending from another thread.  */
    if ((socket_ptr -> nx_tcp_socket_bound_next) ||
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d104      	bne.n	801110a <_nx_tcp_server_socket_listen+0x4a>
        (socket_ptr -> nx_tcp_socket_bind_in_progress))
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
    if ((socket_ptr -> nx_tcp_socket_bound_next) ||
 8011106:	2b00      	cmp	r3, #0
 8011108:	d007      	beq.n	801111a <_nx_tcp_server_socket_listen+0x5a>
    {

        /* Release the protection mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011110:	4618      	mov	r0, r3
 8011112:	f005 fc77 	bl	8016a04 <_tx_mutex_put>

        /* Return an already bound error code.  */
        return(NX_ALREADY_BOUND);
 8011116:	2322      	movs	r3, #34	@ 0x22
 8011118:	e083      	b.n	8011222 <_nx_tcp_server_socket_listen+0x162>
    }

    /* Clean connected interface. */
    socket_ptr -> nx_tcp_socket_connect_interface = NX_NULL;
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	2200      	movs	r2, #0
 801111e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Search through the active listen requests to see if there is already
       one active.  */
    listen_ptr =  ip_ptr -> nx_ip_tcp_active_listen_requests;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 8011126:	617b      	str	r3, [r7, #20]
    if (listen_ptr)
 8011128:	697b      	ldr	r3, [r7, #20]
 801112a:	2b00      	cmp	r3, #0
 801112c:	d015      	beq.n	801115a <_nx_tcp_server_socket_listen+0x9a>
        /* Search the active listen requests for this port.  */
        do
        {

            /* Determine if there is another listen request for the same port.  */
            if (listen_ptr -> nx_tcp_listen_port == port)
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	68ba      	ldr	r2, [r7, #8]
 8011134:	429a      	cmp	r2, r3
 8011136:	d107      	bne.n	8011148 <_nx_tcp_server_socket_listen+0x88>
            {

                /* This is a duplicate request, return an error.  */

                /* Release the protection.  */
                tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801113e:	4618      	mov	r0, r3
 8011140:	f005 fc60 	bl	8016a04 <_tx_mutex_put>

                /* Return the error code.  */
                return(NX_DUPLICATE_LISTEN);
 8011144:	2334      	movs	r3, #52	@ 0x34
 8011146:	e06c      	b.n	8011222 <_nx_tcp_server_socket_listen+0x162>
            }

            /* Move to the next listen request.  */
            listen_ptr =  listen_ptr -> nx_tcp_listen_next;
 8011148:	697b      	ldr	r3, [r7, #20]
 801114a:	69db      	ldr	r3, [r3, #28]
 801114c:	617b      	str	r3, [r7, #20]
        } while (listen_ptr != ip_ptr -> nx_ip_tcp_active_listen_requests);
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 8011154:	697a      	ldr	r2, [r7, #20]
 8011156:	429a      	cmp	r2, r3
 8011158:	d1e9      	bne.n	801112e <_nx_tcp_server_socket_listen+0x6e>
#endif

    /* Okay, we have a new listen request.  */

    /* Determine if there is an available listen structure.  */
    if (!ip_ptr -> nx_ip_tcp_available_listen_requests)
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	f8d3 3b2c 	ldr.w	r3, [r3, #2860]	@ 0xb2c
 8011160:	2b00      	cmp	r3, #0
 8011162:	d107      	bne.n	8011174 <_nx_tcp_server_socket_listen+0xb4>
    {

        /* No listen structures available, release the protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801116a:	4618      	mov	r0, r3
 801116c:	f005 fc4a 	bl	8016a04 <_tx_mutex_put>

        /* Return a maximum listen error code.  */
        return(NX_MAX_LISTEN);
 8011170:	2333      	movs	r3, #51	@ 0x33
 8011172:	e056      	b.n	8011222 <_nx_tcp_server_socket_listen+0x162>
    }

    /* Remove the first available listen request from the available list.  */
    listen_ptr =  ip_ptr -> nx_ip_tcp_available_listen_requests;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	f8d3 3b2c 	ldr.w	r3, [r3, #2860]	@ 0xb2c
 801117a:	617b      	str	r3, [r7, #20]
    ip_ptr -> nx_ip_tcp_available_listen_requests =  listen_ptr -> nx_tcp_listen_next;
 801117c:	697b      	ldr	r3, [r7, #20]
 801117e:	69da      	ldr	r2, [r3, #28]
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	f8c3 2b2c 	str.w	r2, [r3, #2860]	@ 0xb2c

    /* Setup the listen structure with the port and callback info.  */
    listen_ptr -> nx_tcp_listen_port =        port;
 8011186:	697b      	ldr	r3, [r7, #20]
 8011188:	68ba      	ldr	r2, [r7, #8]
 801118a:	601a      	str	r2, [r3, #0]
    listen_ptr -> nx_tcp_listen_callback =    tcp_listen_callback;
 801118c:	697b      	ldr	r3, [r7, #20]
 801118e:	6a3a      	ldr	r2, [r7, #32]
 8011190:	605a      	str	r2, [r3, #4]
    listen_ptr -> nx_tcp_listen_socket_ptr =  socket_ptr;
 8011192:	697b      	ldr	r3, [r7, #20]
 8011194:	687a      	ldr	r2, [r7, #4]
 8011196:	609a      	str	r2, [r3, #8]

    /* Setup the listen queue information.  */
    listen_ptr -> nx_tcp_listen_queue_maximum =  listen_queue_size;
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	683a      	ldr	r2, [r7, #0]
 801119c:	60da      	str	r2, [r3, #12]
    listen_ptr -> nx_tcp_listen_queue_current =  0;
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	2200      	movs	r2, #0
 80111a2:	611a      	str	r2, [r3, #16]
    listen_ptr -> nx_tcp_listen_queue_head =     NX_NULL;
 80111a4:	697b      	ldr	r3, [r7, #20]
 80111a6:	2200      	movs	r2, #0
 80111a8:	615a      	str	r2, [r3, #20]
    listen_ptr -> nx_tcp_listen_queue_tail =     NX_NULL;
 80111aa:	697b      	ldr	r3, [r7, #20]
 80111ac:	2200      	movs	r2, #0
 80111ae:	619a      	str	r2, [r3, #24]

    /* Indicate this socket is a server socket.  */
    socket_ptr -> nx_tcp_socket_client_type =  NX_FALSE;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2200      	movs	r2, #0
 80111b4:	609a      	str	r2, [r3, #8]

    /* Move to the listen state.  */
    socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	2202      	movs	r2, #2
 80111ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Socket is not active. Clear the timeout. */
    socket_ptr -> nx_tcp_socket_timeout =  0;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2200      	movs	r2, #0
 80111c0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /* Remember what port is associated for this socket.  */
    socket_ptr -> nx_tcp_socket_port =  port;
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	68ba      	ldr	r2, [r7, #8]
 80111c8:	60da      	str	r2, [r3, #12]

    /* Link the listen request on the active list.  */
    if (ip_ptr -> nx_ip_tcp_active_listen_requests)
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d015      	beq.n	8011200 <_nx_tcp_server_socket_listen+0x140>
    {

        /* Nonempty list.  Pickup tail pointer.  */
        tail_ptr =  (ip_ptr -> nx_ip_tcp_active_listen_requests) -> nx_tcp_listen_previous;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 80111da:	6a1b      	ldr	r3, [r3, #32]
 80111dc:	613b      	str	r3, [r7, #16]

        /* Place the new listen request in the list.  */
        (ip_ptr -> nx_ip_tcp_active_listen_requests) -> nx_tcp_listen_previous =  listen_ptr;
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 80111e4:	697a      	ldr	r2, [r7, #20]
 80111e6:	621a      	str	r2, [r3, #32]
        tail_ptr ->  nx_tcp_listen_next =  listen_ptr;
 80111e8:	693b      	ldr	r3, [r7, #16]
 80111ea:	697a      	ldr	r2, [r7, #20]
 80111ec:	61da      	str	r2, [r3, #28]

        /* Setup this listen request's links.  */
        listen_ptr -> nx_tcp_listen_previous =  tail_ptr;
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	693a      	ldr	r2, [r7, #16]
 80111f2:	621a      	str	r2, [r3, #32]
        listen_ptr -> nx_tcp_listen_next =      ip_ptr -> nx_ip_tcp_active_listen_requests;
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	f8d3 2b30 	ldr.w	r2, [r3, #2864]	@ 0xb30
 80111fa:	697b      	ldr	r3, [r7, #20]
 80111fc:	61da      	str	r2, [r3, #28]
 80111fe:	e009      	b.n	8011214 <_nx_tcp_server_socket_listen+0x154>
    }
    else
    {

        /* The active listen list is empty.  Add listen request to an empty list.  */
        ip_ptr -> nx_ip_tcp_active_listen_requests =  listen_ptr;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	697a      	ldr	r2, [r7, #20]
 8011204:	f8c3 2b30 	str.w	r2, [r3, #2864]	@ 0xb30
        listen_ptr -> nx_tcp_listen_previous =        listen_ptr;
 8011208:	697b      	ldr	r3, [r7, #20]
 801120a:	697a      	ldr	r2, [r7, #20]
 801120c:	621a      	str	r2, [r3, #32]
        listen_ptr -> nx_tcp_listen_next =            listen_ptr;
 801120e:	697b      	ldr	r3, [r7, #20]
 8011210:	697a      	ldr	r2, [r7, #20]
 8011212:	61da      	str	r2, [r3, #28]
        return(NX_TCPIP_OFFLOAD_ERROR);
    }
#endif /* NX_ENABLE_TCPIP_OFFLOAD */

    /* Successful listen request, release the protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801121a:	4618      	mov	r0, r3
 801121c:	f005 fbf2 	bl	8016a04 <_tx_mutex_put>

    /* Return success.  */
    return(NX_SUCCESS);
 8011220:	2300      	movs	r3, #0
}
 8011222:	4618      	mov	r0, r3
 8011224:	3718      	adds	r7, #24
 8011226:	46bd      	mov	sp, r7
 8011228:	bd80      	pop	{r7, pc}

0801122a <_nx_tcp_server_socket_relisten>:
/*                                            supported TCP/IP offload,   */
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_server_socket_relisten(NX_IP *ip_ptr, UINT port, NX_TCP_SOCKET *socket_ptr)
{
 801122a:	b580      	push	{r7, lr}
 801122c:	b094      	sub	sp, #80	@ 0x50
 801122e:	af00      	add	r7, sp, #0
 8011230:	60f8      	str	r0, [r7, #12]
 8011232:	60b9      	str	r1, [r7, #8]
 8011234:	607a      	str	r2, [r7, #4]
struct NX_TCP_LISTEN_STRUCT *listen_ptr;
NX_PACKET                   *packet_ptr;
NX_TCP_HEADER               *tcp_header_ptr;
NXD_ADDRESS                  source_ip;
UINT                         source_port;
ULONG                        mss = 0;
 8011236:	2300      	movs	r3, #0
 8011238:	617b      	str	r3, [r7, #20]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SERVER_SOCKET_RELISTEN, ip_ptr, port, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Obtain the IP protection.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011240:	f04f 31ff 	mov.w	r1, #4294967295
 8011244:	4618      	mov	r0, r3
 8011246:	f005 f965 	bl	8016514 <_tx_mutex_get>

    /* Determine if the server socket is in a proper state.  */
    if (socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSED)
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801124e:	2b01      	cmp	r3, #1
 8011250:	d007      	beq.n	8011262 <_nx_tcp_server_socket_relisten+0x38>
    {

        /* Release the protection mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011258:	4618      	mov	r0, r3
 801125a:	f005 fbd3 	bl	8016a04 <_tx_mutex_put>

        /* Return the not closed error code.  */
        return(NX_NOT_CLOSED);
 801125e:	2335      	movs	r3, #53	@ 0x35
 8011260:	e157      	b.n	8011512 <_nx_tcp_server_socket_relisten+0x2e8>
    }

    /* Determine if the server socket has already been bound to port or if a socket bind is
       already pending from another thread.  */
    if ((socket_ptr -> nx_tcp_socket_bound_next) ||
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8011268:	2b00      	cmp	r3, #0
 801126a:	d104      	bne.n	8011276 <_nx_tcp_server_socket_relisten+0x4c>
        (socket_ptr -> nx_tcp_socket_bind_in_progress))
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
    if ((socket_ptr -> nx_tcp_socket_bound_next) ||
 8011272:	2b00      	cmp	r3, #0
 8011274:	d007      	beq.n	8011286 <_nx_tcp_server_socket_relisten+0x5c>
    {

        /* Release the protection mutex.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801127c:	4618      	mov	r0, r3
 801127e:	f005 fbc1 	bl	8016a04 <_tx_mutex_put>

        /* Return an already bound error code.  */
        return(NX_ALREADY_BOUND);
 8011282:	2322      	movs	r3, #34	@ 0x22
 8011284:	e145      	b.n	8011512 <_nx_tcp_server_socket_relisten+0x2e8>
    }

    /* Search through the active listen requests to see if there is already
       one active.  */
    listen_ptr =  ip_ptr -> nx_ip_tcp_active_listen_requests;
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 801128c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (listen_ptr)
 801128e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011290:	2b00      	cmp	r3, #0
 8011292:	f000 8137 	beq.w	8011504 <_nx_tcp_server_socket_relisten+0x2da>
        /* Search the active listen requests for this port.  */
        do
        {

            /* Determine if there is another listen request for the same port.  */
            if ((listen_ptr -> nx_tcp_listen_port == port) &&
 8011296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	68ba      	ldr	r2, [r7, #8]
 801129c:	429a      	cmp	r2, r3
 801129e:	f040 8127 	bne.w	80114f0 <_nx_tcp_server_socket_relisten+0x2c6>
                (!listen_ptr -> nx_tcp_listen_socket_ptr))
 80112a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112a4:	689b      	ldr	r3, [r3, #8]
            if ((listen_ptr -> nx_tcp_listen_port == port) &&
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	f040 8122 	bne.w	80114f0 <_nx_tcp_server_socket_relisten+0x2c6>
                    return(NX_TCPIP_OFFLOAD_ERROR);
                }
#endif /* NX_ENABLE_TCPIP_OFFLOAD */

                /* Determine if there are any connection requests queued up.  */
                if (!listen_ptr -> nx_tcp_listen_queue_current)
 80112ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112ae:	691b      	ldr	r3, [r3, #16]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d116      	bne.n	80112e2 <_nx_tcp_server_socket_relisten+0xb8>

                    /* Nothing is queued up, so simply store the new socket
                       in the listen structure.  */

                    /* Place this socket in the listen structure.  */
                    listen_ptr -> nx_tcp_listen_socket_ptr =  socket_ptr;
 80112b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112b6:	687a      	ldr	r2, [r7, #4]
 80112b8:	609a      	str	r2, [r3, #8]

                    /* Indicate this socket is a server socket.  */
                    socket_ptr -> nx_tcp_socket_client_type =  NX_FALSE;
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	2200      	movs	r2, #0
 80112be:	609a      	str	r2, [r3, #8]

                    /* Clean connected interface. */
                    socket_ptr -> nx_tcp_socket_connect_interface = NX_NULL;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2200      	movs	r2, #0
 80112c4:	635a      	str	r2, [r3, #52]	@ 0x34

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

                    /* Move to the listen state.  */
                    socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	2202      	movs	r2, #2
 80112ca:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* Remember what port is associated for this socket.  */
                    socket_ptr -> nx_tcp_socket_port =  port;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	68ba      	ldr	r2, [r7, #8]
 80112d0:	60da      	str	r2, [r3, #12]

                    /* Release the protection.  */
                    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80112d8:	4618      	mov	r0, r3
 80112da:	f005 fb93 	bl	8016a04 <_tx_mutex_put>

                    /* Return success.  */
                    return(NX_SUCCESS);
 80112de:	2300      	movs	r3, #0
 80112e0:	e117      	b.n	8011512 <_nx_tcp_server_socket_relisten+0x2e8>
                    /* There is one or more connection requests queued up.  Remove
                       the first (oldest) connection request and setup the current
                       socket.  */

                    /* First, remove the first queued connection request.  */
                    packet_ptr =  listen_ptr -> nx_tcp_listen_queue_head;
 80112e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112e4:	695b      	ldr	r3, [r3, #20]
 80112e6:	64bb      	str	r3, [r7, #72]	@ 0x48
                    listen_ptr -> nx_tcp_listen_queue_head =  packet_ptr -> nx_packet_queue_next;
 80112e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80112ea:	69da      	ldr	r2, [r3, #28]
 80112ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112ee:	615a      	str	r2, [r3, #20]

                    /* Determine if the tail needs to be adjusted.  */
                    if (packet_ptr == listen_ptr -> nx_tcp_listen_queue_tail)
 80112f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112f2:	699b      	ldr	r3, [r3, #24]
 80112f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80112f6:	429a      	cmp	r2, r3
 80112f8:	d102      	bne.n	8011300 <_nx_tcp_server_socket_relisten+0xd6>
                    {
                        listen_ptr -> nx_tcp_listen_queue_tail =  NX_NULL;
 80112fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112fc:	2200      	movs	r2, #0
 80112fe:	619a      	str	r2, [r3, #24]
                    }

                    /* Decrease the total number of connections queued.  */
                    listen_ptr -> nx_tcp_listen_queue_current--;
 8011300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011302:	691b      	ldr	r3, [r3, #16]
 8011304:	1e5a      	subs	r2, r3, #1
 8011306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011308:	611a      	str	r2, [r3, #16]

                    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                    tcp_header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 801130a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801130c:	689b      	ldr	r3, [r3, #8]
 801130e:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* If this packet contains SYN */
                    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT)
 8011310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011312:	68db      	ldr	r3, [r3, #12]
 8011314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011318:	2b00      	cmp	r3, #0
 801131a:	d012      	beq.n	8011342 <_nx_tcp_server_socket_relisten+0x118>
                    {
                        /* Determine if there are any option words...  Note there are always 5 words in a TCP header.  */
                        option_words = (tcp_header_ptr -> nx_tcp_header_word_3 >> 28) - 5;
 801131c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801131e:	68db      	ldr	r3, [r3, #12]
 8011320:	0f1b      	lsrs	r3, r3, #28
 8011322:	3b05      	subs	r3, #5
 8011324:	643b      	str	r3, [r7, #64]	@ 0x40
                        if (option_words > 0)
 8011326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011328:	2b00      	cmp	r3, #0
 801132a:	d00a      	beq.n	8011342 <_nx_tcp_server_socket_relisten+0x118>
                        {

                            /* Yes, there are one or more option words.  */

                            /* Derive the Maximum Segment Size (MSS) in the option words.  */
                            _nx_tcp_mss_option_get((packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_TCP_HEADER)), option_words * (ULONG)sizeof(ULONG), &mss);
 801132c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801132e:	689b      	ldr	r3, [r3, #8]
 8011330:	f103 0014 	add.w	r0, r3, #20
 8011334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011336:	009b      	lsls	r3, r3, #2
 8011338:	f107 0214 	add.w	r2, r7, #20
 801133c:	4619      	mov	r1, r3
 801133e:	f7fe fcc0 	bl	800fcc2 <_nx_tcp_mss_option_get>
                        }
                    }

                    /* Set the default MSS if the MSS value was not found.  */
                    /*lint -e{644} suppress variable might not be initialized, since "mss" was initialized in _nx_tcp_mss_option_get. */
                    if (mss == 0)
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d10f      	bne.n	8011368 <_nx_tcp_server_socket_relisten+0x13e>
                    {
#ifndef NX_DISABLE_IPV4
                        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 8011348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801134a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801134e:	2b04      	cmp	r3, #4
 8011350:	d102      	bne.n	8011358 <_nx_tcp_server_socket_relisten+0x12e>
                        {
                            mss = 536;
 8011352:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8011356:	617b      	str	r3, [r7, #20]
                        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8011358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801135a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801135e:	2b06      	cmp	r3, #6
 8011360:	d102      	bne.n	8011368 <_nx_tcp_server_socket_relisten+0x13e>
                        {
                            mss = 1220;
 8011362:	f240 43c4 	movw	r3, #1220	@ 0x4c4
 8011366:	617b      	str	r3, [r7, #20]
                        }
                    }
#endif /* NX_DISABLE_EXTENDED_NOTIFY_SUPPORT */

#ifndef NX_DISABLE_IPV4
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 8011368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801136a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801136e:	2b04      	cmp	r3, #4
 8011370:	d11a      	bne.n	80113a8 <_nx_tcp_server_socket_relisten+0x17e>
                    {

                        /* Pickup the source IP address.  */
                        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                        ipv4_header_ptr = (NX_IPV4_HEADER *)packet_ptr -> nx_packet_ip_header;
 8011372:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011376:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        source_ip.nxd_ip_version = NX_IP_VERSION_V4;
 8011378:	2304      	movs	r3, #4
 801137a:	61bb      	str	r3, [r7, #24]
                        source_ip.nxd_ip_address.v4 = ipv4_header_ptr -> nx_ip_header_source_ip;
 801137c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801137e:	68db      	ldr	r3, [r3, #12]
 8011380:	61fb      	str	r3, [r7, #28]
                        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4 = source_ip.nxd_ip_address.v4;
 8011382:	69fa      	ldr	r2, [r7, #28]
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	619a      	str	r2, [r3, #24]

                        /* Set the interface.  */
                        socket_ptr -> nx_tcp_socket_connect_interface = packet_ptr -> nx_packet_address.nx_packet_interface_ptr;
 8011388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801138a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	635a      	str	r2, [r3, #52]	@ 0x34
                        socket_ptr -> nx_tcp_socket_next_hop_address = NX_NULL;
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2200      	movs	r2, #0
 8011394:	639a      	str	r2, [r3, #56]	@ 0x38

                        /* Set the next hop address.  */
                        _nx_ip_route_find(ip_ptr, source_ip.nxd_ip_address.v4,
 8011396:	69f9      	ldr	r1, [r7, #28]
                                          &socket_ptr -> nx_tcp_socket_connect_interface,
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
                        _nx_ip_route_find(ip_ptr, source_ip.nxd_ip_address.v4,
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	3338      	adds	r3, #56	@ 0x38
 80113a2:	68f8      	ldr	r0, [r7, #12]
 80113a4:	f7fb f83a 	bl	800c41c <_nx_ip_route_find>
                                          &socket_ptr -> nx_tcp_socket_next_hop_address);
                    }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
                    if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 80113a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80113ae:	2b06      	cmp	r3, #6
 80113b0:	d128      	bne.n	8011404 <_nx_tcp_server_socket_relisten+0x1da>
                    {

                    /*lint -e{928} -e{929} -e{826} -e{740} suppress cast from pointer to pointer, since it is necessary  */
                    NX_IPV6_HEADER *ipv6_header =
 80113b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113b4:	3b28      	subs	r3, #40	@ 0x28
 80113b6:	63bb      	str	r3, [r7, #56]	@ 0x38
                        (NX_IPV6_HEADER *)((CHAR *)tcp_header_ptr - sizeof(NX_IPV6_HEADER));

                        source_ip.nxd_ip_version = NX_IP_VERSION_V6;
 80113b8:	2306      	movs	r3, #6
 80113ba:	61bb      	str	r3, [r7, #24]
                        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version = NX_IP_VERSION_V6;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	2206      	movs	r2, #6
 80113c0:	615a      	str	r2, [r3, #20]
                        source_ip.nxd_ip_address.v6[0] = ipv6_header -> nx_ip_header_source_ip[0];
 80113c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113c4:	689b      	ldr	r3, [r3, #8]
 80113c6:	61fb      	str	r3, [r7, #28]
                        source_ip.nxd_ip_address.v6[1] = ipv6_header -> nx_ip_header_source_ip[1];
 80113c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113ca:	68db      	ldr	r3, [r3, #12]
 80113cc:	623b      	str	r3, [r7, #32]
                        source_ip.nxd_ip_address.v6[2] = ipv6_header -> nx_ip_header_source_ip[2];
 80113ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d0:	691b      	ldr	r3, [r3, #16]
 80113d2:	627b      	str	r3, [r7, #36]	@ 0x24
                        source_ip.nxd_ip_address.v6[3] = ipv6_header -> nx_ip_header_source_ip[3];
 80113d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d6:	695b      	ldr	r3, [r3, #20]
 80113d8:	62bb      	str	r3, [r7, #40]	@ 0x28

                        COPY_IPV6_ADDRESS(source_ip.nxd_ip_address.v6,
                                          socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	f103 0218 	add.w	r2, r3, #24
                        COPY_IPV6_ADDRESS(source_ip.nxd_ip_address.v6,
 80113e0:	f107 0318 	add.w	r3, r7, #24
 80113e4:	3304      	adds	r3, #4
 80113e6:	4611      	mov	r1, r2
 80113e8:	4618      	mov	r0, r3
 80113ea:	f7fd f849 	bl	800e480 <COPY_IPV6_ADDRESS>


                        /* Also record the outgoing interface information. */
                        socket_ptr -> nx_tcp_socket_ipv6_addr = packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr;
 80113ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
                        socket_ptr -> nx_tcp_socket_connect_interface = socket_ptr -> nx_tcp_socket_ipv6_addr -> nxd_ipv6_address_attached;
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80113fe:	685a      	ldr	r2, [r3, #4]
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	635a      	str	r2, [r3, #52]	@ 0x34
                    }
#endif /* FEATURE_NX_IPV6 */

                    /* Pickup the source TCP port.  */
                    source_port =  (UINT)(tcp_header_ptr -> nx_tcp_header_word_0 >> NX_SHIFT_BY_16);
 8011404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	0c1b      	lsrs	r3, r3, #16
 801140a:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Fill the socket in with the appropriate information.  */
                    /*lint -e{644} suppress variable might not be initialized, since "source_ip" was initialized above. */
                    socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version =  source_ip.nxd_ip_version;
 801140c:	69ba      	ldr	r2, [r7, #24]
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	615a      	str	r2, [r3, #20]

                    socket_ptr -> nx_tcp_socket_connect_port =  source_port;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011416:	629a      	str	r2, [r3, #40]	@ 0x28
                    socket_ptr -> nx_tcp_socket_rx_sequence =   tcp_header_ptr -> nx_tcp_sequence_number;
 8011418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801141a:	685a      	ldr	r2, [r3, #4]
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	64da      	str	r2, [r3, #76]	@ 0x4c

                    /* Indicate this socket is a server socket.  */
                    socket_ptr -> nx_tcp_socket_client_type =  NX_FALSE;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2200      	movs	r2, #0
 8011424:	609a      	str	r2, [r3, #8]

                    socket_ptr -> nx_tcp_socket_peer_mss = mss;
 8011426:	697a      	ldr	r2, [r7, #20]
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	631a      	str	r2, [r3, #48]	@ 0x30

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

                    /* Move to the listen state.  */
                    socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	2202      	movs	r2, #2
 8011430:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* Remember what port is associated for this socket.  */
                    socket_ptr -> nx_tcp_socket_port =  port;
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	68ba      	ldr	r2, [r7, #8]
 8011436:	60da      	str	r2, [r3, #12]

                    /* Calculate the hash index in the TCP port array of the associated IP instance.  */
                    index =  (UINT)((port + (port >> 8)) & NX_TCP_PORT_TABLE_MASK);
 8011438:	68bb      	ldr	r3, [r7, #8]
 801143a:	0a1a      	lsrs	r2, r3, #8
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	4413      	add	r3, r2
 8011440:	f003 031f 	and.w	r3, r3, #31
 8011444:	633b      	str	r3, [r7, #48]	@ 0x30

                    /* Determine if the list is NULL.  */
                    if (ip_ptr -> nx_ip_tcp_port_table[index])
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801144a:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801144e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011452:	2b00      	cmp	r3, #0
 8011454:	d028      	beq.n	80114a8 <_nx_tcp_server_socket_relisten+0x27e>
                    {

                        /* There are already sockets on this list... just add this one
                           to the end.  */
                        socket_ptr -> nx_tcp_socket_bound_next = ip_ptr -> nx_ip_tcp_port_table[index];
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801145a:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801145e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                        socket_ptr -> nx_tcp_socket_bound_previous = (ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous;
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801146c:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8011470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011474:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
                        ((ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous) -> nx_tcp_socket_bound_next = socket_ptr;
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011482:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8011486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801148a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                        (ip_ptr -> nx_ip_tcp_port_table[index]) -> nx_tcp_socket_bound_previous =   socket_ptr;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011498:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801149c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114a0:	687a      	ldr	r2, [r7, #4]
 80114a2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80114a6:	e00e      	b.n	80114c6 <_nx_tcp_server_socket_relisten+0x29c>
                    else
                    {

                        /* Nothing is on the TCP port list.  Add this TCP socket to an
                           empty list.  */
                        socket_ptr -> nx_tcp_socket_bound_next =      socket_ptr;
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	687a      	ldr	r2, [r7, #4]
 80114ac:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
                        socket_ptr -> nx_tcp_socket_bound_previous =  socket_ptr;
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	687a      	ldr	r2, [r7, #4]
 80114b4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
                        ip_ptr -> nx_ip_tcp_port_table[index] =       socket_ptr;
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80114bc:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80114c0:	6879      	ldr	r1, [r7, #4]
 80114c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    }

                    /* Pickup the listen callback routine.  */
                    listen_callback =  listen_ptr -> nx_tcp_listen_callback;
 80114c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114c8:	685b      	ldr	r3, [r3, #4]
 80114ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Release protection.  */
                    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80114d2:	4618      	mov	r0, r3
 80114d4:	f005 fa96 	bl	8016a04 <_tx_mutex_put>

                    /* Determine if there is a listen callback function.  */
                    if (listen_callback)
 80114d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d003      	beq.n	80114e6 <_nx_tcp_server_socket_relisten+0x2bc>
                    {

                        /* Call the user's listen callback function.  */
                        (listen_callback)(socket_ptr, port);
 80114de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114e0:	68b9      	ldr	r1, [r7, #8]
 80114e2:	6878      	ldr	r0, [r7, #4]
 80114e4:	4798      	blx	r3
                    }

                    /* Release the incoming packet.  */
                    _nx_packet_release(packet_ptr);
 80114e6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80114e8:	f7fd fe62 	bl	800f1b0 <_nx_packet_release>

                    /* Return a connection pending status so the caller knows
                       that a new connection request is already underway.  This
                       is also a successful status.  */
                    return(NX_CONNECTION_PENDING);
 80114ec:	2348      	movs	r3, #72	@ 0x48
 80114ee:	e010      	b.n	8011512 <_nx_tcp_server_socket_relisten+0x2e8>
                }
            }

            /* Move to the next listen request.  */
            listen_ptr =  listen_ptr -> nx_tcp_listen_next;
 80114f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114f2:	69db      	ldr	r3, [r3, #28]
 80114f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
        } while (listen_ptr != ip_ptr -> nx_ip_tcp_active_listen_requests);
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 80114fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80114fe:	429a      	cmp	r2, r3
 8011500:	f47f aec9 	bne.w	8011296 <_nx_tcp_server_socket_relisten+0x6c>
    }


    /* Successful listen request, release the protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801150a:	4618      	mov	r0, r3
 801150c:	f005 fa7a 	bl	8016a04 <_tx_mutex_put>

    /* Return an invalid relisten - nothing.  */
    return(NX_INVALID_RELISTEN);
 8011510:	2347      	movs	r3, #71	@ 0x47
}
 8011512:	4618      	mov	r0, r3
 8011514:	3750      	adds	r7, #80	@ 0x50
 8011516:	46bd      	mov	sp, r7
 8011518:	bd80      	pop	{r7, pc}

0801151a <_nx_tcp_server_socket_unaccept>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_server_socket_unaccept(NX_TCP_SOCKET *socket_ptr)
{
 801151a:	b580      	push	{r7, lr}
 801151c:	b086      	sub	sp, #24
 801151e:	af00      	add	r7, sp, #0
 8011520:	6078      	str	r0, [r7, #4]
UINT                         index;
UINT                         port;


    /* Pickup the associated IP structure.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011528:	613b      	str	r3, [r7, #16]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SERVER_SOCKET_UNACCEPT, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, 0, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Obtain the IP mutex so we can access the IP and socket data structures.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 801152a:	693b      	ldr	r3, [r7, #16]
 801152c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011530:	f04f 31ff 	mov.w	r1, #4294967295
 8011534:	4618      	mov	r0, r3
 8011536:	f004 ffed 	bl	8016514 <_tx_mutex_get>

    /* Determine if the socket is in a state of disconnect.  */
    if ((socket_ptr -> nx_tcp_socket_state >= NX_TCP_CLOSE_WAIT) ||
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801153e:	2b05      	cmp	r3, #5
 8011540:	d808      	bhi.n	8011554 <_nx_tcp_server_socket_unaccept+0x3a>
        ((socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSED) && (socket_ptr -> nx_tcp_socket_bound_next)))
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if ((socket_ptr -> nx_tcp_socket_state >= NX_TCP_CLOSE_WAIT) ||
 8011546:	2b01      	cmp	r3, #1
 8011548:	d112      	bne.n	8011570 <_nx_tcp_server_socket_unaccept+0x56>
        ((socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSED) && (socket_ptr -> nx_tcp_socket_bound_next)))
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8011550:	2b00      	cmp	r3, #0
 8011552:	d00d      	beq.n	8011570 <_nx_tcp_server_socket_unaccept+0x56>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Force to the listen state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	2202      	movs	r2, #2
 8011558:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Ensure the connect information is cleared.  */
        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version =    0;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	2200      	movs	r2, #0
 801155e:	615a      	str	r2, [r3, #20]
#ifdef FEATURE_NX_IPV6
        /* Zero out the IP address entry. */
        SET_UNSPECIFIED_ADDRESS(socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	3318      	adds	r3, #24
 8011564:	4618      	mov	r0, r3
 8011566:	f7fc ff72 	bl	800e44e <SET_UNSPECIFIED_ADDRESS>
#else /* FEATURE_NX_IPV6 */
        socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4 = 0;
#endif /* FEATURE_NX_IPV6 */

        socket_ptr -> nx_tcp_socket_connect_port =  0;
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	2200      	movs	r2, #0
 801156e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    /* Determine if the socket is in the listen state now.  */
    if (socket_ptr -> nx_tcp_socket_state != NX_TCP_LISTEN_STATE)
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011574:	2b02      	cmp	r3, #2
 8011576:	d007      	beq.n	8011588 <_nx_tcp_server_socket_unaccept+0x6e>
    {

        /* Release the IP protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011578:	693b      	ldr	r3, [r7, #16]
 801157a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801157e:	4618      	mov	r0, r3
 8011580:	f005 fa40 	bl	8016a04 <_tx_mutex_put>

        /* Return an error code.  */
        return(NX_NOT_LISTEN_STATE);
 8011584:	2336      	movs	r3, #54	@ 0x36
 8011586:	e085      	b.n	8011694 <_nx_tcp_server_socket_unaccept+0x17a>
    }

    /* Check for a thread suspended for disconnect processing to complete.  */
    if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801158e:	2b00      	cmp	r3, #0
 8011590:	d006      	beq.n	80115a0 <_nx_tcp_server_socket_unaccept+0x86>
    {

        /* Call the disconnect thread suspension cleanup routine.  */
        _nx_tcp_disconnect_cleanup(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread NX_CLEANUP_ARGUMENT);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8011598:	2100      	movs	r1, #0
 801159a:	4618      	mov	r0, r3
 801159c:	f7fe f9ba 	bl	800f914 <_nx_tcp_disconnect_cleanup>
    }

    /* Remove the TCP socket form the associated port.  */

    /* Pickup the port number in the TCP socket structure.  */
    port =  socket_ptr -> nx_tcp_socket_port;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	68db      	ldr	r3, [r3, #12]
 80115a4:	60fb      	str	r3, [r7, #12]

    /* Calculate the hash index in the TCP port array of the associated IP instance.  */
    index =  (UINT)((port + (port >> 8)) & NX_TCP_PORT_TABLE_MASK);
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	0a1a      	lsrs	r2, r3, #8
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	4413      	add	r3, r2
 80115ae:	f003 031f 	and.w	r3, r3, #31
 80115b2:	60bb      	str	r3, [r7, #8]

    /* Determine if this is the only socket bound on this port list.  */
    if (socket_ptr -> nx_tcp_socket_bound_next == socket_ptr)
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80115ba:	687a      	ldr	r2, [r7, #4]
 80115bc:	429a      	cmp	r2, r3
 80115be:	d10b      	bne.n	80115d8 <_nx_tcp_server_socket_unaccept+0xbe>
    {

        /* Yes, this is the only socket on the port list.  */

        /* Clear the list head pointer and the next pointer in the socket.  */
        ip_ptr -> nx_ip_tcp_port_table[index] =   NX_NULL;
 80115c0:	693b      	ldr	r3, [r7, #16]
 80115c2:	68ba      	ldr	r2, [r7, #8]
 80115c4:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80115c8:	2100      	movs	r1, #0
 80115ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        socket_ptr -> nx_tcp_socket_bound_next =  NX_NULL;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2200      	movs	r2, #0
 80115d2:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 80115d6:	e044      	b.n	8011662 <_nx_tcp_server_socket_unaccept+0x148>
    }
    else if (socket_ptr -> nx_tcp_socket_bound_next)
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d026      	beq.n	8011630 <_nx_tcp_server_socket_unaccept+0x116>
    {

        /* Relink the neighbors of this TCP socket.  */

        /* Update the links of the adjacent sockets.  */
        (socket_ptr -> nx_tcp_socket_bound_next) -> nx_tcp_socket_bound_previous = socket_ptr -> nx_tcp_socket_bound_previous;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80115e8:	687a      	ldr	r2, [r7, #4]
 80115ea:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80115ee:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        (socket_ptr -> nx_tcp_socket_bound_previous) -> nx_tcp_socket_bound_next =  socket_ptr -> nx_tcp_socket_bound_next;
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80115f8:	687a      	ldr	r2, [r7, #4]
 80115fa:	f8d2 20ec 	ldr.w	r2, [r2, #236]	@ 0xec
 80115fe:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec

        /* Determine if the head of the port list points to the socket being removed.
           If so, we need to move the head pointer.  */
        if (ip_ptr -> nx_ip_tcp_port_table[index] == socket_ptr)
 8011602:	693b      	ldr	r3, [r7, #16]
 8011604:	68ba      	ldr	r2, [r7, #8]
 8011606:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801160a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801160e:	687a      	ldr	r2, [r7, #4]
 8011610:	429a      	cmp	r2, r3
 8011612:	d108      	bne.n	8011626 <_nx_tcp_server_socket_unaccept+0x10c>
        {

            /* Yes, we need to move the port list head pointer.  */
            ip_ptr -> nx_ip_tcp_port_table[index] =  socket_ptr -> nx_tcp_socket_bound_next;
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	f8d3 10ec 	ldr.w	r1, [r3, #236]	@ 0xec
 801161a:	693b      	ldr	r3, [r7, #16]
 801161c:	68ba      	ldr	r2, [r7, #8]
 801161e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8011622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Clear the next pointer in the socket to indicate it is no longer bound.  */
        socket_ptr -> nx_tcp_socket_bound_next =  NX_NULL;
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	2200      	movs	r2, #0
 801162a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 801162e:	e018      	b.n	8011662 <_nx_tcp_server_socket_unaccept+0x148>
    else
    {

        /* Not bound, so search through the active listen requests to see if this
           socket is an active listen socket.  */
        listen_ptr =  ip_ptr -> nx_ip_tcp_active_listen_requests;
 8011630:	693b      	ldr	r3, [r7, #16]
 8011632:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 8011636:	617b      	str	r3, [r7, #20]
        if (listen_ptr)
 8011638:	697b      	ldr	r3, [r7, #20]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d011      	beq.n	8011662 <_nx_tcp_server_socket_unaccept+0x148>
            /* Search the active listen requests for this port.  */
            do
            {

                /* Determine if we are releasing a socket that is listening.  */
                if (listen_ptr -> nx_tcp_listen_socket_ptr == socket_ptr)
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	689b      	ldr	r3, [r3, #8]
 8011642:	687a      	ldr	r2, [r7, #4]
 8011644:	429a      	cmp	r2, r3
 8011646:	d103      	bne.n	8011650 <_nx_tcp_server_socket_unaccept+0x136>
                {

                    /* Remove the socket from the listener.  A relisten will be required to receive another
                       connection.  */
                    listen_ptr -> nx_tcp_listen_socket_ptr =  NX_NULL;
 8011648:	697b      	ldr	r3, [r7, #20]
 801164a:	2200      	movs	r2, #0
 801164c:	609a      	str	r2, [r3, #8]
                    break;
 801164e:	e008      	b.n	8011662 <_nx_tcp_server_socket_unaccept+0x148>
                }

                /* Move to the next listen request.  */
                listen_ptr =  listen_ptr -> nx_tcp_listen_next;
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	69db      	ldr	r3, [r3, #28]
 8011654:	617b      	str	r3, [r7, #20]
            } while (listen_ptr != ip_ptr -> nx_ip_tcp_active_listen_requests);
 8011656:	693b      	ldr	r3, [r7, #16]
 8011658:	f8d3 3b30 	ldr.w	r3, [r3, #2864]	@ 0xb30
 801165c:	697a      	ldr	r2, [r7, #20]
 801165e:	429a      	cmp	r2, r3
 8011660:	d1ed      	bne.n	801163e <_nx_tcp_server_socket_unaccept+0x124>

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Adjust the socket back to default states.  */
    socket_ptr -> nx_tcp_socket_state =        NX_TCP_CLOSED;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	2201      	movs	r2, #1
 8011666:	645a      	str	r2, [r3, #68]	@ 0x44
    socket_ptr -> nx_tcp_socket_client_type =  NX_TRUE;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2201      	movs	r2, #1
 801166c:	609a      	str	r2, [r3, #8]

    /* Socket is no longer active. Clear the timeout. */
    socket_ptr -> nx_tcp_socket_timeout =  0;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2200      	movs	r2, #0
 8011672:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /* The socket is off the bound list...  we need to check for queued receive packets and
       if found they need to be released.  */
    if (socket_ptr -> nx_tcp_socket_receive_queue_count)
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801167c:	2b00      	cmp	r3, #0
 801167e:	d002      	beq.n	8011686 <_nx_tcp_server_socket_unaccept+0x16c>
    {

        /* Release queued receive packets.  */
        _nx_tcp_socket_receive_queue_flush(socket_ptr);
 8011680:	6878      	ldr	r0, [r7, #4]
 8011682:	f000 fd3d 	bl	8012100 <_nx_tcp_socket_receive_queue_flush>
    }

    /* Release the IP protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801168c:	4618      	mov	r0, r3
 801168e:	f005 f9b9 	bl	8016a04 <_tx_mutex_put>

    /* Return success.  */
    return(NX_SUCCESS);
 8011692:	2300      	movs	r3, #0
}
 8011694:	4618      	mov	r0, r3
 8011696:	3718      	adds	r7, #24
 8011698:	46bd      	mov	sp, r7
 801169a:	bd80      	pop	{r7, pc}

0801169c <_nx_tcp_socket_block_cleanup>:
/*                                            supported HTTP Proxy,       */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_block_cleanup(NX_TCP_SOCKET *socket_ptr)
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b082      	sub	sp, #8
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	6078      	str	r0, [r7, #4]

    /* Clean up the connect IP address.  */

    socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version = 0;
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	2200      	movs	r2, #0
 80116a8:	615a      	str	r2, [r3, #20]
#ifdef FEATURE_NX_IPV6
    /* Clean up the IP address field. */
    SET_UNSPECIFIED_ADDRESS(socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	3318      	adds	r3, #24
 80116ae:	4618      	mov	r0, r3
 80116b0:	f7fc fecd 	bl	800e44e <SET_UNSPECIFIED_ADDRESS>
#else /* FEATURE_NX_IPV6 */
    socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4 = 0;
#endif /* FEATURE_NX_IPV6 */

    /* Clean up the connect port.  */
    socket_ptr -> nx_tcp_socket_connect_port = 0;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	2200      	movs	r2, #0
 80116b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset zero window probe flag. */
    socket_ptr -> nx_tcp_socket_zero_window_probe_has_data = NX_FALSE;
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	2200      	movs	r2, #0
 80116be:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

    /* Simply clear the timeout.  */
    socket_ptr -> nx_tcp_socket_timeout = 0;
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	2200      	movs	r2, #0
 80116c6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /* Reset duplicated ack received. */
    socket_ptr -> nx_tcp_socket_duplicated_ack_received = 0;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	2200      	movs	r2, #0
 80116ce:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset fast recovery stage. */
    socket_ptr -> nx_tcp_socket_fast_recovery = NX_FALSE;
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	2200      	movs	r2, #0
 80116d4:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa

    /* Connection needs to be closed down immediately.  */
    if (socket_ptr -> nx_tcp_socket_client_type)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	689b      	ldr	r3, [r3, #8]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d003      	beq.n	80116e8 <_nx_tcp_socket_block_cleanup+0x4c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Client socket, return to a CLOSED state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSED;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	2201      	movs	r2, #1
 80116e4:	645a      	str	r2, [r3, #68]	@ 0x44
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Server socket, return to LISTEN state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
    }
}
 80116e6:	e002      	b.n	80116ee <_nx_tcp_socket_block_cleanup+0x52>
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	2202      	movs	r2, #2
 80116ec:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80116ee:	bf00      	nop
 80116f0:	3708      	adds	r7, #8
 80116f2:	46bd      	mov	sp, r7
 80116f4:	bd80      	pop	{r7, pc}

080116f6 <_nx_tcp_socket_connection_reset>:
/*                                            flushing receive queue.     */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_connection_reset(NX_TCP_SOCKET *socket_ptr)
{
 80116f6:	b580      	push	{r7, lr}
 80116f8:	b084      	sub	sp, #16
 80116fa:	af00      	add	r7, sp, #0
 80116fc:	6078      	str	r0, [r7, #4]

UINT saved_state;

    /* Save the current state of the socket.  */
    saved_state =  socket_ptr -> nx_tcp_socket_state;
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011702:	60fb      	str	r3, [r7, #12]

    /* Cleanup the transmission control block.  */
    _nx_tcp_socket_block_cleanup(socket_ptr);
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f7ff ffc9 	bl	801169c <_nx_tcp_socket_block_cleanup>

    /* Check for queued sent packets and if found they need
       to be released.  */
    if (socket_ptr -> nx_tcp_socket_transmit_sent_count)
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011710:	2b00      	cmp	r3, #0
 8011712:	d00a      	beq.n	801172a <_nx_tcp_socket_connection_reset+0x34>
    {

        /* Release all transmit packets.  */
        _nx_tcp_socket_transmit_queue_flush(socket_ptr);
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	f002 f985 	bl	8013a24 <_nx_tcp_socket_transmit_queue_flush>
    }

    /* Clear all receive thread suspensions on this socket.  */
    while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 801171a:	e006      	b.n	801172a <_nx_tcp_socket_connection_reset+0x34>
    {

        /* Call the receive thread suspension cleanup routine.  */
        _nx_tcp_receive_cleanup(socket_ptr -> nx_tcp_socket_receive_suspension_list NX_CLEANUP_ARGUMENT);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011722:	2100      	movs	r1, #0
 8011724:	4618      	mov	r0, r3
 8011726:	f7ff fb37 	bl	8010d98 <_nx_tcp_receive_cleanup>
    while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1f3      	bne.n	801171c <_nx_tcp_socket_connection_reset+0x26>
    }

    /* Clear all transmit thread suspensions on this socket.  */
    while (socket_ptr -> nx_tcp_socket_transmit_suspension_list)
 8011734:	e006      	b.n	8011744 <_nx_tcp_socket_connection_reset+0x4e>
    {

        /* Call the receive thread suspension cleanup routine.  */
        _nx_tcp_transmit_cleanup(socket_ptr -> nx_tcp_socket_transmit_suspension_list NX_CLEANUP_ARGUMENT);
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801173c:	2100      	movs	r1, #0
 801173e:	4618      	mov	r0, r3
 8011740:	f002 f9b8 	bl	8013ab4 <_nx_tcp_transmit_cleanup>
    while (socket_ptr -> nx_tcp_socket_transmit_suspension_list)
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801174a:	2b00      	cmp	r3, #0
 801174c:	d1f3      	bne.n	8011736 <_nx_tcp_socket_connection_reset+0x40>
    }

    /* Check for suspended connect thread.  */
    if (socket_ptr -> nx_tcp_socket_connect_suspended_thread)
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8011754:	2b00      	cmp	r3, #0
 8011756:	d006      	beq.n	8011766 <_nx_tcp_socket_connection_reset+0x70>
    {

        /* Call the connect thread suspension cleanup routine.  */
        _nx_tcp_connect_cleanup(socket_ptr -> nx_tcp_socket_connect_suspended_thread NX_CLEANUP_ARGUMENT);
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 801175e:	2100      	movs	r1, #0
 8011760:	4618      	mov	r0, r3
 8011762:	f7fd ffab 	bl	800f6bc <_nx_tcp_connect_cleanup>
    }

    /* Check for suspended disconnect thread.  */
    if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801176c:	2b00      	cmp	r3, #0
 801176e:	d006      	beq.n	801177e <_nx_tcp_socket_connection_reset+0x88>
    {

        /* Resume the thread suspended on the disconnect.  */
        _nx_tcp_disconnect_cleanup(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread NX_CLEANUP_ARGUMENT);
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8011776:	2100      	movs	r1, #0
 8011778:	4618      	mov	r0, r3
 801177a:	f7fe f8cb 	bl	800f914 <_nx_tcp_disconnect_cleanup>
    }

    /* Determine if the socket was in an established state.  */
    if (saved_state == NX_TCP_ESTABLISHED)
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	2b05      	cmp	r3, #5
 8011782:	d109      	bne.n	8011798 <_nx_tcp_socket_connection_reset+0xa2>
    {

        /* If given, call the application's disconnect callback function
           for disconnect.  */
        if (socket_ptr -> nx_tcp_disconnect_callback)
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 801178a:	2b00      	cmp	r3, #0
 801178c:	d004      	beq.n	8011798 <_nx_tcp_socket_connection_reset+0xa2>
        {

            /* Call the application's disconnect handling function.  It is
               responsible for calling the socket disconnect function.  */
            (socket_ptr -> nx_tcp_disconnect_callback)(socket_ptr);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8011794:	6878      	ldr	r0, [r7, #4]
 8011796:	4798      	blx	r3

        /* Notify the application through the socket disconnect_complete callback.  */
        (socket_ptr -> nx_tcp_disconnect_complete_notify)(socket_ptr);
    }
#endif
}
 8011798:	bf00      	nop
 801179a:	3710      	adds	r7, #16
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}

080117a0 <_nx_tcp_socket_create>:
/**************************************************************************/
UINT  _nx_tcp_socket_create(NX_IP *ip_ptr, NX_TCP_SOCKET *socket_ptr, CHAR *name,
                            ULONG type_of_service, ULONG fragment, UINT time_to_live, ULONG window_size,
                            VOID (*tcp_urgent_data_callback)(NX_TCP_SOCKET *socket_ptr),
                            VOID (*tcp_disconnect_callback)(NX_TCP_SOCKET *socket_ptr))
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b08a      	sub	sp, #40	@ 0x28
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	60f8      	str	r0, [r7, #12]
 80117a8:	60b9      	str	r1, [r7, #8]
 80117aa:	607a      	str	r2, [r7, #4]
 80117ac:	603b      	str	r3, [r7, #0]

NX_TCP_SOCKET *tail_ptr;


    /* Initialize the TCP control block to zero.  */
    memset((void *)socket_ptr, 0, sizeof(NX_TCP_SOCKET));
 80117ae:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 80117b2:	2100      	movs	r1, #0
 80117b4:	68b8      	ldr	r0, [r7, #8]
 80117b6:	f007 fa1b 	bl	8018bf0 <memset>

    /* Fill in the basic information in the new TCP socket structure.  */

    /* Remember the associated IP structure.  */
    socket_ptr -> nx_tcp_socket_ip_ptr =  ip_ptr;
 80117ba:	68bb      	ldr	r3, [r7, #8]
 80117bc:	68fa      	ldr	r2, [r7, #12]
 80117be:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

    /* By default, indicate the socket is a client socket.  */
    socket_ptr -> nx_tcp_socket_client_type =  NX_TRUE;
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	2201      	movs	r2, #1
 80117c6:	609a      	str	r2, [r3, #8]

    /* Save the TCP socket's name.  */
    socket_ptr -> nx_tcp_socket_name =  name;
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	687a      	ldr	r2, [r7, #4]
 80117cc:	605a      	str	r2, [r3, #4]

    /* Setup the counter for duplicated ACK packet.  */
    socket_ptr -> nx_tcp_socket_duplicated_ack_received = 0;
 80117ce:	68bb      	ldr	r3, [r7, #8]
 80117d0:	2200      	movs	r2, #0
 80117d2:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Setup this socket's maximum segment size (mss).  */
    socket_ptr -> nx_tcp_socket_mss = 0;
 80117d4:	68bb      	ldr	r3, [r7, #8]
 80117d6:	2200      	movs	r2, #0
 80117d8:	611a      	str	r2, [r3, #16]

    /* Setup the default receiver's maximum segment size.  */
    socket_ptr -> nx_tcp_socket_connect_mss =  NX_TCP_MSS_SIZE;
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80117e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Save the type of service input parameter.  */
    socket_ptr -> nx_tcp_socket_type_of_service =  type_of_service;
 80117e2:	68bb      	ldr	r3, [r7, #8]
 80117e4:	683a      	ldr	r2, [r7, #0]
 80117e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    /* Save the fragment input parameter.  */
    socket_ptr -> nx_tcp_socket_fragment_enable =  fragment & NX_DONT_FRAGMENT;
 80117ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117ec:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80117f0:	68bb      	ldr	r3, [r7, #8]
 80117f2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    /* Save the time-to-live input parameter.  */
    socket_ptr -> nx_tcp_socket_time_to_live =  time_to_live;
 80117f6:	68bb      	ldr	r3, [r7, #8]
 80117f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117fa:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* Clear the socket bind in progress flag.  */
    socket_ptr -> nx_tcp_socket_bind_in_progress =  NX_FALSE;
 80117fe:	68bb      	ldr	r3, [r7, #8]
 8011800:	2200      	movs	r2, #0
 8011802:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    /* Setup the delayed ACK timeout periodic rate.  */
    socket_ptr -> nx_tcp_socket_delayed_ack_timeout =  _nx_tcp_ack_timer_rate;
 8011806:	4b4b      	ldr	r3, [pc, #300]	@ (8011934 <_nx_tcp_socket_create+0x194>)
 8011808:	681a      	ldr	r2, [r3, #0]
 801180a:	68bb      	ldr	r3, [r7, #8]
 801180c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Setup the default transmit timeout.  */
    socket_ptr -> nx_tcp_socket_timeout_rate =         _nx_tcp_transmit_timer_rate;
 801180e:	4b4a      	ldr	r3, [pc, #296]	@ (8011938 <_nx_tcp_socket_create+0x198>)
 8011810:	681a      	ldr	r2, [r3, #0]
 8011812:	68bb      	ldr	r3, [r7, #8]
 8011814:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    socket_ptr -> nx_tcp_socket_timeout_max_retries =  NX_TCP_MAXIMUM_RETRIES;
 8011818:	68bb      	ldr	r3, [r7, #8]
 801181a:	220a      	movs	r2, #10
 801181c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    socket_ptr -> nx_tcp_socket_timeout_shift =        NX_TCP_RETRY_SHIFT;
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	2200      	movs	r2, #0
 8011824:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8

    /* Setup the default maximum transmit queue depth.  */
    socket_ptr -> nx_tcp_socket_transmit_queue_maximum_default =  NX_TCP_MAXIMUM_TX_QUEUE;
 8011828:	68bb      	ldr	r3, [r7, #8]
 801182a:	2214      	movs	r2, #20
 801182c:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    socket_ptr -> nx_tcp_socket_transmit_queue_maximum =          NX_TCP_MAXIMUM_TX_QUEUE;
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	2214      	movs	r2, #20
 8011834:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    /* Window scaling feature is enabled.  Record this user-specified window size. */
    socket_ptr -> nx_tcp_socket_rx_window_maximum = window_size;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */

    /* Setup the sliding window information.  */
    socket_ptr -> nx_tcp_socket_rx_window_default =   window_size;
 8011838:	68bb      	ldr	r3, [r7, #8]
 801183a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801183c:	67da      	str	r2, [r3, #124]	@ 0x7c
    socket_ptr -> nx_tcp_socket_rx_window_current =   window_size;
 801183e:	68bb      	ldr	r3, [r7, #8]
 8011840:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011842:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 8011846:	68bb      	ldr	r3, [r7, #8]
 8011848:	2200      	movs	r2, #0
 801184a:	669a      	str	r2, [r3, #104]	@ 0x68
    socket_ptr -> nx_tcp_socket_tx_window_advertised = 0;
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	2200      	movs	r2, #0
 8011850:	661a      	str	r2, [r3, #96]	@ 0x60
    socket_ptr -> nx_tcp_socket_tx_window_congestion = 0;
 8011852:	68bb      	ldr	r3, [r7, #8]
 8011854:	2200      	movs	r2, #0
 8011856:	665a      	str	r2, [r3, #100]	@ 0x64


    /* Initialize the ack_n_packet counter. */
    socket_ptr -> nx_tcp_socket_ack_n_packet_counter = 1;
 8011858:	68bb      	ldr	r3, [r7, #8]
 801185a:	2201      	movs	r2, #1
 801185c:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Save the application callback routines.  */
    socket_ptr -> nx_tcp_urgent_data_callback = tcp_urgent_data_callback;
 801185e:	68bb      	ldr	r3, [r7, #8]
 8011860:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011862:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    socket_ptr -> nx_tcp_disconnect_callback =  tcp_disconnect_callback;
 8011866:	68bb      	ldr	r3, [r7, #8]
 8011868:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801186a:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    /* Clear the receive notify function pointer.  */
    socket_ptr -> nx_tcp_receive_callback =  NX_NULL;
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	2200      	movs	r2, #0
 8011872:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Setup the initial TCP socket state.  */
    socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSED;
 8011876:	68bb      	ldr	r3, [r7, #8]
 8011878:	2201      	movs	r2, #1
 801187a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SOCKET_CREATE, ip_ptr, socket_ptr, type_of_service, window_size, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Get protection while we insert the TCP socket into the created list.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011882:	f04f 31ff 	mov.w	r1, #4294967295
 8011886:	4618      	mov	r0, r3
 8011888:	f004 fe44 	bl	8016514 <_tx_mutex_get>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801188c:	f3ef 8310 	mrs	r3, PRIMASK
 8011890:	61fb      	str	r3, [r7, #28]
    return(posture);
 8011892:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8011894:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011896:	b672      	cpsid	i
    return(int_posture);
 8011898:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts while we link the new TCP socket to the IP structure.  */
    TX_DISABLE
 801189a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Load the TCP ID field in the TCP control block.  */
    socket_ptr -> nx_tcp_socket_id =  NX_TCP_ID;
 801189c:	68bb      	ldr	r3, [r7, #8]
 801189e:	4a27      	ldr	r2, [pc, #156]	@ (801193c <_nx_tcp_socket_create+0x19c>)
 80118a0:	601a      	str	r2, [r3, #0]

    /* Place the new TCP control block on the list of created TCP sockets for this IP.  First,
       check for an empty list.  */
    if (ip_ptr -> nx_ip_tcp_created_sockets_ptr)
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d01a      	beq.n	80118e2 <_nx_tcp_socket_create+0x142>
    {

        /* Pickup tail pointer.  */
        tail_ptr =  (ip_ptr -> nx_ip_tcp_created_sockets_ptr) -> nx_tcp_socket_created_previous;
 80118ac:	68fb      	ldr	r3, [r7, #12]
 80118ae:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 80118b2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80118b6:	623b      	str	r3, [r7, #32]

        /* Place the new TCP socket control block in the list.  */
        (ip_ptr -> nx_ip_tcp_created_sockets_ptr) -> nx_tcp_socket_created_previous =  socket_ptr;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 80118be:	68ba      	ldr	r2, [r7, #8]
 80118c0:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        tail_ptr ->  nx_tcp_socket_created_next =  socket_ptr;
 80118c4:	6a3b      	ldr	r3, [r7, #32]
 80118c6:	68ba      	ldr	r2, [r7, #8]
 80118c8:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

        /* Setup this TCP socket's created links.  */
        socket_ptr -> nx_tcp_socket_created_previous =  tail_ptr;
 80118cc:	68bb      	ldr	r3, [r7, #8]
 80118ce:	6a3a      	ldr	r2, [r7, #32]
 80118d0:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        socket_ptr -> nx_tcp_socket_created_next =      ip_ptr -> nx_ip_tcp_created_sockets_ptr;
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	f8d3 29a0 	ldr.w	r2, [r3, #2464]	@ 0x9a0
 80118da:	68bb      	ldr	r3, [r7, #8]
 80118dc:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
 80118e0:	e00b      	b.n	80118fa <_nx_tcp_socket_create+0x15a>
    }
    else
    {

        /* The created TCP socket list is empty.  Add TCP socket control block to empty list.  */
        ip_ptr -> nx_ip_tcp_created_sockets_ptr =       socket_ptr;
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	68ba      	ldr	r2, [r7, #8]
 80118e6:	f8c3 29a0 	str.w	r2, [r3, #2464]	@ 0x9a0
        socket_ptr -> nx_tcp_socket_created_previous =  socket_ptr;
 80118ea:	68bb      	ldr	r3, [r7, #8]
 80118ec:	68ba      	ldr	r2, [r7, #8]
 80118ee:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        socket_ptr -> nx_tcp_socket_created_next =      socket_ptr;
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	68ba      	ldr	r2, [r7, #8]
 80118f6:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    }

    /* Increment the created TCP socket counter.  */
    ip_ptr -> nx_ip_tcp_created_sockets_count++;
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	f8d3 39a4 	ldr.w	r3, [r3, #2468]	@ 0x9a4
 8011900:	1c5a      	adds	r2, r3, #1
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	f8c3 29a4 	str.w	r2, [r3, #2468]	@ 0x9a4

#ifdef FEATURE_NX_IPV6
    socket_ptr -> nx_tcp_socket_ipv6_addr   =             NX_NULL;
 8011908:	68bb      	ldr	r3, [r7, #8]
 801190a:	2200      	movs	r2, #0
 801190c:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
 8011910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011912:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011914:	697b      	ldr	r3, [r7, #20]
 8011916:	f383 8810 	msr	PRIMASK, r3
}
 801191a:	bf00      	nop
#endif /* NX_IPSEC_ENABLE */
    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Release protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011922:	4618      	mov	r0, r3
 8011924:	f005 f86e 	bl	8016a04 <_tx_mutex_put>

    /* Return successful completion.  */
    return(NX_SUCCESS);
 8011928:	2300      	movs	r3, #0
}
 801192a:	4618      	mov	r0, r3
 801192c:	3728      	adds	r7, #40	@ 0x28
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}
 8011932:	bf00      	nop
 8011934:	2400085c 	.word	0x2400085c
 8011938:	24000860 	.word	0x24000860
 801193c:	54435020 	.word	0x54435020

08011940 <_nx_tcp_socket_disconnect>:
/*                                            supported TCP/IP offload,   */
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_socket_disconnect(NX_TCP_SOCKET *socket_ptr, ULONG wait_option)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b08c      	sub	sp, #48	@ 0x30
 8011944:	af02      	add	r7, sp, #8
 8011946:	6078      	str	r0, [r7, #4]
 8011948:	6039      	str	r1, [r7, #0]
#endif /* NX_ENABLE_TCPIP_OFFLOAD */
UINT          status;
NX_IP        *ip_ptr;

    /* Setup IP pointer.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011950:	623b      	str	r3, [r7, #32]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SOCKET_DISCONNECT, ip_ptr, socket_ptr, wait_option, socket_ptr -> nx_tcp_socket_state, NX_TRACE_TCP_EVENTS, 0, 0);

    /* Default status to success.  */
    status =  NX_SUCCESS;
 8011952:	2300      	movs	r3, #0
 8011954:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Obtain the IP mutex so we can access socket and IP information.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8011956:	6a3b      	ldr	r3, [r7, #32]
 8011958:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801195c:	f04f 31ff 	mov.w	r1, #4294967295
 8011960:	4618      	mov	r0, r3
 8011962:	f004 fdd7 	bl	8016514 <_tx_mutex_get>

#ifndef NX_DISABLE_TCP_INFO
    /* Increment the TCP disconnections count.  */
    ip_ptr -> nx_ip_tcp_disconnections++;
 8011966:	6a3b      	ldr	r3, [r7, #32]
 8011968:	f8d3 35d4 	ldr.w	r3, [r3, #1492]	@ 0x5d4
 801196c:	1c5a      	adds	r2, r3, #1
 801196e:	6a3b      	ldr	r3, [r7, #32]
 8011970:	f8c3 25d4 	str.w	r2, [r3, #1492]	@ 0x5d4
#endif

    /* Determine if the socket is in a state not valid for a disconnect.  */
    if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_ESTABLISHED) &&
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011978:	2b05      	cmp	r3, #5
 801197a:	d013      	beq.n	80119a4 <_nx_tcp_socket_disconnect+0x64>
        (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_SENT) &&
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_ESTABLISHED) &&
 8011980:	2b03      	cmp	r3, #3
 8011982:	d00f      	beq.n	80119a4 <_nx_tcp_socket_disconnect+0x64>
        (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_RECEIVED) &&
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_SENT) &&
 8011988:	2b04      	cmp	r3, #4
 801198a:	d00b      	beq.n	80119a4 <_nx_tcp_socket_disconnect+0x64>
        (socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSE_WAIT))
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_RECEIVED) &&
 8011990:	2b06      	cmp	r3, #6
 8011992:	d007      	beq.n	80119a4 <_nx_tcp_socket_disconnect+0x64>
    {

        /* Release protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011994:	6a3b      	ldr	r3, [r7, #32]
 8011996:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801199a:	4618      	mov	r0, r3
 801199c:	f005 f832 	bl	8016a04 <_tx_mutex_put>

        /* Return a not connected error code.  */
        return(NX_NOT_CONNECTED);
 80119a0:	2338      	movs	r3, #56	@ 0x38
 80119a2:	e112      	b.n	8011bca <_nx_tcp_socket_disconnect+0x28a>
    }
    else
#endif /* NX_ENABLE_TCPIP_OFFLOAD */

    /* Determine if the connection wasn't fully completed.  */
    if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_SENT) ||
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119a8:	2b03      	cmp	r3, #3
 80119aa:	d003      	beq.n	80119b4 <_nx_tcp_socket_disconnect+0x74>
        (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED))
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_SENT) ||
 80119b0:	2b04      	cmp	r3, #4
 80119b2:	d14c      	bne.n	8011a4e <_nx_tcp_socket_disconnect+0x10e>
    {

        /* Connection wasn't fully completed, reset to the proper socket state.  */
        if (socket_ptr -> nx_tcp_socket_client_type)
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	689b      	ldr	r3, [r3, #8]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d01d      	beq.n	80119f8 <_nx_tcp_socket_disconnect+0xb8>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            if (socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED)
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119c0:	2b04      	cmp	r3, #4
 80119c2:	d115      	bne.n	80119f0 <_nx_tcp_socket_disconnect+0xb0>
            {

                /* Setup FIN timeout.  */
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate;
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	2200      	movs	r2, #0
 80119d4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

                /* Increment the sequence number.  */
                socket_ptr -> nx_tcp_socket_tx_sequence++;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80119dc:	1c5a      	adds	r2, r3, #1
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Send FIN packet.  */
                _nx_tcp_packet_send_fin(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80119e6:	3b01      	subs	r3, #1
 80119e8:	4619      	mov	r1, r3
 80119ea:	6878      	ldr	r0, [r7, #4]
 80119ec:	f7ff f8ae 	bl	8010b4c <_nx_tcp_packet_send_fin>
            }

            /* Client socket, return to a CLOSED state.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSED;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2201      	movs	r2, #1
 80119f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80119f6:	e025      	b.n	8011a44 <_nx_tcp_socket_disconnect+0x104>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LISTEN_STATE, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED) &&
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119fc:	2b04      	cmp	r3, #4
 80119fe:	d119      	bne.n	8011a34 <_nx_tcp_socket_disconnect+0xf4>
                (socket_ptr -> nx_tcp_socket_connect_interface != NX_NULL))
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_SYN_RECEIVED) &&
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d015      	beq.n	8011a34 <_nx_tcp_socket_disconnect+0xf4>
            {

                /* Setup FIN timeout.  */
                socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2200      	movs	r2, #0
 8011a18:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

                /* Increment the sequence number.  */
                socket_ptr -> nx_tcp_socket_tx_sequence++;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011a20:	1c5a      	adds	r2, r3, #1
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Send FIN packet.  */
                _nx_tcp_packet_send_fin(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011a2a:	3b01      	subs	r3, #1
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f7ff f88c 	bl	8010b4c <_nx_tcp_packet_send_fin>
            }

            /* Server socket, return to LISTEN state.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_LISTEN_STATE;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2202      	movs	r2, #2
 8011a38:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Move back the acknowledgment number just in case there is a retry.  */
            socket_ptr -> nx_tcp_socket_rx_sequence--;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a3e:	1e5a      	subs	r2, r3, #1
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        /* Socket is no longer active. Clear the timeout. */
        socket_ptr -> nx_tcp_socket_timeout =  0;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2200      	movs	r2, #0
 8011a48:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8011a4c:	e058      	b.n	8011b00 <_nx_tcp_socket_disconnect+0x1c0>

#ifndef NX_DISABLE_RESET_DISCONNECT

    /* Determine if there is no timeout associated with the disconnect. If this is the case,
       we will send a RST and simply enter a closed state.  */
    else if (wait_option == NX_NO_WAIT)
 8011a4e:	683b      	ldr	r3, [r7, #0]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d114      	bne.n	8011a7e <_nx_tcp_socket_disconnect+0x13e>
    {

        /* No timeout was specified, simply send a RST and enter a closed or listen state.  */

        /* Clear this field so the RST packet handler knows this is a fake header. */
        tcp_header.nx_tcp_header_word_3 = NX_TCP_ACK_BIT;
 8011a54:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011a58:	61bb      	str	r3, [r7, #24]

        /* Send the RST packet. We just want to create a fake header, so assume this packet is incoming packet.  */
        tcp_header.nx_tcp_acknowledgment_number =  socket_ptr -> nx_tcp_socket_tx_sequence;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011a5e:	617b      	str	r3, [r7, #20]
        tcp_header.nx_tcp_sequence_number = socket_ptr -> nx_tcp_socket_rx_sequence;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a64:	613b      	str	r3, [r7, #16]
        _nx_tcp_packet_send_rst(socket_ptr, &tcp_header);
 8011a66:	f107 030c 	add.w	r3, r7, #12
 8011a6a:	4619      	mov	r1, r3
 8011a6c:	6878      	ldr	r0, [r7, #4]
 8011a6e:	f7ff f8a5 	bl	8010bbc <_nx_tcp_packet_send_rst>

        /* Cleanup the transmission control block.  */
        _nx_tcp_socket_block_cleanup(socket_ptr);
 8011a72:	6878      	ldr	r0, [r7, #4]
 8011a74:	f7ff fe12 	bl	801169c <_nx_tcp_socket_block_cleanup>

        /* No suspension is requested, just set the return status to in progress.  */
        status =  NX_IN_PROGRESS;
 8011a78:	2337      	movs	r3, #55	@ 0x37
 8011a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8011a7c:	e040      	b.n	8011b00 <_nx_tcp_socket_disconnect+0x1c0>
    }
#endif

    /* Determine if this is an active disconnect, i.e. initiated by the application rather
       than in response to a disconnect from the connected socket.  */
    else if (socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSE_WAIT)
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011a82:	2b06      	cmp	r3, #6
 8011a84:	d01e      	beq.n	8011ac4 <_nx_tcp_socket_disconnect+0x184>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_FIN_WAIT_1, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move the TCP state to FIN WAIT 1 state, the first state of an active close.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_FIN_WAIT_1;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	2207      	movs	r2, #7
 8011a8a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Determine if the transmit queue is empty.  Only setup a FIN timeout here when
           there are no more transmit packets waiting to be ACKed.  If there are transmit
           packets still waiting, the FIN timeout will be setup when the transmit queue is completely
           acknowledged.  */
        if (socket_ptr -> nx_tcp_socket_transmit_sent_head == NX_NULL)
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d109      	bne.n	8011aaa <_nx_tcp_socket_disconnect+0x16a>
        {

            /* No transmit packets queue, setup FIN timeout.  */
            socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        }

        /* Increment the sequence number.  */
        socket_ptr -> nx_tcp_socket_tx_sequence++;
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011aae:	1c5a      	adds	r2, r3, #1
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Send FIN packet.  */
        _nx_tcp_packet_send_fin(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011ab8:	3b01      	subs	r3, #1
 8011aba:	4619      	mov	r1, r3
 8011abc:	6878      	ldr	r0, [r7, #4]
 8011abe:	f7ff f845 	bl	8010b4c <_nx_tcp_packet_send_fin>
 8011ac2:	e01d      	b.n	8011b00 <_nx_tcp_socket_disconnect+0x1c0>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_LAST_ACK, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move the TCP state to wait for the last ACK message for the complete disconnect.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_LAST_ACK;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	220b      	movs	r2, #11
 8011ac8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Determine if the transmit queue is empty.  Only setup a FIN timeout here when
           there are no more transmit packets waiting to be ACKed.  If there are transmit
           packets still waiting, the FIN timeout will be setup when the transmit queue is completely
           acknowledged.  */
        if (socket_ptr -> nx_tcp_socket_transmit_sent_head == NX_NULL)
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d109      	bne.n	8011ae8 <_nx_tcp_socket_disconnect+0x1a8>
        {

            /* No transmit packets queue, setup FIN timeout.  */
            socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        }

        /* Increment the sequence number.  */
        socket_ptr -> nx_tcp_socket_tx_sequence++;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011aec:	1c5a      	adds	r2, r3, #1
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Send FIN packet.  */
        _nx_tcp_packet_send_fin(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011af6:	3b01      	subs	r3, #1
 8011af8:	4619      	mov	r1, r3
 8011afa:	6878      	ldr	r0, [r7, #4]
 8011afc:	f7ff f826 	bl	8010b4c <_nx_tcp_packet_send_fin>
    }

    /* Optionally suspend the thread.  If timeout occurs, return a disconnect timeout status.  If
       immediate response is selected, return a disconnect in progress status.  Only on a real
       disconnect should success be returned.  */
    if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSED) && (socket_ptr -> nx_tcp_socket_state != NX_TCP_LISTEN_STATE) &&
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b04:	2b01      	cmp	r3, #1
 8011b06:	d02b      	beq.n	8011b60 <_nx_tcp_socket_disconnect+0x220>
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b0c:	2b02      	cmp	r3, #2
 8011b0e:	d027      	beq.n	8011b60 <_nx_tcp_socket_disconnect+0x220>
#ifdef NX_DISABLE_RESET_DISCONNECT
        (wait_option) &&
#endif
        (_tx_thread_current_ptr != &(ip_ptr -> nx_ip_thread)))
 8011b10:	6a3b      	ldr	r3, [r7, #32]
 8011b12:	f203 629c 	addw	r2, r3, #1692	@ 0x69c
 8011b16:	4b2f      	ldr	r3, [pc, #188]	@ (8011bd4 <_nx_tcp_socket_disconnect+0x294>)
 8011b18:	681b      	ldr	r3, [r3, #0]
    if ((socket_ptr -> nx_tcp_socket_state != NX_TCP_CLOSED) && (socket_ptr -> nx_tcp_socket_state != NX_TCP_LISTEN_STATE) &&
 8011b1a:	429a      	cmp	r2, r3
 8011b1c:	d020      	beq.n	8011b60 <_nx_tcp_socket_disconnect+0x220>
    {

        /* Suspend the thread on socket disconnect.  */
        _nx_tcp_socket_thread_suspend(&(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread), _nx_tcp_disconnect_cleanup, socket_ptr, &(ip_ptr -> nx_ip_protection), wait_option);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	f503 7086 	add.w	r0, r3, #268	@ 0x10c
 8011b24:	6a3b      	ldr	r3, [r7, #32]
 8011b26:	f503 62c8 	add.w	r2, r3, #1600	@ 0x640
 8011b2a:	683b      	ldr	r3, [r7, #0]
 8011b2c:	9300      	str	r3, [sp, #0]
 8011b2e:	4613      	mov	r3, r2
 8011b30:	687a      	ldr	r2, [r7, #4]
 8011b32:	4929      	ldr	r1, [pc, #164]	@ (8011bd8 <_nx_tcp_socket_disconnect+0x298>)
 8011b34:	f001 ff1c 	bl	8013970 <_nx_tcp_socket_thread_suspend>

        /* Reobtain the IP mutex.  */
        tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8011b38:	6a3b      	ldr	r3, [r7, #32]
 8011b3a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011b3e:	f04f 31ff 	mov.w	r1, #4294967295
 8011b42:	4618      	mov	r0, r3
 8011b44:	f004 fce6 	bl	8016514 <_tx_mutex_get>

        /* Determine if the socket is in the timed wait state.  */
        if (socket_ptr -> nx_tcp_socket_state != NX_TCP_TIMED_WAIT)
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b4c:	2b0a      	cmp	r3, #10
 8011b4e:	d002      	beq.n	8011b56 <_nx_tcp_socket_disconnect+0x216>
        {

            /* Cleanup the transmission control block.  */
            _nx_tcp_socket_block_cleanup(socket_ptr);
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f7ff fda3 	bl	801169c <_nx_tcp_socket_block_cleanup>
        }

        /* Use the thread return the completion code.  */
        status =  _tx_thread_current_ptr -> tx_thread_suspend_status;
 8011b56:	4b1f      	ldr	r3, [pc, #124]	@ (8011bd4 <_nx_tcp_socket_disconnect+0x294>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We now need to check for any remaining sent packets in the transmit queue.
       If found they need to be released.  */
    if (socket_ptr -> nx_tcp_socket_transmit_sent_head)
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d002      	beq.n	8011b70 <_nx_tcp_socket_disconnect+0x230>
    {

        /* Release all transmit packets.  */
        _nx_tcp_socket_transmit_queue_flush(socket_ptr);
 8011b6a:	6878      	ldr	r0, [r7, #4]
 8011b6c:	f001 ff5a 	bl	8013a24 <_nx_tcp_socket_transmit_queue_flush>
    }

    /* Clear any connection suspension on this socket.  */
    if (socket_ptr -> nx_tcp_socket_connect_suspended_thread)
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d00e      	beq.n	8011b98 <_nx_tcp_socket_disconnect+0x258>
    {

        /* Call the connect thread suspension cleanup routine.  */
        _nx_tcp_connect_cleanup(socket_ptr -> nx_tcp_socket_connect_suspended_thread NX_CLEANUP_ARGUMENT);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8011b80:	2100      	movs	r1, #0
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7fd fd9a 	bl	800f6bc <_nx_tcp_connect_cleanup>
    }

    /* Clear all receive thread suspensions on this socket.  */
    while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 8011b88:	e006      	b.n	8011b98 <_nx_tcp_socket_disconnect+0x258>
    {

        /* Call the receive thread suspension cleanup routine.  */
        _nx_tcp_receive_cleanup(socket_ptr -> nx_tcp_socket_receive_suspension_list NX_CLEANUP_ARGUMENT);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011b90:	2100      	movs	r1, #0
 8011b92:	4618      	mov	r0, r3
 8011b94:	f7ff f900 	bl	8010d98 <_nx_tcp_receive_cleanup>
    while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d1f3      	bne.n	8011b8a <_nx_tcp_socket_disconnect+0x24a>
    }

    /* Clear all transmit thread suspensions on this socket.  */
    while (socket_ptr -> nx_tcp_socket_transmit_suspension_list)
 8011ba2:	e006      	b.n	8011bb2 <_nx_tcp_socket_disconnect+0x272>
    {

        /* Call the receive thread suspension cleanup routine.  */
        _nx_tcp_transmit_cleanup(socket_ptr -> nx_tcp_socket_transmit_suspension_list NX_CLEANUP_ARGUMENT);
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8011baa:	2100      	movs	r1, #0
 8011bac:	4618      	mov	r0, r3
 8011bae:	f001 ff81 	bl	8013ab4 <_nx_tcp_transmit_cleanup>
    while (socket_ptr -> nx_tcp_socket_transmit_suspension_list)
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d1f3      	bne.n	8011ba4 <_nx_tcp_socket_disconnect+0x264>
    }

    /* Release the IP protection.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011bbc:	6a3b      	ldr	r3, [r7, #32]
 8011bbe:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	f004 ff1e 	bl	8016a04 <_tx_mutex_put>

    /* Return in-progress completion status.  */
    return(status);
 8011bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011bca:	4618      	mov	r0, r3
 8011bcc:	3728      	adds	r7, #40	@ 0x28
 8011bce:	46bd      	mov	sp, r7
 8011bd0:	bd80      	pop	{r7, pc}
 8011bd2:	bf00      	nop
 8011bd4:	240008a0 	.word	0x240008a0
 8011bd8:	0800f915 	.word	0x0800f915

08011bdc <_nx_tcp_socket_packet_process>:
/*                                            supported HTTP Proxy,       */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_packet_process(NX_TCP_SOCKET *socket_ptr, NX_PACKET *packet_ptr)
{
 8011bdc:	b5b0      	push	{r4, r5, r7, lr}
 8011bde:	b090      	sub	sp, #64	@ 0x40
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
 8011be4:	6039      	str	r1, [r7, #0]

UINT          packet_queued =  NX_FALSE;
 8011be6:	2300      	movs	r3, #0
 8011be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
ULONG         packet_data_length;
ULONG         packet_sequence;
ULONG         rx_sequence;
ULONG         rx_window;
UINT          outside_of_window;
ULONG         mss = 0;
 8011bea:	2300      	movs	r3, #0
 8011bec:	60bb      	str	r3, [r7, #8]

    /* Copy the TCP header, since the actual packet can be delivered to
       a waiting socket/thread during this routine and before we are done
       using the header.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    tcp_header_copy =  *((NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr);
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	689b      	ldr	r3, [r3, #8]
 8011bf2:	f107 040c 	add.w	r4, r7, #12
 8011bf6:	461d      	mov	r5, r3
 8011bf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011bfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011bfc:	682b      	ldr	r3, [r5, #0]
 8011bfe:	6023      	str	r3, [r4, #0]

    /* Get the size of the TCP header.  */
    header_length =  (tcp_header_copy.nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8011c00:	69bb      	ldr	r3, [r7, #24]
 8011c02:	0f1b      	lsrs	r3, r3, #28
 8011c04:	009b      	lsls	r3, r3, #2
 8011c06:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Process the segment if socket state is equal or greater than NX_TCP_SYN_RECEIVED. According to RFC 793, Section 3.9, Page 69.  */
    if ((socket_ptr -> nx_tcp_socket_state >= NX_TCP_SYN_RECEIVED)
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011c0c:	2b03      	cmp	r3, #3
 8011c0e:	f240 80b6 	bls.w	8011d7e <_nx_tcp_socket_packet_process+0x1a2>
    {

        /* Step1: Check sequence number. According to RFC 793, Section 3.9, Page 69.  */

        /* Pickup the sequence of this packet. */
        packet_sequence = tcp_header_copy.nx_tcp_sequence_number;
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Calculate the data length in the packet.  */
        packet_data_length = packet_ptr -> nx_packet_length - header_length;
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c1c:	1ad3      	subs	r3, r2, r3
 8011c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Pickup the rx sequence.  */
        rx_sequence = socket_ptr -> nx_tcp_socket_rx_sequence;
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011c24:	62bb      	str	r3, [r7, #40]	@ 0x28
            socket_ptr -> nx_tcp_socket_rx_window_current =  socket_ptr -> nx_tcp_socket_rx_window_default;
        }
#endif /* NX_ENABLE_LOW_WATERMARK */

        /* Pickup the rx window.  */
        rx_window = socket_ptr -> nx_tcp_socket_rx_window_current;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c2c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* There are four cases for the acceptability test for an incoming segment.
           Section 3.9 Page 69, RFC 793.  */
        outside_of_window = NX_TRUE;
 8011c2e:	2301      	movs	r3, #1
 8011c30:	63bb      	str	r3, [r7, #56]	@ 0x38

        if (packet_data_length == 0)
 8011c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d12b      	bne.n	8011c90 <_nx_tcp_socket_packet_process+0xb4>
        {
            if (rx_window == 0)
 8011c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d119      	bne.n	8011c72 <_nx_tcp_socket_packet_process+0x96>
            {
                if (packet_sequence == rx_sequence)
 8011c3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c42:	429a      	cmp	r2, r3
 8011c44:	d102      	bne.n	8011c4c <_nx_tcp_socket_packet_process+0x70>
                {
                    outside_of_window = NX_FALSE;
 8011c46:	2300      	movs	r3, #0
 8011c48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c4a:	e044      	b.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                }
                else if ((tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_RST_BIT) ||
 8011c4c:	69bb      	ldr	r3, [r7, #24]
 8011c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d10a      	bne.n	8011c6c <_nx_tcp_socket_packet_process+0x90>
                         (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_URG_BIT) ||
 8011c56:	69bb      	ldr	r3, [r7, #24]
 8011c58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
                else if ((tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_RST_BIT) ||
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d105      	bne.n	8011c6c <_nx_tcp_socket_packet_process+0x90>
                         ((tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_CONTROL_MASK) == NX_TCP_ACK_BIT))
 8011c60:	69bb      	ldr	r3, [r7, #24]
 8011c62:	f403 13b8 	and.w	r3, r3, #1507328	@ 0x170000
                         (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_URG_BIT) ||
 8011c66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011c6a:	d134      	bne.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                {

                    /* If the RCV.WND is zero, no segments will be acceptable, but
                       special allowance should be made to accept valid ACKs, URGs and RSTs.
                       Section 3.9 Page 69, RFC 793. */
                    outside_of_window = NX_FALSE;
 8011c6c:	2300      	movs	r3, #0
 8011c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c70:	e031      	b.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                }
            }
            else if (((INT)(packet_sequence - rx_sequence) >= 0) &&
 8011c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c76:	1ad3      	subs	r3, r2, r3
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	db2c      	blt.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                     ((INT)(rx_sequence + rx_window - packet_sequence) > 0))
 8011c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c80:	441a      	add	r2, r3
 8011c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c84:	1ad3      	subs	r3, r2, r3
            else if (((INT)(packet_sequence - rx_sequence) >= 0) &&
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	dd25      	ble.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
            {
                outside_of_window = NX_FALSE;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c8e:	e022      	b.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
            }
        }
        else
        {
            if ((rx_window > 0) &&
 8011c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d01f      	beq.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                ((((INT)(packet_sequence - rx_sequence) >= 0) &&
 8011c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c9a:	1ad3      	subs	r3, r2, r3
            if ((rx_window > 0) &&
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	db06      	blt.n	8011cae <_nx_tcp_socket_packet_process+0xd2>
                  ((INT)(rx_sequence + rx_window - packet_sequence) > 0)) ||
 8011ca0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ca4:	441a      	add	r2, r3
 8011ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca8:	1ad3      	subs	r3, r2, r3
                ((((INT)(packet_sequence - rx_sequence) >= 0) &&
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	dc11      	bgt.n	8011cd2 <_nx_tcp_socket_packet_process+0xf6>
                 (((INT)(packet_sequence + (packet_data_length - 1) - rx_sequence) >= 0) &&
 8011cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cb2:	441a      	add	r2, r3
 8011cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cb6:	1ad3      	subs	r3, r2, r3
 8011cb8:	3b01      	subs	r3, #1
                  ((INT)(rx_sequence + rx_window - packet_sequence) > 0)) ||
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	db0b      	blt.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
                  ((INT)(rx_sequence + 1 + (rx_window - packet_sequence) - packet_data_length) > 0))))
 8011cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cc2:	1ad2      	subs	r2, r2, r3
 8011cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cc6:	441a      	add	r2, r3
 8011cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cca:	1ad3      	subs	r3, r2, r3
 8011ccc:	3301      	adds	r3, #1
                 (((INT)(packet_sequence + (packet_data_length - 1) - rx_sequence) >= 0) &&
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	dd01      	ble.n	8011cd6 <_nx_tcp_socket_packet_process+0xfa>
            {
                outside_of_window = NX_FALSE;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
            }
        }

        /* Detect whether or not the data is outside the window.  */
        if (outside_of_window)
 8011cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d016      	beq.n	8011d0a <_nx_tcp_socket_packet_process+0x12e>
        {

            /* If an incoming segment is not acceptable, an acknowledgment should be sent in reply
               (unless the RST bit is set, if so drop the segment and return).
               Section 3.9, Page 69, RFC 793.  */
            if (!(tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_RST_BIT))
 8011cdc:	69bb      	ldr	r3, [r7, #24]
 8011cde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d105      	bne.n	8011cf2 <_nx_tcp_socket_packet_process+0x116>
            {

                /* Send an immediate ACK.  */
                _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011cea:	4619      	mov	r1, r3
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f7fe fddb 	bl	80108a8 <_nx_tcp_packet_send_ack>
            }

#ifndef NX_DISABLE_TCP_INFO

            /* Increment the TCP dropped packet count.  */
            socket_ptr -> nx_tcp_socket_ip_ptr -> nx_ip_tcp_receive_packets_dropped++;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011cf8:	f8d3 25c0 	ldr.w	r2, [r3, #1472]	@ 0x5c0
 8011cfc:	3201      	adds	r2, #1
 8011cfe:	f8c3 25c0 	str.w	r2, [r3, #1472]	@ 0x5c0
#endif

            /* Release the packet.  */
            _nx_packet_release(packet_ptr);
 8011d02:	6838      	ldr	r0, [r7, #0]
 8011d04:	f7fd fa54 	bl	800f1b0 <_nx_packet_release>

            /* Finished processing, simply return!  */
            return;
 8011d08:	e0fd      	b.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
        }

        /* Step2: Check the RST bit. According to RFC 793, Section 3.9, Page 70.  */
        if (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_RST_BIT)
 8011d0a:	69bb      	ldr	r3, [r7, #24]
 8011d0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d00e      	beq.n	8011d32 <_nx_tcp_socket_packet_process+0x156>
        {

#ifndef NX_DISABLE_TCP_INFO

            /* Increment the resets received count.  */
            (socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_resets_received++;
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011d1a:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	@ 0x5e0
 8011d1e:	3201      	adds	r2, #1
 8011d20:	f8c3 25e0 	str.w	r2, [r3, #1504]	@ 0x5e0

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_RESET_RECEIVE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, packet_ptr, tcp_header_copy.nx_tcp_sequence_number, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Reset connection.  */
            _nx_tcp_socket_connection_reset(socket_ptr);
 8011d24:	6878      	ldr	r0, [r7, #4]
 8011d26:	f7ff fce6 	bl	80116f6 <_nx_tcp_socket_connection_reset>

            /* Release the packet.  */
            _nx_packet_release(packet_ptr);
 8011d2a:	6838      	ldr	r0, [r7, #0]
 8011d2c:	f7fd fa40 	bl	800f1b0 <_nx_packet_release>

            /* Finished processing, simply return!  */
            return;
 8011d30:	e0e9      	b.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
        }

        /* Step3: Check the SYN bit. According to RFC 793, Section 3.9, Page 71.  */
        if (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_SYN_BIT)
 8011d32:	69bb      	ldr	r3, [r7, #24]
 8011d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d00f      	beq.n	8011d5c <_nx_tcp_socket_packet_process+0x180>

            /* The SYN is in the window it is an error, send a reset.  */

            /* Adjust the SEQ for the SYN bit. */
            /* The reset logic uses the sequence number in tcp_header_ptr as its ACK number. */
            tcp_header_copy.nx_tcp_sequence_number++;
 8011d3c:	693b      	ldr	r3, [r7, #16]
 8011d3e:	3301      	adds	r3, #1
 8011d40:	613b      	str	r3, [r7, #16]

            /* Send RST message.  */
            _nx_tcp_packet_send_rst(socket_ptr, &tcp_header_copy);
 8011d42:	f107 030c 	add.w	r3, r7, #12
 8011d46:	4619      	mov	r1, r3
 8011d48:	6878      	ldr	r0, [r7, #4]
 8011d4a:	f7fe ff37 	bl	8010bbc <_nx_tcp_packet_send_rst>

            /* Reset the connection. */
            _nx_tcp_socket_connection_reset(socket_ptr);
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f7ff fcd1 	bl	80116f6 <_nx_tcp_socket_connection_reset>

            /* Release the packet.  */
            _nx_packet_release(packet_ptr);
 8011d54:	6838      	ldr	r0, [r7, #0]
 8011d56:	f7fd fa2b 	bl	800f1b0 <_nx_packet_release>

            /* Finished processing, simply return!  */
            return;
 8011d5a:	e0d4      	b.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
        }

        /* Step4: Check the ACK field. According to RFC 793, Section 3.9, Page 72.  */
        if (socket_ptr -> nx_tcp_socket_state != NX_TCP_SYN_RECEIVED)
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011d60:	2b04      	cmp	r3, #4
 8011d62:	d00c      	beq.n	8011d7e <_nx_tcp_socket_packet_process+0x1a2>
        {

            /* Check the ACK field.  */
            if (_nx_tcp_socket_state_ack_check(socket_ptr, &tcp_header_copy) == NX_FALSE)
 8011d64:	f107 030c 	add.w	r3, r7, #12
 8011d68:	4619      	mov	r1, r3
 8011d6a:	6878      	ldr	r0, [r7, #4]
 8011d6c:	f000 fbca 	bl	8012504 <_nx_tcp_socket_state_ack_check>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d103      	bne.n	8011d7e <_nx_tcp_socket_packet_process+0x1a2>
            {

                /* Release the packet.  */
                _nx_packet_release(packet_ptr);
 8011d76:	6838      	ldr	r0, [r7, #0]
 8011d78:	f7fd fa1a 	bl	800f1b0 <_nx_packet_release>

                /* Finished processing, simply return!  */
                return;
 8011d7c:	e0c3      	b.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
            }
        }
    }

    /* Illegal option length check. */
    if (header_length > sizeof(NX_TCP_HEADER))
 8011d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d80:	2b14      	cmp	r3, #20
 8011d82:	d93b      	bls.n	8011dfc <_nx_tcp_socket_packet_process+0x220>
    {

        /* There are one or more option words.  */
        /* The illegal option length is validated during MSS option get function. */
        if (!_nx_tcp_mss_option_get((packet_ptr -> nx_packet_prepend_ptr + sizeof(NX_TCP_HEADER)),
 8011d84:	683b      	ldr	r3, [r7, #0]
 8011d86:	689b      	ldr	r3, [r3, #8]
 8011d88:	f103 0014 	add.w	r0, r3, #20
 8011d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d8e:	3b14      	subs	r3, #20
 8011d90:	f107 0208 	add.w	r2, r7, #8
 8011d94:	4619      	mov	r1, r3
 8011d96:	f7fd ff94 	bl	800fcc2 <_nx_tcp_mss_option_get>
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d12d      	bne.n	8011dfc <_nx_tcp_socket_packet_process+0x220>
            /* TCP MUST be prepared to handle an illegal option length (e.g., zero) without crashing;
               a suggested procedure is to reset the connection and log the reason, outlined in RFC 1122, Section 4.2.2.5, Page85. */

            /* Preprocess the sequence number if the incoming segment does not have an ACK field.
               Reset Generation, RFC793, Section3.4, Page37. */
            if (!(tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_ACK_BIT))
 8011da0:	69bb      	ldr	r3, [r7, #24]
 8011da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d113      	bne.n	8011dd2 <_nx_tcp_socket_packet_process+0x1f6>
            {

                /* Update sequence number to set the reset acknowledge number.  */
                tcp_header_copy.nx_tcp_sequence_number += (packet_ptr -> nx_packet_length - header_length);
 8011daa:	693a      	ldr	r2, [r7, #16]
 8011dac:	683b      	ldr	r3, [r7, #0]
 8011dae:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8011db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011db2:	1acb      	subs	r3, r1, r3
 8011db4:	4413      	add	r3, r2
 8011db6:	613b      	str	r3, [r7, #16]

                /* Check the SYN and FIN bits.  */
                if ((tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_SYN_BIT) ||
 8011db8:	69bb      	ldr	r3, [r7, #24]
 8011dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d104      	bne.n	8011dcc <_nx_tcp_socket_packet_process+0x1f0>
                    (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_FIN_BIT))
 8011dc2:	69bb      	ldr	r3, [r7, #24]
 8011dc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                if ((tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_SYN_BIT) ||
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d002      	beq.n	8011dd2 <_nx_tcp_socket_packet_process+0x1f6>
                {

                    /* Update sequence number to set the reset acknowledge number.  */
                    tcp_header_copy.nx_tcp_sequence_number++;
 8011dcc:	693b      	ldr	r3, [r7, #16]
 8011dce:	3301      	adds	r3, #1
 8011dd0:	613b      	str	r3, [r7, #16]
                }
            }

            /* Send RST message.  */
            _nx_tcp_packet_send_rst(socket_ptr, &tcp_header_copy);
 8011dd2:	f107 030c 	add.w	r3, r7, #12
 8011dd6:	4619      	mov	r1, r3
 8011dd8:	6878      	ldr	r0, [r7, #4]
 8011dda:	f7fe feef 	bl	8010bbc <_nx_tcp_packet_send_rst>

            /* Reset the connection. */
            _nx_tcp_socket_connection_reset(socket_ptr);
 8011dde:	6878      	ldr	r0, [r7, #4]
 8011de0:	f7ff fc89 	bl	80116f6 <_nx_tcp_socket_connection_reset>

#ifndef NX_DISABLE_TCP_INFO
            /* Increment the TCP invalid packet error count.  */
            socket_ptr -> nx_tcp_socket_ip_ptr -> nx_ip_tcp_invalid_packets++;
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011dea:	f8d3 25bc 	ldr.w	r2, [r3, #1468]	@ 0x5bc
 8011dee:	3201      	adds	r2, #1
 8011df0:	f8c3 25bc 	str.w	r2, [r3, #1468]	@ 0x5bc
#endif /* NX_DISABLE_TCP_INFO */

            /* Release the packet.  */
            _nx_packet_release(packet_ptr);
 8011df4:	6838      	ldr	r0, [r7, #0]
 8011df6:	f7fd f9db 	bl	800f1b0 <_nx_packet_release>

            return;
 8011dfa:	e084      	b.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
        }

    }

    /* Process relative to the state of the socket.  */
    switch (socket_ptr -> nx_tcp_socket_state)
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e00:	3b03      	subs	r3, #3
 8011e02:	2b08      	cmp	r3, #8
 8011e04:	d865      	bhi.n	8011ed2 <_nx_tcp_socket_packet_process+0x2f6>
 8011e06:	a201      	add	r2, pc, #4	@ (adr r2, 8011e0c <_nx_tcp_socket_packet_process+0x230>)
 8011e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e0c:	08011e31 	.word	0x08011e31
 8011e10:	08011e53 	.word	0x08011e53
 8011e14:	08011e73 	.word	0x08011e73
 8011e18:	08011e8b 	.word	0x08011e8b
 8011e1c:	08011ea1 	.word	0x08011ea1
 8011e20:	08011eb3 	.word	0x08011eb3
 8011e24:	08011ec5 	.word	0x08011ec5
 8011e28:	08011ed3 	.word	0x08011ed3
 8011e2c:	08011e93 	.word	0x08011e93

    case  NX_TCP_SYN_SENT:

        /* Call the SYN SENT state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_syn_sent(socket_ptr, &tcp_header_copy, packet_ptr);
 8011e30:	f107 030c 	add.w	r3, r7, #12
 8011e34:	683a      	ldr	r2, [r7, #0]
 8011e36:	4619      	mov	r1, r3
 8011e38:	6878      	ldr	r0, [r7, #4]
 8011e3a:	f001 fc03 	bl	8013644 <_nx_tcp_socket_state_syn_sent>

        /* Check whether socket is established. */
        if (socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED)
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e42:	2b05      	cmp	r3, #5
 8011e44:	d147      	bne.n	8011ed6 <_nx_tcp_socket_packet_process+0x2fa>
        {

            /* Check for data in the current packet.  */
            packet_queued =  _nx_tcp_socket_state_data_check(socket_ptr, packet_ptr);
 8011e46:	6839      	ldr	r1, [r7, #0]
 8011e48:	6878      	ldr	r0, [r7, #4]
 8011e4a:	f000 ff43 	bl	8012cd4 <_nx_tcp_socket_state_data_check>
 8011e4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        }

        /* State processing is complete.  */
        break;
 8011e50:	e041      	b.n	8011ed6 <_nx_tcp_socket_packet_process+0x2fa>

    case  NX_TCP_SYN_RECEIVED:

        /* Call the SYN RECEIVED state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_syn_received(socket_ptr, &tcp_header_copy);
 8011e52:	f107 030c 	add.w	r3, r7, #12
 8011e56:	4619      	mov	r1, r3
 8011e58:	6878      	ldr	r0, [r7, #4]
 8011e5a:	f001 fb95 	bl	8013588 <_nx_tcp_socket_state_syn_received>

        /* Check whether socket is established. */
        if (socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED)
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e62:	2b05      	cmp	r3, #5
 8011e64:	d139      	bne.n	8011eda <_nx_tcp_socket_packet_process+0x2fe>
        {

            /* Check for data in the current packet.  */
            packet_queued =  _nx_tcp_socket_state_data_check(socket_ptr, packet_ptr);
 8011e66:	6839      	ldr	r1, [r7, #0]
 8011e68:	6878      	ldr	r0, [r7, #4]
 8011e6a:	f000 ff33 	bl	8012cd4 <_nx_tcp_socket_state_data_check>
 8011e6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        }

        /* State processing is complete.  */
        break;
 8011e70:	e033      	b.n	8011eda <_nx_tcp_socket_packet_process+0x2fe>

    case  NX_TCP_ESTABLISHED:

        /* Check for data in the current packet.  */
        packet_queued =  _nx_tcp_socket_state_data_check(socket_ptr, packet_ptr);
 8011e72:	6839      	ldr	r1, [r7, #0]
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	f000 ff2d 	bl	8012cd4 <_nx_tcp_socket_state_data_check>
 8011e7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
#endif /* NX_ENABLE_TCPIP_OFFLOAD */
        {

            /* Call the ESTABLISHED state handling function to process any state
            changes caused by this new packet.  */
            _nx_tcp_socket_state_established(socket_ptr);
 8011e7c:	6878      	ldr	r0, [r7, #4]
 8011e7e:	f001 fa6b 	bl	8013358 <_nx_tcp_socket_state_established>

            /* Determine if any transmit suspension can be lifted.  */
            _nx_tcp_socket_state_transmit_check(socket_ptr);
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	f001 fcc8 	bl	8013818 <_nx_tcp_socket_state_transmit_check>
        }

        /* State processing is complete.  */
        break;
 8011e88:	e028      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

    case  NX_TCP_CLOSE_WAIT:

        /* Determine if any transmit suspension can be lifted.  */
        _nx_tcp_socket_state_transmit_check(socket_ptr);
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f001 fcc4 	bl	8013818 <_nx_tcp_socket_state_transmit_check>

        /* State processing is complete.  */
        break;
 8011e90:	e024      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

    case  NX_TCP_LAST_ACK:

        /* Call the LAST ACK state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_last_ack(socket_ptr, &tcp_header_copy);
 8011e92:	f107 030c 	add.w	r3, r7, #12
 8011e96:	4619      	mov	r1, r3
 8011e98:	6878      	ldr	r0, [r7, #4]
 8011e9a:	f001 fb4b 	bl	8013534 <_nx_tcp_socket_state_last_ack>

        /* State processing is complete.  */
        break;
 8011e9e:	e01d      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

    case  NX_TCP_FIN_WAIT_1:

        /* Check for data in the current packet.  */
        packet_queued =  _nx_tcp_socket_state_data_check(socket_ptr, packet_ptr);
 8011ea0:	6839      	ldr	r1, [r7, #0]
 8011ea2:	6878      	ldr	r0, [r7, #4]
 8011ea4:	f000 ff16 	bl	8012cd4 <_nx_tcp_socket_state_data_check>
 8011ea8:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Call the FIN WAIT 1 state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_fin_wait1(socket_ptr);
 8011eaa:	6878      	ldr	r0, [r7, #4]
 8011eac:	f001 fa98 	bl	80133e0 <_nx_tcp_socket_state_fin_wait1>

        /* State processing is complete.  */
        break;
 8011eb0:	e014      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

    case  NX_TCP_FIN_WAIT_2:

        /* Check for data in the current packet.  */
        packet_queued =  _nx_tcp_socket_state_data_check(socket_ptr, packet_ptr);
 8011eb2:	6839      	ldr	r1, [r7, #0]
 8011eb4:	6878      	ldr	r0, [r7, #4]
 8011eb6:	f000 ff0d 	bl	8012cd4 <_nx_tcp_socket_state_data_check>
 8011eba:	63f8      	str	r0, [r7, #60]	@ 0x3c

        /* Call the FIN WAIT 2 state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_fin_wait2(socket_ptr);
 8011ebc:	6878      	ldr	r0, [r7, #4]
 8011ebe:	f001 fafb 	bl	80134b8 <_nx_tcp_socket_state_fin_wait2>

        /* State processing is complete.  */
        break;
 8011ec2:	e00b      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

    case  NX_TCP_CLOSING:

        /* Call the CLOSING state handling function to process any state
           changes caused by this new packet.  */
        _nx_tcp_socket_state_closing(socket_ptr, &tcp_header_copy);
 8011ec4:	f107 030c 	add.w	r3, r7, #12
 8011ec8:	4619      	mov	r1, r3
 8011eca:	6878      	ldr	r0, [r7, #4]
 8011ecc:	f000 fe06 	bl	8012adc <_nx_tcp_socket_state_closing>

        /* State processing is complete.  */
        break;
 8011ed0:	e004      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>

        /* State processing is complete.  */
        break;

    default:
        break;
 8011ed2:	bf00      	nop
 8011ed4:	e002      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>
        break;
 8011ed6:	bf00      	nop
 8011ed8:	e000      	b.n	8011edc <_nx_tcp_socket_packet_process+0x300>
        break;
 8011eda:	bf00      	nop
    }
#endif /* NX_ENABLE_HTTP_PROXY */

    /* Check for an URG (urgent) bit set.  */
    /*lint -e{644} suppress variable might not be initialized, since "tcp_header_copy" was initialized. */
    if (tcp_header_copy.nx_tcp_header_word_3 & NX_TCP_URG_BIT)
 8011edc:	69bb      	ldr	r3, [r7, #24]
 8011ede:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d009      	beq.n	8011efa <_nx_tcp_socket_packet_process+0x31e>
    {

        /* Yes, an Urgent bit is set.  */

        /* Pickup the urgent callback function specified when the socket was created.  */
        urgent_callback =  socket_ptr -> nx_tcp_urgent_data_callback;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8011eec:	623b      	str	r3, [r7, #32]

        /* Determine if there is an urgent callback function specified.  */
        if (urgent_callback)
 8011eee:	6a3b      	ldr	r3, [r7, #32]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d002      	beq.n	8011efa <_nx_tcp_socket_packet_process+0x31e>
        {

            /* Yes, call the application's urgent callback function to alert the application
               of the presence of the urgent bit.  */
            (urgent_callback)(socket_ptr);
 8011ef4:	6a3b      	ldr	r3, [r7, #32]
 8011ef6:	6878      	ldr	r0, [r7, #4]
 8011ef8:	4798      	blx	r3
        }
    }

    /* Determine if we need to release the packet.  */
    if (!packet_queued)
 8011efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d102      	bne.n	8011f06 <_nx_tcp_socket_packet_process+0x32a>
    {

        /* Yes, the packet was not queued up above, so it needs to be released.  */
        _nx_packet_release(packet_ptr);
 8011f00:	6838      	ldr	r0, [r7, #0]
 8011f02:	f7fd f955 	bl	800f1b0 <_nx_packet_release>
    }
}
 8011f06:	3740      	adds	r7, #64	@ 0x40
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bdb0      	pop	{r4, r5, r7, pc}

08011f0c <_nx_tcp_socket_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_socket_receive(NX_TCP_SOCKET *socket_ptr, NX_PACKET **packet_ptr, ULONG wait_option)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b08a      	sub	sp, #40	@ 0x28
 8011f10:	af02      	add	r7, sp, #8
 8011f12:	60f8      	str	r0, [r7, #12]
 8011f14:	60b9      	str	r1, [r7, #8]
 8011f16:	607a      	str	r2, [r7, #4]
TX_TRACE_BUFFER_ENTRY *trace_event;
ULONG                  trace_timestamp;
#endif

    /* Setup the pointer to the associated IP instance.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011f1e:	61bb      	str	r3, [r7, #24]

    /* Set the return pointer to NULL initially.  */
    *packet_ptr =   NX_NULL;
 8011f20:	68bb      	ldr	r3, [r7, #8]
 8011f22:	2200      	movs	r2, #0
 8011f24:	601a      	str	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_TCP_SOCKET_RECEIVE, socket_ptr, 0, 0, 0, NX_TRACE_TCP_EVENTS, &trace_event, &trace_timestamp);

    /* Get protection while we look at this socket.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8011f26:	69bb      	ldr	r3, [r7, #24]
 8011f28:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8011f30:	4618      	mov	r0, r3
 8011f32:	f004 faef 	bl	8016514 <_tx_mutex_get>

    /* Determine if the socket is currently bound.  */
    if (!socket_ptr ->  nx_tcp_socket_bound_next)
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d107      	bne.n	8011f50 <_nx_tcp_socket_receive+0x44>
    {

        /* Release protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011f40:	69bb      	ldr	r3, [r7, #24]
 8011f42:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011f46:	4618      	mov	r0, r3
 8011f48:	f004 fd5c 	bl	8016a04 <_tx_mutex_put>

        /* Socket is not bound, return an error message.  */
        return(NX_NOT_BOUND);
 8011f4c:	2324      	movs	r3, #36	@ 0x24
 8011f4e:	e0ce      	b.n	80120ee <_nx_tcp_socket_receive+0x1e2>
    }

    /* Do not return without data if there is data on the queue. */
    if (!socket_ptr -> nx_tcp_socket_receive_queue_head)
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d113      	bne.n	8011f82 <_nx_tcp_socket_receive+0x76>
        /* There is no data on the queue. */

        /* Determine if the socket is still in an active state, but also allow
           a receive socket operation if there are still more queued receive
           packets for this socket.  */
        if ((socket_ptr -> nx_tcp_socket_state < NX_TCP_SYN_SENT)   ||
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f5e:	2b02      	cmp	r3, #2
 8011f60:	d907      	bls.n	8011f72 <_nx_tcp_socket_receive+0x66>
            (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSE_WAIT) ||
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        if ((socket_ptr -> nx_tcp_socket_state < NX_TCP_SYN_SENT)   ||
 8011f66:	2b06      	cmp	r3, #6
 8011f68:	d003      	beq.n	8011f72 <_nx_tcp_socket_receive+0x66>
            (socket_ptr -> nx_tcp_socket_state >= NX_TCP_CLOSING))
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSE_WAIT) ||
 8011f6e:	2b08      	cmp	r3, #8
 8011f70:	d907      	bls.n	8011f82 <_nx_tcp_socket_receive+0x76>
        {

            /* Release the IP protection.  */
            tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8011f72:	69bb      	ldr	r3, [r7, #24]
 8011f74:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8011f78:	4618      	mov	r0, r3
 8011f7a:	f004 fd43 	bl	8016a04 <_tx_mutex_put>

            /* Return an error code.  */
            return(NX_NOT_CONNECTED);
 8011f7e:	2338      	movs	r3, #56	@ 0x38
 8011f80:	e0b5      	b.n	80120ee <_nx_tcp_socket_receive+0x1e2>

    /* Pickup the important information from the socket.  */

    /* Attempt to build a pointer to the first packet in the socket's
       receive queue.  */
    if (socket_ptr -> nx_tcp_socket_receive_queue_head)
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d004      	beq.n	8011f96 <_nx_tcp_socket_receive+0x8a>
    {

        /* Yes, there is a packet on the receive queue.  Setup a pointer to it and
           its header.  */
        head_packet_ptr =  socket_ptr -> nx_tcp_socket_receive_queue_head;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011f92:	61fb      	str	r3, [r7, #28]
 8011f94:	e001      	b.n	8011f9a <_nx_tcp_socket_receive+0x8e>
    }
    else
    {

        /* Just set the pointers to NULL.  */
        head_packet_ptr =  NX_NULL;
 8011f96:	2300      	movs	r3, #0
 8011f98:	61fb      	str	r3, [r7, #28]
    }

    /* Determine if there is a receive packet available.  */
    /*lint -e{923} suppress cast of ULONT to pointer.  */
    if ((head_packet_ptr) && (head_packet_ptr -> nx_packet_queue_next == ((NX_PACKET *)NX_PACKET_READY)))
 8011f9a:	69fb      	ldr	r3, [r7, #28]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d078      	beq.n	8012092 <_nx_tcp_socket_receive+0x186>
 8011fa0:	69fb      	ldr	r3, [r7, #28]
 8011fa2:	69db      	ldr	r3, [r3, #28]
 8011fa4:	f1b3 3fbb 	cmp.w	r3, #3149642683	@ 0xbbbbbbbb
 8011fa8:	d173      	bne.n	8012092 <_nx_tcp_socket_receive+0x186>
    {


        /* Yes, the first packet in the queue is available and has been ACKed.  Remove it
           from the queue and return it to the caller.  */
        if (head_packet_ptr == socket_ptr -> nx_tcp_socket_receive_queue_tail)
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8011fb0:	69fa      	ldr	r2, [r7, #28]
 8011fb2:	429a      	cmp	r2, r3
 8011fb4:	d108      	bne.n	8011fc8 <_nx_tcp_socket_receive+0xbc>
        {

            /* Only item in the queue.  Set the head and tail pointers to NULL.  */
            socket_ptr -> nx_tcp_socket_receive_queue_head =  NX_NULL;
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	2200      	movs	r2, #0
 8011fba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            socket_ptr -> nx_tcp_socket_receive_queue_tail =  NX_NULL;
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8011fc6:	e004      	b.n	8011fd2 <_nx_tcp_socket_receive+0xc6>
        else
        {

            /* Simply update the head pointer to the packet after the current. The tail pointer does not
               need update.  */
            socket_ptr -> nx_tcp_socket_receive_queue_head =  head_packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8011fc8:	69fb      	ldr	r3, [r7, #28]
 8011fca:	6a1a      	ldr	r2, [r3, #32]
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        }

        /* Decrease the number of received packets.  */
        socket_ptr -> nx_tcp_socket_receive_queue_count--;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8011fd8:	1e5a      	subs	r2, r3, #1
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        header_ptr =  (NX_TCP_HEADER *)head_packet_ptr -> nx_packet_prepend_ptr;
 8011fe0:	69fb      	ldr	r3, [r7, #28]
 8011fe2:	689b      	ldr	r3, [r3, #8]
 8011fe4:	617b      	str	r3, [r7, #20]

        /* Calculate the header size for this packet.  */
        header_length =  (header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8011fe6:	697b      	ldr	r3, [r7, #20]
 8011fe8:	68db      	ldr	r3, [r3, #12]
 8011fea:	0f1b      	lsrs	r3, r3, #28
 8011fec:	009b      	lsls	r3, r3, #2
 8011fee:	613b      	str	r3, [r7, #16]

        /* Adjust the packet prepend pointer and length to position past the TCP header.  */
        head_packet_ptr -> nx_packet_prepend_ptr =  head_packet_ptr -> nx_packet_prepend_ptr + header_length;
 8011ff0:	69fb      	ldr	r3, [r7, #28]
 8011ff2:	689a      	ldr	r2, [r3, #8]
 8011ff4:	693b      	ldr	r3, [r7, #16]
 8011ff6:	441a      	add	r2, r3
 8011ff8:	69fb      	ldr	r3, [r7, #28]
 8011ffa:	609a      	str	r2, [r3, #8]
        head_packet_ptr -> nx_packet_length =       head_packet_ptr -> nx_packet_length - header_length;
 8011ffc:	69fb      	ldr	r3, [r7, #28]
 8011ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012000:	693b      	ldr	r3, [r7, #16]
 8012002:	1ad2      	subs	r2, r2, r3
 8012004:	69fb      	ldr	r3, [r7, #28]
 8012006:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Indicate that this TCP packet is no longer enqueued by marking it again as allocated. This is what
           it was prior to being part of the TCP receive queue.  */
        /*lint -e{923} suppress cast of ULONT to pointer.  */
        head_packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 8012008:	69fb      	ldr	r3, [r7, #28]
 801200a:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 801200e:	621a      	str	r2, [r3, #32]

        /* Clear the queue next pointer.  */
        head_packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8012010:	69fb      	ldr	r3, [r7, #28]
 8012012:	2200      	movs	r2, #0
 8012014:	61da      	str	r2, [r3, #28]

        /* Place the packet pointer in the return pointer.  */
        *packet_ptr =  head_packet_ptr;
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	69fa      	ldr	r2, [r7, #28]
 801201a:	601a      	str	r2, [r3, #0]

        /* Check the receive queue count.  */
        if (socket_ptr -> nx_tcp_socket_receive_queue_count == 0)
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012022:	2b00      	cmp	r3, #0
 8012024:	d105      	bne.n	8012032 <_nx_tcp_socket_receive+0x126>
        {

            /* Make sure the current receive window is the default window!  */
            socket_ptr -> nx_tcp_socket_rx_window_current =  socket_ptr -> nx_tcp_socket_rx_window_default;
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8012030:	e009      	b.n	8012046 <_nx_tcp_socket_receive+0x13a>
        }
        else
        {

            /* Increase the receive window size.  */
            socket_ptr -> nx_tcp_socket_rx_window_current += (*packet_ptr) -> nx_packet_length;
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801203e:	441a      	add	r2, r3
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        }

        /* Determine if an ACK should be forced out for window update, SWS avoidance algorithm.
           RFC1122, Section4.2.3.3, Page97-98. */
        if (((socket_ptr -> nx_tcp_socket_rx_window_current - socket_ptr -> nx_tcp_socket_rx_window_last_sent) >= (socket_ptr -> nx_tcp_socket_rx_window_default / 2)) &&
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012052:	1ad2      	subs	r2, r2, r3
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012058:	085b      	lsrs	r3, r3, #1
 801205a:	429a      	cmp	r2, r3
 801205c:	d311      	bcc.n	8012082 <_nx_tcp_socket_receive+0x176>
            ((socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED) || (socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) || (socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_2)))
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        if (((socket_ptr -> nx_tcp_socket_rx_window_current - socket_ptr -> nx_tcp_socket_rx_window_last_sent) >= (socket_ptr -> nx_tcp_socket_rx_window_default / 2)) &&
 8012062:	2b05      	cmp	r3, #5
 8012064:	d007      	beq.n	8012076 <_nx_tcp_socket_receive+0x16a>
            ((socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED) || (socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) || (socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_2)))
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801206a:	2b07      	cmp	r3, #7
 801206c:	d003      	beq.n	8012076 <_nx_tcp_socket_receive+0x16a>
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012072:	2b08      	cmp	r3, #8
 8012074:	d105      	bne.n	8012082 <_nx_tcp_socket_receive+0x176>
        {

            /* Send a Window Update.  */
            _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801207a:	4619      	mov	r1, r3
 801207c:	68f8      	ldr	r0, [r7, #12]
 801207e:	f7fe fc13 	bl	80108a8 <_nx_tcp_packet_send_ack>
        /* Update the trace event with the status.  */
        NX_TRACE_EVENT_UPDATE(trace_event, trace_timestamp, NX_TRACE_TCP_SOCKET_RECEIVE, 0, *packet_ptr, (*packet_ptr) -> nx_packet_length, socket_ptr -> nx_tcp_socket_rx_sequence);
#endif /* TX_ENABLE_EVENT_TRACE */

        /* Release protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8012082:	69bb      	ldr	r3, [r7, #24]
 8012084:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8012088:	4618      	mov	r0, r3
 801208a:	f004 fcbb 	bl	8016a04 <_tx_mutex_put>

        /* Return a successful status.  */
        return(NX_SUCCESS);
 801208e:	2300      	movs	r3, #0
 8012090:	e02d      	b.n	80120ee <_nx_tcp_socket_receive+0x1e2>
    }
    else if ((wait_option) && (_tx_thread_current_ptr != &(ip_ptr -> nx_ip_thread)))
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d023      	beq.n	80120e0 <_nx_tcp_socket_receive+0x1d4>
 8012098:	69bb      	ldr	r3, [r7, #24]
 801209a:	f203 629c 	addw	r2, r3, #1692	@ 0x69c
 801209e:	4b16      	ldr	r3, [pc, #88]	@ (80120f8 <_nx_tcp_socket_receive+0x1ec>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	429a      	cmp	r2, r3
 80120a4:	d01c      	beq.n	80120e0 <_nx_tcp_socket_receive+0x1d4>
    {

        /* Suspend the thread on this socket's receive queue.  */

        /* Save the return packet pointer address as well.  */
        _tx_thread_current_ptr -> tx_thread_additional_suspend_info =  (void *)packet_ptr;
 80120a6:	4b14      	ldr	r3, [pc, #80]	@ (80120f8 <_nx_tcp_socket_receive+0x1ec>)
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	68ba      	ldr	r2, [r7, #8]
 80120ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Increment the suspended thread count.  */
        socket_ptr -> nx_tcp_socket_receive_suspended_count++;
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80120b4:	1c5a      	adds	r2, r3, #1
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

        /* Suspend the thread on the receive queue.  */
        /* Note that the mutex is released inside _nx_tcp_socket_thread_suspend(). */
        _nx_tcp_socket_thread_suspend(&(socket_ptr -> nx_tcp_socket_receive_suspension_list), _nx_tcp_receive_cleanup, socket_ptr, &(ip_ptr -> nx_ip_protection), wait_option);
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	f103 00f8 	add.w	r0, r3, #248	@ 0xf8
 80120c2:	69bb      	ldr	r3, [r7, #24]
 80120c4:	f503 62c8 	add.w	r2, r3, #1600	@ 0x640
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	9300      	str	r3, [sp, #0]
 80120cc:	4613      	mov	r3, r2
 80120ce:	68fa      	ldr	r2, [r7, #12]
 80120d0:	490a      	ldr	r1, [pc, #40]	@ (80120fc <_nx_tcp_socket_receive+0x1f0>)
 80120d2:	f001 fc4d 	bl	8013970 <_nx_tcp_socket_thread_suspend>
            /* Update the trace event with the status.  */
            NX_TRACE_EVENT_UPDATE(trace_event, trace_timestamp, NX_TRACE_TCP_SOCKET_RECEIVE, 0, *packet_ptr, (*packet_ptr) -> nx_packet_length, socket_ptr -> nx_tcp_socket_rx_sequence);
        }
#endif /* TX_ENABLE_EVENT_TRACE */
        /* If not, just return the error code.  */
        return(_tx_thread_current_ptr -> tx_thread_suspend_status);
 80120d6:	4b08      	ldr	r3, [pc, #32]	@ (80120f8 <_nx_tcp_socket_receive+0x1ec>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80120de:	e006      	b.n	80120ee <_nx_tcp_socket_receive+0x1e2>
    }
    else
    {

        /* Release protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 80120e0:	69bb      	ldr	r3, [r7, #24]
 80120e2:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80120e6:	4618      	mov	r0, r3
 80120e8:	f004 fc8c 	bl	8016a04 <_tx_mutex_put>

        /* Return an empty receive queue error message.  */
        return(NX_NO_PACKET);
 80120ec:	2301      	movs	r3, #1
    }
}
 80120ee:	4618      	mov	r0, r3
 80120f0:	3720      	adds	r7, #32
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd80      	pop	{r7, pc}
 80120f6:	bf00      	nop
 80120f8:	240008a0 	.word	0x240008a0
 80120fc:	08010d99 	.word	0x08010d99

08012100 <_nx_tcp_socket_receive_queue_flush>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_receive_queue_flush(NX_TCP_SOCKET *socket_ptr)
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b084      	sub	sp, #16
 8012104:	af00      	add	r7, sp, #0
 8012106:	6078      	str	r0, [r7, #4]
NX_PACKET *packet_ptr;
NX_PACKET *next_packet_ptr;


    /* Setup packet pointer.  */
    packet_ptr =  socket_ptr -> nx_tcp_socket_receive_queue_head;
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801210e:	60fb      	str	r3, [r7, #12]

    /* Clear the head and the tail pointers.  */
    socket_ptr -> nx_tcp_socket_receive_queue_head =  NX_NULL;
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	2200      	movs	r2, #0
 8012114:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    socket_ptr -> nx_tcp_socket_receive_queue_tail =  NX_NULL;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	2200      	movs	r2, #0
 801211c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    /* Loop to clear all the packets out.  */
    while (socket_ptr -> nx_tcp_socket_receive_queue_count)
 8012120:	e012      	b.n	8012148 <_nx_tcp_socket_receive_queue_flush+0x48>
    {

        /* Pickup the next queued packet.  */
        next_packet_ptr =  packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	6a1b      	ldr	r3, [r3, #32]
 8012126:	60bb      	str	r3, [r7, #8]

        /* Mark it as allocated so it will be released.  */
        /*lint -e{923} suppress cast of ULONT to pointer.  */
        packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 801212e:	621a      	str	r2, [r3, #32]

        /* Release the packet.  */
        _nx_packet_release(packet_ptr);
 8012130:	68f8      	ldr	r0, [r7, #12]
 8012132:	f7fd f83d 	bl	800f1b0 <_nx_packet_release>

        /* Move to the next packet.  */
        packet_ptr =  next_packet_ptr;
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	60fb      	str	r3, [r7, #12]

        /* Decrease the queued packet count.  */
        socket_ptr -> nx_tcp_socket_receive_queue_count--;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012140:	1e5a      	subs	r2, r3, #1
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    while (socket_ptr -> nx_tcp_socket_receive_queue_count)
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801214e:	2b00      	cmp	r3, #0
 8012150:	d1e7      	bne.n	8012122 <_nx_tcp_socket_receive_queue_flush+0x22>
    }
}
 8012152:	bf00      	nop
 8012154:	bf00      	nop
 8012156:	3710      	adds	r7, #16
 8012158:	46bd      	mov	sp, r7
 801215a:	bd80      	pop	{r7, pc}

0801215c <_nx_tcp_socket_retransmit>:
/*                                            supported VLAN,             */
/*                                            resulting in version 6.4.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_retransmit(NX_IP *ip_ptr, NX_TCP_SOCKET *socket_ptr, UINT need_fast_retransmit)
{
 801215c:	b590      	push	{r4, r7, lr}
 801215e:	b097      	sub	sp, #92	@ 0x5c
 8012160:	af04      	add	r7, sp, #16
 8012162:	60f8      	str	r0, [r7, #12]
 8012164:	60b9      	str	r1, [r7, #8]
 8012166:	607a      	str	r2, [r7, #4]
       RFC 793 Sec 3.7, p42: keep send new data.

       In the zero window probe phase, we send the zero window probe, and increase
       exponentially the interval between successive probes.
       RFC 1122 Sec 4.2.2.17, p92.  */
    if (socket_ptr -> nx_tcp_socket_tx_window_advertised == 0)
 8012168:	68bb      	ldr	r3, [r7, #8]
 801216a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801216c:	2b00      	cmp	r3, #0
 801216e:	d164      	bne.n	801223a <_nx_tcp_socket_retransmit+0xde>
    {

        /* Pickup the head of the transmit queue.  */
        packet_ptr =  socket_ptr -> nx_tcp_socket_transmit_sent_head;
 8012170:	68bb      	ldr	r3, [r7, #8]
 8012172:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8012176:	647b      	str	r3, [r7, #68]	@ 0x44

        if (packet_ptr)
 8012178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801217a:	2b00      	cmp	r3, #0
 801217c:	d02f      	beq.n	80121de <_nx_tcp_socket_retransmit+0x82>
        {

        /* Get one byte from send queue. */
        /* Pick up the pointer to the head of the TCP packet.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        NX_TCP_HEADER *header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 801217e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012180:	689b      	ldr	r3, [r3, #8]
 8012182:	617b      	str	r3, [r7, #20]

            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_3);
 8012184:	697b      	ldr	r3, [r7, #20]
 8012186:	68db      	ldr	r3, [r3, #12]
 8012188:	ba1a      	rev	r2, r3
 801218a:	697b      	ldr	r3, [r7, #20]
 801218c:	60da      	str	r2, [r3, #12]
            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_sequence_number);
 801218e:	697b      	ldr	r3, [r7, #20]
 8012190:	685b      	ldr	r3, [r3, #4]
 8012192:	ba1a      	rev	r2, r3
 8012194:	697b      	ldr	r3, [r7, #20]
 8012196:	605a      	str	r2, [r3, #4]

            /* Get sequence number and first byte. */
            socket_ptr -> nx_tcp_socket_zero_window_probe_data = *(packet_ptr -> nx_packet_prepend_ptr + ((header_ptr -> nx_tcp_header_word_3 >> 28) << 2));
 8012198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801219a:	689a      	ldr	r2, [r3, #8]
 801219c:	697b      	ldr	r3, [r7, #20]
 801219e:	68db      	ldr	r3, [r3, #12]
 80121a0:	0f1b      	lsrs	r3, r3, #28
 80121a2:	009b      	lsls	r3, r3, #2
 80121a4:	4413      	add	r3, r2
 80121a6:	781a      	ldrb	r2, [r3, #0]
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9

            /* Now set zero window probe started. */
            socket_ptr -> nx_tcp_socket_zero_window_probe_has_data = NX_TRUE;
 80121ae:	68bb      	ldr	r3, [r7, #8]
 80121b0:	2201      	movs	r2, #1
 80121b2:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
            socket_ptr -> nx_tcp_socket_zero_window_probe_sequence = header_ptr -> nx_tcp_sequence_number;
 80121b6:	697b      	ldr	r3, [r7, #20]
 80121b8:	685a      	ldr	r2, [r3, #4]
 80121ba:	68bb      	ldr	r3, [r7, #8]
 80121bc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            socket_ptr -> nx_tcp_socket_zero_window_probe_failure = 0;
 80121c0:	68bb      	ldr	r3, [r7, #8]
 80121c2:	2200      	movs	r2, #0
 80121c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_sequence_number);
 80121c8:	697b      	ldr	r3, [r7, #20]
 80121ca:	685b      	ldr	r3, [r3, #4]
 80121cc:	ba1a      	rev	r2, r3
 80121ce:	697b      	ldr	r3, [r7, #20]
 80121d0:	605a      	str	r2, [r3, #4]
            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_3);
 80121d2:	697b      	ldr	r3, [r7, #20]
 80121d4:	68db      	ldr	r3, [r3, #12]
 80121d6:	ba1a      	rev	r2, r3
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	60da      	str	r2, [r3, #12]
 80121dc:	e005      	b.n	80121ea <_nx_tcp_socket_retransmit+0x8e>
        }
        else if (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data == NX_FALSE)
 80121de:	68bb      	ldr	r3, [r7, #8]
 80121e0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	f000 8184 	beq.w	80124f2 <_nx_tcp_socket_retransmit+0x396>

        /* In the zero window probe phase, we send the zero window probe, and increase
           exponentially the interval between successive probes.  */

        /* Increment the retry counter.  */
        socket_ptr -> nx_tcp_socket_timeout_retries++;
 80121ea:	68bb      	ldr	r3, [r7, #8]
 80121ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80121f0:	1c5a      	adds	r2, r3, #1
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        socket_ptr -> nx_tcp_socket_zero_window_probe_failure++;
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80121fe:	1c5a      	adds	r2, r3, #1
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

        /* Setup the next timeout.  */
        socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 8012206:	68bb      	ldr	r3, [r7, #8]
 8012208:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
            (socket_ptr -> nx_tcp_socket_timeout_retries * socket_ptr -> nx_tcp_socket_timeout_shift);
 801220c:	68bb      	ldr	r3, [r7, #8]
 801220e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012212:	68b9      	ldr	r1, [r7, #8]
 8012214:	f891 10e8 	ldrb.w	r1, [r1, #232]	@ 0xe8
 8012218:	fb01 f303 	mul.w	r3, r1, r3
        socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 801221c:	409a      	lsls	r2, r3
 801221e:	68bb      	ldr	r3, [r7, #8]
 8012220:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

        /* Send the zero window probe.  */
        _nx_tcp_packet_send_probe(socket_ptr, socket_ptr -> nx_tcp_socket_zero_window_probe_sequence,
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 801222a:	68bb      	ldr	r3, [r7, #8]
 801222c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8012230:	461a      	mov	r2, r3
 8012232:	68b8      	ldr	r0, [r7, #8]
 8012234:	f7fe fca2 	bl	8010b7c <_nx_tcp_packet_send_probe>
                                  socket_ptr -> nx_tcp_socket_zero_window_probe_data);

        return;
 8012238:	e15e      	b.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
    }
    else if (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data == NX_TRUE)
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8012240:	2b01      	cmp	r3, #1
 8012242:	d103      	bne.n	801224c <_nx_tcp_socket_retransmit+0xf0>
    {

        /* If advertised window isn't zero, reset zero window probe flag. */
        socket_ptr -> nx_tcp_socket_zero_window_probe_has_data = NX_FALSE;
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	2200      	movs	r2, #0
 8012248:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    }

    /* Increment the retry counter only if the receiver window is open. */
    /* Increment the retry counter.  */
    socket_ptr -> nx_tcp_socket_timeout_retries++;
 801224c:	68bb      	ldr	r3, [r7, #8]
 801224e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012252:	1c5a      	adds	r2, r3, #1
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0

    if ((need_fast_retransmit == NX_TRUE) || (socket_ptr -> nx_tcp_socket_fast_recovery == NX_FALSE))
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	2b01      	cmp	r3, #1
 801225e:	d004      	beq.n	801226a <_nx_tcp_socket_retransmit+0x10e>
 8012260:	68bb      	ldr	r3, [r7, #8]
 8012262:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8012266:	2b00      	cmp	r3, #0
 8012268:	d12a      	bne.n	80122c0 <_nx_tcp_socket_retransmit+0x164>
    {

        /* Timed out on an outgoing packet.  Enter slow start mode. */
        /* Compute the flight size / 2 value. */
        window = socket_ptr -> nx_tcp_socket_tx_outstanding_bytes >> 1;
 801226a:	68bb      	ldr	r3, [r7, #8]
 801226c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801226e:	085b      	lsrs	r3, r3, #1
 8012270:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Make sure we have at least 2 * MSS */
        if (window < (socket_ptr -> nx_tcp_socket_connect_mss << 1))
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012276:	005b      	lsls	r3, r3, #1
 8012278:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801227a:	429a      	cmp	r2, r3
 801227c:	d203      	bcs.n	8012286 <_nx_tcp_socket_retransmit+0x12a>
        {
            window = socket_ptr -> nx_tcp_socket_connect_mss << 1;
 801227e:	68bb      	ldr	r3, [r7, #8]
 8012280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012282:	005b      	lsls	r3, r3, #1
 8012284:	643b      	str	r3, [r7, #64]	@ 0x40
        }

        /* Set the slow_start_threshold */
        socket_ptr -> nx_tcp_socket_tx_slow_start_threshold = window;
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801228a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the current window to be MSS size. */
        socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_connect_mss;
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Determine if this socket needs fast retransmit.  */
        if (need_fast_retransmit == NX_TRUE)
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2b01      	cmp	r3, #1
 8012298:	d112      	bne.n	80122c0 <_nx_tcp_socket_retransmit+0x164>
        {

            /* Update cwnd to ssthreshold plus 3 * MSS.  */
            socket_ptr -> nx_tcp_socket_tx_window_congestion += window + (socket_ptr -> nx_tcp_socket_connect_mss << 1);
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801229e:	68bb      	ldr	r3, [r7, #8]
 80122a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122a2:	0059      	lsls	r1, r3, #1
 80122a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80122a6:	440b      	add	r3, r1
 80122a8:	441a      	add	r2, r3
 80122aa:	68bb      	ldr	r3, [r7, #8]
 80122ac:	665a      	str	r2, [r3, #100]	@ 0x64

            /* Now TCP is in fast recovery procedure. */
            socket_ptr -> nx_tcp_socket_fast_recovery = NX_TRUE;
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	2201      	movs	r2, #1
 80122b2:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa

            /* Update the transmit sequence that enters fast transmit. */
            socket_ptr -> nx_tcp_socket_tx_sequence_recover = socket_ptr -> nx_tcp_socket_tx_sequence - 1;
 80122b6:	68bb      	ldr	r3, [r7, #8]
 80122b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80122ba:	1e5a      	subs	r2, r3, #1
 80122bc:	68bb      	ldr	r3, [r7, #8]
 80122be:	66da      	str	r2, [r3, #108]	@ 0x6c
        }
    }

    /* Setup the next timeout.  */
    socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
        (socket_ptr -> nx_tcp_socket_timeout_retries * socket_ptr -> nx_tcp_socket_timeout_shift);
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80122cc:	68b9      	ldr	r1, [r7, #8]
 80122ce:	f891 10e8 	ldrb.w	r1, [r1, #232]	@ 0xe8
 80122d2:	fb01 f303 	mul.w	r3, r1, r3
    socket_ptr -> nx_tcp_socket_timeout = socket_ptr -> nx_tcp_socket_timeout_rate <<
 80122d6:	409a      	lsls	r2, r3
 80122d8:	68bb      	ldr	r3, [r7, #8]
 80122da:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    /* Get available size of packet that can be sent. */
    available = socket_ptr -> nx_tcp_socket_tx_window_congestion;
 80122de:	68bb      	ldr	r3, [r7, #8]
 80122e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80122e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Pickup the head of the transmit queue.  */
    packet_ptr =  socket_ptr -> nx_tcp_socket_transmit_sent_head;
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80122ea:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Determine if the packet has been released by the
       application I/O driver.  */
    /*lint -e{923} suppress cast of ULONG to pointer.  */
    while (packet_ptr && (packet_ptr -> nx_packet_queue_next == (NX_PACKET *)NX_DRIVER_TX_DONE))
 80122ec:	e0f7      	b.n	80124de <_nx_tcp_socket_retransmit+0x382>
    {

    /* Update the ACK number in case it has changed since the data was originally transmitted. */
    ULONG          checksum;
    NX_TCP_HEADER *header_ptr;
    ULONG         *source_ip = NX_NULL, *dest_ip = NX_NULL;
 80122ee:	2300      	movs	r3, #0
 80122f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122f2:	2300      	movs	r3, #0
 80122f4:	637b      	str	r3, [r7, #52]	@ 0x34

#ifdef NX_DISABLE_TCP_TX_CHECKSUM
        compute_checksum = 0;
#endif /* NX_DISABLE_TCP_TX_CHECKSUM */

        if (packet_ptr -> nx_packet_length > (available + sizeof(NX_TCP_HEADER)))
 80122f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80122fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80122fc:	3314      	adds	r3, #20
 80122fe:	429a      	cmp	r2, r3
 8012300:	f200 80f9 	bhi.w	80124f6 <_nx_tcp_socket_retransmit+0x39a>
            /* This packet can not be sent. */
            break;
        }

        /* Decrease the available size. */
        available -= (packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_TCP_HEADER));
 8012304:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012308:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801230a:	1ad3      	subs	r3, r2, r3
 801230c:	3314      	adds	r3, #20
 801230e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Pickup next packet. */
        next_ptr = packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8012310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012312:	6a1b      	ldr	r3, [r3, #32]
 8012314:	633b      	str	r3, [r7, #48]	@ 0x30

#ifndef NX_DISABLE_IPV4
        /* Is this an IPv4 connection? */
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8012316:	68bb      	ldr	r3, [r7, #8]
 8012318:	695b      	ldr	r3, [r3, #20]
 801231a:	2b04      	cmp	r3, #4
 801231c:	d10a      	bne.n	8012334 <_nx_tcp_socket_retransmit+0x1d8>
        {

            packet_ptr -> nx_packet_ip_version = NX_IP_VERSION_V4;
 801231e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012320:	2204      	movs	r2, #4
 8012322:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

            /* Get the source and destination addresses. */
            source_ip = &socket_ptr -> nx_tcp_socket_connect_interface -> nx_interface_ip_address;
 8012326:	68bb      	ldr	r3, [r7, #8]
 8012328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801232a:	3314      	adds	r3, #20
 801232c:	63bb      	str	r3, [r7, #56]	@ 0x38
            dest_ip = &socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4;
 801232e:	68bb      	ldr	r3, [r7, #8]
 8012330:	3318      	adds	r3, #24
 8012332:	637b      	str	r3, [r7, #52]	@ 0x34
        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V6)
 8012334:	68bb      	ldr	r3, [r7, #8]
 8012336:	695b      	ldr	r3, [r3, #20]
 8012338:	2b06      	cmp	r3, #6
 801233a:	d10b      	bne.n	8012354 <_nx_tcp_socket_retransmit+0x1f8>
        {

            /* Set the packet for IPv6 connectivity. */
            packet_ptr -> nx_packet_ip_version = NX_IP_VERSION_V6;
 801233c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801233e:	2206      	movs	r2, #6
 8012340:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

            /* Get the source and destination addresses. */
            source_ip = socket_ptr -> nx_tcp_socket_ipv6_addr -> nxd_ipv6_address;
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 801234a:	3308      	adds	r3, #8
 801234c:	63bb      	str	r3, [r7, #56]	@ 0x38
            dest_ip = socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6;
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	3318      	adds	r3, #24
 8012352:	637b      	str	r3, [r7, #52]	@ 0x34
        }
#endif /* FEATURE_NX_IPV6 */

        /* Pick up the pointer to the head of the TCP packet.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 8012354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012356:	689b      	ldr	r3, [r3, #8]
 8012358:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Record the original data.  */
        original_acknowledgment_number = header_ptr -> nx_tcp_acknowledgment_number;
 801235a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235c:	689b      	ldr	r3, [r3, #8]
 801235e:	62bb      	str	r3, [r7, #40]	@ 0x28
        original_header_word_3 = header_ptr -> nx_tcp_header_word_3;
 8012360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012362:	68db      	ldr	r3, [r3, #12]
 8012364:	627b      	str	r3, [r7, #36]	@ 0x24
        original_header_word_4 = header_ptr -> nx_tcp_header_word_4;
 8012366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012368:	691b      	ldr	r3, [r3, #16]
 801236a:	623b      	str	r3, [r7, #32]

        /* Update the ACK number in the TCP header.  */
        header_ptr -> nx_tcp_acknowledgment_number = socket_ptr -> nx_tcp_socket_rx_sequence;
 801236c:	68bb      	ldr	r3, [r7, #8]
 801236e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012372:	609a      	str	r2, [r3, #8]

        /* Convert to network byte order for checksum */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_acknowledgment_number);
 8012374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012376:	689b      	ldr	r3, [r3, #8]
 8012378:	ba1a      	rev	r2, r3
 801237a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801237c:	609a      	str	r2, [r3, #8]
        if (window_size > 0xFFFF)
        {
            window_size = 0xFFFF;
        }
#else
        window_size = socket_ptr -> nx_tcp_socket_rx_window_current;
 801237e:	68bb      	ldr	r3, [r7, #8]
 8012380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012384:	61fb      	str	r3, [r7, #28]
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */

        header_ptr -> nx_tcp_header_word_3 =        NX_TCP_HEADER_SIZE | NX_TCP_ACK_BIT | NX_TCP_PSH_BIT | window_size;
 8012386:	69fa      	ldr	r2, [r7, #28]
 8012388:	4b5d      	ldr	r3, [pc, #372]	@ (8012500 <_nx_tcp_socket_retransmit+0x3a4>)
 801238a:	4313      	orrs	r3, r2
 801238c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801238e:	60d3      	str	r3, [r2, #12]

        /* Swap the content to network byte order. */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_3);
 8012390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012392:	68db      	ldr	r3, [r3, #12]
 8012394:	ba1a      	rev	r2, r3
 8012396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012398:	60da      	str	r2, [r3, #12]

        /* Convert back to host byte order to so we can zero out the checksum. */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_4);
 801239a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801239c:	691b      	ldr	r3, [r3, #16]
 801239e:	ba1a      	rev	r2, r3
 80123a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a2:	611a      	str	r2, [r3, #16]

        /* Remember the last ACKed sequence and the last reported window size.  */
        socket_ptr -> nx_tcp_socket_rx_sequence_acked =    socket_ptr -> nx_tcp_socket_rx_sequence;
 80123a4:	68bb      	ldr	r3, [r7, #8]
 80123a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80123a8:	68bb      	ldr	r3, [r7, #8]
 80123aa:	651a      	str	r2, [r3, #80]	@ 0x50
        socket_ptr -> nx_tcp_socket_rx_window_last_sent =  socket_ptr -> nx_tcp_socket_rx_window_current;
 80123ac:	68bb      	ldr	r3, [r7, #8]
 80123ae:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80123b2:	68bb      	ldr	r3, [r7, #8]
 80123b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Zero out existing checksum before computing new one. */
        header_ptr -> nx_tcp_header_word_4 = header_ptr -> nx_tcp_header_word_4 & 0x0000FFFF;
 80123b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ba:	691b      	ldr	r3, [r3, #16]
 80123bc:	b29a      	uxth	r2, r3
 80123be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123c0:	611a      	str	r2, [r3, #16]

        /* Convert back to network byte order to so we can do the checksum. */
        NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_4);
 80123c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123c4:	691b      	ldr	r3, [r3, #16]
 80123c6:	ba1a      	rev	r2, r3
 80123c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ca:	611a      	str	r2, [r3, #16]
        if (compute_checksum)
#endif /* defined(NX_DISABLE_TCP_TX_CHECKSUM) || defined(NX_ENABLE_INTERFACE_CAPABILITY) || defined(NX_IPSEC_ENABLE) */
        {
            /* Calculate the TCP checksum without protection.  */
            checksum =  _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
                                                packet_ptr -> nx_packet_length,
 80123cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80123ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            checksum =  _nx_ip_checksum_compute(packet_ptr, NX_PROTOCOL_TCP,
 80123d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123d2:	9300      	str	r3, [sp, #0]
 80123d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123d6:	2106      	movs	r1, #6
 80123d8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80123da:	f7f8 ff10 	bl	800b1fe <_nx_ip_checksum_compute>
 80123de:	4603      	mov	r3, r0
 80123e0:	61bb      	str	r3, [r7, #24]
                                                source_ip, dest_ip);
            checksum = ~checksum & NX_LOWER_16_MASK;
 80123e2:	69bb      	ldr	r3, [r7, #24]
 80123e4:	43db      	mvns	r3, r3
 80123e6:	b29b      	uxth	r3, r3
 80123e8:	61bb      	str	r3, [r7, #24]

            /* Convert back to host byte order */
            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_4);
 80123ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ec:	691b      	ldr	r3, [r3, #16]
 80123ee:	ba1a      	rev	r2, r3
 80123f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f2:	611a      	str	r2, [r3, #16]

            /* Move the checksum into header.  */
            header_ptr -> nx_tcp_header_word_4 =  header_ptr -> nx_tcp_header_word_4 | (checksum << NX_SHIFT_BY_16);
 80123f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f6:	691a      	ldr	r2, [r3, #16]
 80123f8:	69bb      	ldr	r3, [r7, #24]
 80123fa:	041b      	lsls	r3, r3, #16
 80123fc:	431a      	orrs	r2, r3
 80123fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012400:	611a      	str	r2, [r3, #16]

            /* Convert back to network byte order for transmit. */
            NX_CHANGE_ULONG_ENDIAN(header_ptr -> nx_tcp_header_word_4);
 8012402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012404:	691b      	ldr	r3, [r3, #16]
 8012406:	ba1a      	rev	r2, r3
 8012408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240a:	611a      	str	r2, [r3, #16]
        }
#endif /* NX_ENABLE_INTERFACE_CAPABILITY */

        /* Determine if the retransmitted packet is identical to the original packet.
           RFC1122, Section3.2.1.5, Page32-33. RFC1122, Section4.2.2.15, Page90-91.  */
        if ((header_ptr -> nx_tcp_acknowledgment_number == original_acknowledgment_number) &&
 801240c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240e:	689b      	ldr	r3, [r3, #8]
 8012410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012412:	429a      	cmp	r2, r3
 8012414:	d10d      	bne.n	8012432 <_nx_tcp_socket_retransmit+0x2d6>
            (header_ptr -> nx_tcp_header_word_3 == original_header_word_3) &&
 8012416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012418:	68db      	ldr	r3, [r3, #12]
        if ((header_ptr -> nx_tcp_acknowledgment_number == original_acknowledgment_number) &&
 801241a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801241c:	429a      	cmp	r2, r3
 801241e:	d108      	bne.n	8012432 <_nx_tcp_socket_retransmit+0x2d6>
            (header_ptr -> nx_tcp_header_word_4 == original_header_word_4))
 8012420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012422:	691b      	ldr	r3, [r3, #16]
            (header_ptr -> nx_tcp_header_word_3 == original_header_word_3) &&
 8012424:	6a3a      	ldr	r2, [r7, #32]
 8012426:	429a      	cmp	r2, r3
 8012428:	d103      	bne.n	8012432 <_nx_tcp_socket_retransmit+0x2d6>
        {

            /* Yes, identical packet, update the identification flag.  */
            packet_ptr -> nx_packet_identical_copy = NX_TRUE;
 801242a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801242c:	2201      	movs	r2, #1
 801242e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        }


#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP retransmit count.  */
        ip_ptr -> nx_ip_tcp_retransmit_packets++;
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	f8d3 35dc 	ldr.w	r3, [r3, #1500]	@ 0x5dc
 8012438:	1c5a      	adds	r2, r3, #1
 801243a:	68fb      	ldr	r3, [r7, #12]
 801243c:	f8c3 25dc 	str.w	r2, [r3, #1500]	@ 0x5dc

        /* Increment the TCP retransmit count for the socket.  */
        socket_ptr -> nx_tcp_socket_retransmit_packets++;
 8012440:	68bb      	ldr	r3, [r7, #8]
 8012442:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8012446:	1c5a      	adds	r2, r3, #1
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            
        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_RETRY, ip_ptr, socket_ptr, packet_ptr, socket_ptr -> nx_tcp_socket_timeout_retries, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Clear the queue next pointer.  */
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 801244e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012450:	2200      	movs	r2, #0
 8012452:	61da      	str	r2, [r3, #28]
        /* Yes, the driver has finished with the packet at the head of the
           transmit sent list... so it can be sent again!  */

#ifndef NX_DISABLE_IPV4
        /* Is this an IPv4 connection? */
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V4)
 8012454:	68bb      	ldr	r3, [r7, #8]
 8012456:	695b      	ldr	r3, [r3, #20]
 8012458:	2b04      	cmp	r3, #4
 801245a:	d118      	bne.n	801248e <_nx_tcp_socket_retransmit+0x332>
        {
            _nx_ip_packet_send(ip_ptr, packet_ptr,
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	6998      	ldr	r0, [r3, #24]
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	f8d3 40b0 	ldr.w	r4, [r3, #176]	@ 0xb0
                               socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v4,
                               socket_ptr -> nx_tcp_socket_type_of_service,
                               socket_ptr -> nx_tcp_socket_time_to_live, NX_IP_TCP,
 8012466:	68bb      	ldr	r3, [r7, #8]
 8012468:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
            _nx_ip_packet_send(ip_ptr, packet_ptr,
 801246c:	68ba      	ldr	r2, [r7, #8]
 801246e:	f8d2 20b8 	ldr.w	r2, [r2, #184]	@ 0xb8
 8012472:	68b9      	ldr	r1, [r7, #8]
 8012474:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 8012476:	9103      	str	r1, [sp, #12]
 8012478:	9202      	str	r2, [sp, #8]
 801247a:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 801247e:	9201      	str	r2, [sp, #4]
 8012480:	9300      	str	r3, [sp, #0]
 8012482:	4623      	mov	r3, r4
 8012484:	4602      	mov	r2, r0
 8012486:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012488:	68f8      	ldr	r0, [r7, #12]
 801248a:	f7f9 ff4a 	bl	800c322 <_nx_ip_packet_send>
                               socket_ptr -> nx_tcp_socket_next_hop_address);
        }
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
        if (socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_version == NX_IP_VERSION_V6)
 801248e:	68bb      	ldr	r3, [r7, #8]
 8012490:	695b      	ldr	r3, [r3, #20]
 8012492:	2b06      	cmp	r3, #6
 8012494:	d118      	bne.n	80124c8 <_nx_tcp_socket_retransmit+0x36c>
        {

            /* Handle for an IPv6 connection. */
            /* Set the packet transmit interface before sending. */
            packet_ptr -> nx_packet_address.nx_packet_ipv6_address_ptr = socket_ptr -> nx_tcp_socket_ipv6_addr;
 8012496:	68bb      	ldr	r3, [r7, #8]
 8012498:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 801249c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801249e:	635a      	str	r2, [r3, #52]	@ 0x34

            _nx_ipv6_packet_send(ip_ptr, packet_ptr, NX_PROTOCOL_TCP,
 80124a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124a2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80124a4:	68fb      	ldr	r3, [r7, #12]
 80124a6:	f8d3 3ecc 	ldr.w	r3, [r3, #3788]	@ 0xecc
                                 packet_ptr -> nx_packet_length, ip_ptr -> nx_ipv6_hop_limit,
                                 socket_ptr -> nx_tcp_socket_ipv6_addr -> nxd_ipv6_address,
 80124aa:	68ba      	ldr	r2, [r7, #8]
 80124ac:	f8d2 2138 	ldr.w	r2, [r2, #312]	@ 0x138
 80124b0:	3208      	adds	r2, #8
                                 socket_ptr -> nx_tcp_socket_connect_ip.nxd_ip_address.v6);
 80124b2:	68b9      	ldr	r1, [r7, #8]
 80124b4:	3118      	adds	r1, #24
            _nx_ipv6_packet_send(ip_ptr, packet_ptr, NX_PROTOCOL_TCP,
 80124b6:	9102      	str	r1, [sp, #8]
 80124b8:	9201      	str	r2, [sp, #4]
 80124ba:	9300      	str	r3, [sp, #0]
 80124bc:	4603      	mov	r3, r0
 80124be:	2206      	movs	r2, #6
 80124c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80124c2:	68f8      	ldr	r0, [r7, #12]
 80124c4:	f7fb fb20 	bl	800db08 <_nx_ipv6_packet_send>
#endif /* FEATURE_NX_IPV6 */

        /* Move to next packet. */
        /* During fast recovery, only one packet is retransmitted at once. */
        /* After a timeout, the sending data can be at most one SMSS. */
        if ((next_ptr == (NX_PACKET *)NX_PACKET_ENQUEUED) ||
 80124c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ca:	f1b3 3fee 	cmp.w	r3, #4008636142	@ 0xeeeeeeee
 80124ce:	d013      	beq.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
            (socket_ptr -> nx_tcp_socket_fast_recovery == NX_TRUE))
 80124d0:	68bb      	ldr	r3, [r7, #8]
 80124d2:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
        if ((next_ptr == (NX_PACKET *)NX_PACKET_ENQUEUED) ||
 80124d6:	2b01      	cmp	r3, #1
 80124d8:	d00e      	beq.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
        {
            break;
        }
        else
        {
            packet_ptr = next_ptr;
 80124da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124dc:	647b      	str	r3, [r7, #68]	@ 0x44
    while (packet_ptr && (packet_ptr -> nx_packet_queue_next == (NX_PACKET *)NX_DRIVER_TX_DONE))
 80124de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d009      	beq.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
 80124e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80124e6:	69db      	ldr	r3, [r3, #28]
 80124e8:	f1b3 3fdd 	cmp.w	r3, #3722304989	@ 0xdddddddd
 80124ec:	f43f aeff 	beq.w	80122ee <_nx_tcp_socket_retransmit+0x192>
 80124f0:	e002      	b.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
            return;
 80124f2:	bf00      	nop
 80124f4:	e000      	b.n	80124f8 <_nx_tcp_socket_retransmit+0x39c>
            break;
 80124f6:	bf00      	nop
        }
    }
}
 80124f8:	374c      	adds	r7, #76	@ 0x4c
 80124fa:	46bd      	mov	sp, r7
 80124fc:	bd90      	pop	{r4, r7, pc}
 80124fe:	bf00      	nop
 8012500:	50180000 	.word	0x50180000

08012504 <_nx_tcp_socket_state_ack_check>:
/*                                            comparison,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_socket_state_ack_check(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *tcp_header_ptr)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b096      	sub	sp, #88	@ 0x58
 8012508:	af00      	add	r7, sp, #0
 801250a:	6078      	str	r0, [r7, #4]
 801250c:	6039      	str	r1, [r7, #0]

TX_INTERRUPT_SAVE_AREA

NX_TCP_HEADER *search_header_ptr = NX_NULL;
 801250e:	2300      	movs	r3, #0
 8012510:	657b      	str	r3, [r7, #84]	@ 0x54
ULONG          starting_tx_sequence;
ULONG          ending_tx_sequence;
ULONG          ending_rx_sequence;
ULONG          acked_bytes;
ULONG          tcp_payload_length;
UINT           wrapped_flag = NX_FALSE;
 8012512:	2300      	movs	r3, #0
 8012514:	63bb      	str	r3, [r7, #56]	@ 0x38


    /* Determine if the header has an ACK bit set.  This is an
       acknowledgement of a previous transmission.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)
 8012516:	683b      	ldr	r3, [r7, #0]
 8012518:	68db      	ldr	r3, [r3, #12]
 801251a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801251e:	2b00      	cmp	r3, #0
 8012520:	f000 82d6 	beq.w	8012ad0 <_nx_tcp_socket_state_ack_check+0x5cc>
    {

        /* Initialize tx sequence. */
        if (socket_ptr -> nx_tcp_socket_zero_window_probe_has_data)
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 801252a:	2b00      	cmp	r3, #0
 801252c:	d004      	beq.n	8012538 <_nx_tcp_socket_state_ack_check+0x34>
        {
            ending_tx_sequence = socket_ptr -> nx_tcp_socket_tx_sequence + 1;
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012532:	3301      	adds	r3, #1
 8012534:	643b      	str	r3, [r7, #64]	@ 0x40
 8012536:	e002      	b.n	801253e <_nx_tcp_socket_state_ack_check+0x3a>
        }
        else
        {
            ending_tx_sequence = socket_ptr -> nx_tcp_socket_tx_sequence;
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801253c:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        starting_tx_sequence = socket_ptr -> nx_tcp_socket_tx_sequence - socket_ptr -> nx_tcp_socket_tx_outstanding_bytes;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012546:	1ad3      	subs	r3, r2, r3
 8012548:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize ending rx sequence. */
        if (socket_ptr -> nx_tcp_socket_receive_queue_tail)
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012550:	2b00      	cmp	r3, #0
 8012552:	d033      	beq.n	80125bc <_nx_tcp_socket_state_ack_check+0xb8>
        {
            search_ptr = socket_ptr -> nx_tcp_socket_receive_queue_tail;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801255a:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Setup a pointer to header of this packet in the sent list.  */
#ifndef NX_DISABLE_IPV4
            if (search_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4)
 801255c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801255e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012562:	2b04      	cmp	r3, #4
 8012564:	d104      	bne.n	8012570 <_nx_tcp_socket_state_ack_check+0x6c>
            {

                /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                search_header_ptr =  (NX_TCP_HEADER *)(search_ptr -> nx_packet_ip_header +
 8012566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801256a:	3314      	adds	r3, #20
 801256c:	657b      	str	r3, [r7, #84]	@ 0x54
 801256e:	e00b      	b.n	8012588 <_nx_tcp_socket_state_ack_check+0x84>
                                                       sizeof(NX_IPV4_HEADER));
            }
            else
#endif /* NX_DISABLE_IPV4 */
#ifdef FEATURE_NX_IPV6
            if (search_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8012570:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012572:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012576:	2b06      	cmp	r3, #6
 8012578:	d104      	bne.n	8012584 <_nx_tcp_socket_state_ack_check+0x80>
            {

                /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                search_header_ptr =  (NX_TCP_HEADER *)(search_ptr -> nx_packet_ip_header +
 801257a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801257c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801257e:	3328      	adds	r3, #40	@ 0x28
 8012580:	657b      	str	r3, [r7, #84]	@ 0x54
 8012582:	e001      	b.n	8012588 <_nx_tcp_socket_state_ack_check+0x84>
                                                       sizeof(NX_IPV6_HEADER));
            }
            else
#endif /* FEATURE_NX_IPV6 */
            {
                return(NX_FALSE);
 8012584:	2300      	movs	r3, #0
 8012586:	e2a4      	b.n	8012ad2 <_nx_tcp_socket_state_ack_check+0x5ce>
            }

            /* Determine the size of the TCP header.  */
            temp =  search_header_ptr -> nx_tcp_header_word_3;
 8012588:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801258a:	68db      	ldr	r3, [r3, #12]
 801258c:	64bb      	str	r3, [r7, #72]	@ 0x48
            header_length =  (temp >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 801258e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012590:	0f1b      	lsrs	r3, r3, #28
 8012592:	009b      	lsls	r3, r3, #2
 8012594:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Determine the sequence number in the TCP header.  */
            search_sequence =  search_header_ptr -> nx_tcp_sequence_number;
 8012596:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012598:	685b      	ldr	r3, [r3, #4]
 801259a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Calculate the payload length of TCP. */
            tcp_payload_length = (search_ptr -> nx_packet_length -
 801259c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801259e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                  (header_length +
                                   (ULONG)((ALIGN_TYPE)search_header_ptr -
                                           (ALIGN_TYPE)search_ptr -> nx_packet_prepend_ptr)));
 80125a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80125a2:	689b      	ldr	r3, [r3, #8]
 80125a4:	4619      	mov	r1, r3
                                   (ULONG)((ALIGN_TYPE)search_header_ptr -
 80125a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80125a8:	1ac9      	subs	r1, r1, r3
                                  (header_length +
 80125aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125ac:	1acb      	subs	r3, r1, r3
            tcp_payload_length = (search_ptr -> nx_packet_length -
 80125ae:	4413      	add	r3, r2
 80125b0:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Calculate the ending packet sequence.  */
            ending_rx_sequence =  search_sequence + tcp_payload_length;
 80125b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80125b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125b6:	4413      	add	r3, r2
 80125b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80125ba:	e002      	b.n	80125c2 <_nx_tcp_socket_state_ack_check+0xbe>
        }
        else
        {
            ending_rx_sequence = socket_ptr -> nx_tcp_socket_rx_sequence;
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80125c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
#endif

        /* First, determine if incoming ACK matches our transmit sequence.  */
        /*lint -e{923} suppress cast of pointer to ULONG.  */
        if (tcp_header_ptr -> nx_tcp_acknowledgment_number == ending_tx_sequence)
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	689b      	ldr	r3, [r3, #8]
 80125c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80125c8:	429a      	cmp	r2, r3
 80125ca:	d111      	bne.n	80125f0 <_nx_tcp_socket_state_ack_check+0xec>
        {

            /* In this case, everything on the transmit list is acknowledged.  Simply set the packet
               release count to the number of packets in the transmit queue.  */
            packet_release_count =  socket_ptr -> nx_tcp_socket_transmit_sent_count;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80125d2:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Set the previous pointer to the socket transmit tail pointer.  */
            previous_ptr =  socket_ptr -> nx_tcp_socket_transmit_sent_tail;
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80125da:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Is this ACK to FIN? */
            if (socket_ptr -> nx_tcp_socket_state >= NX_TCP_FIN_WAIT_1)
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80125e0:	2b06      	cmp	r3, #6
 80125e2:	f240 80d3 	bls.w	801278c <_nx_tcp_socket_state_ack_check+0x288>
            {

                /* Yes it is. */
                socket_ptr -> nx_tcp_socket_fin_acked = NX_TRUE;
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	2201      	movs	r2, #1
 80125ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 80125ee:	e0cd      	b.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
        {

            /* Calculate the start and end of the transmit sequence.  */

            /* Pickup the head of the transmit queue.  */
            search_ptr =    socket_ptr -> nx_tcp_socket_transmit_sent_head;
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80125f6:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Determine if there is a packet on the transmit queue... and determine if the packet has been
               transmitted.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            if ((search_ptr) && (search_ptr -> nx_packet_queue_next == ((NX_PACKET *)NX_DRIVER_TX_DONE)))
 80125f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d056      	beq.n	80126ac <_nx_tcp_socket_state_ack_check+0x1a8>
 80125fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012600:	69db      	ldr	r3, [r3, #28]
 8012602:	f1b3 3fdd 	cmp.w	r3, #3722304989	@ 0xdddddddd
 8012606:	d151      	bne.n	80126ac <_nx_tcp_socket_state_ack_check+0x1a8>
            {

                /* Determine if the incoming ACK matches the front of our transmit queue. */
                if (tcp_header_ptr -> nx_tcp_acknowledgment_number == starting_tx_sequence)
 8012608:	683b      	ldr	r3, [r7, #0]
 801260a:	689b      	ldr	r3, [r3, #8]
 801260c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801260e:	429a      	cmp	r2, r3
 8012610:	d143      	bne.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                {

                    /* Handle duplicated ACK packet.  */
                    socket_ptr -> nx_tcp_socket_duplicated_ack_received++;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012616:	1c5a      	adds	r2, r3, #1
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	679a      	str	r2, [r3, #120]	@ 0x78

                    if (socket_ptr -> nx_tcp_socket_duplicated_ack_received == 3)
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012620:	2b03      	cmp	r3, #3
 8012622:	d12a      	bne.n	801267a <_nx_tcp_socket_state_ack_check+0x176>
                    {
                        if ((INT)((tcp_header_ptr -> nx_tcp_acknowledgment_number - 1) -
 8012624:	683b      	ldr	r3, [r7, #0]
 8012626:	689a      	ldr	r2, [r3, #8]
                                  socket_ptr -> nx_tcp_socket_tx_sequence_recover) > 0)
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
                        if ((INT)((tcp_header_ptr -> nx_tcp_acknowledgment_number - 1) -
 801262c:	1ad3      	subs	r3, r2, r3
 801262e:	3b01      	subs	r3, #1
 8012630:	2b00      	cmp	r3, #0
 8012632:	dd08      	ble.n	8012646 <_nx_tcp_socket_state_ack_check+0x142>
                        {

                            /* Cumulative acknowledge covers more than recover. */
                            /* Section 3.2, Page 5, RFC6582. */
                            /* Retransmit packet immediately. */
                            _nx_tcp_socket_retransmit(socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, NX_TRUE);
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801263a:	2201      	movs	r2, #1
 801263c:	6879      	ldr	r1, [r7, #4]
 801263e:	4618      	mov	r0, r3
 8012640:	f7ff fd8c 	bl	801215c <_nx_tcp_socket_retransmit>
 8012644:	e029      	b.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                        }
                        else if ((socket_ptr -> nx_tcp_socket_tx_window_congestion > socket_ptr -> nx_tcp_socket_connect_mss) &&
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801264e:	429a      	cmp	r2, r3
 8012650:	d923      	bls.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                                 ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - (socket_ptr -> nx_tcp_socket_previous_highest_ack +
 8012652:	683b      	ldr	r3, [r7, #0]
 8012654:	689a      	ldr	r2, [r3, #8]
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	6f19      	ldr	r1, [r3, #112]	@ 0x70
                                                                                          (socket_ptr -> nx_tcp_socket_connect_mss << 2))) < 0))
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801265e:	009b      	lsls	r3, r3, #2
                                 ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - (socket_ptr -> nx_tcp_socket_previous_highest_ack +
 8012660:	440b      	add	r3, r1
 8012662:	1ad3      	subs	r3, r2, r3
                        else if ((socket_ptr -> nx_tcp_socket_tx_window_congestion > socket_ptr -> nx_tcp_socket_connect_mss) &&
 8012664:	2b00      	cmp	r3, #0
 8012666:	da18      	bge.n	801269a <_nx_tcp_socket_state_ack_check+0x196>

                            /* Congestion window is greater than SMSS bytes and
                               the difference between highest_ack and prev_highest_ack is at most 4*SMSS bytes.*/
                            /* Section 4.1, Page 5, RFC6582. */
                            /* Retransmit packet immediately. */
                            _nx_tcp_socket_retransmit(socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, NX_TRUE);
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801266e:	2201      	movs	r2, #1
 8012670:	6879      	ldr	r1, [r7, #4]
 8012672:	4618      	mov	r0, r3
 8012674:	f7ff fd72 	bl	801215c <_nx_tcp_socket_retransmit>
 8012678:	e00f      	b.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                        }
                    }
                    else if ((socket_ptr -> nx_tcp_socket_duplicated_ack_received > 3) &&
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801267e:	2b03      	cmp	r3, #3
 8012680:	d90b      	bls.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                             (socket_ptr -> nx_tcp_socket_fast_recovery == NX_TRUE))
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
                    else if ((socket_ptr -> nx_tcp_socket_duplicated_ack_received > 3) &&
 8012688:	2b01      	cmp	r3, #1
 801268a:	d106      	bne.n	801269a <_nx_tcp_socket_state_ack_check+0x196>
                    {

                        /* CWND += MSS  */
                        socket_ptr -> nx_tcp_socket_tx_window_congestion += socket_ptr -> nx_tcp_socket_connect_mss;
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012694:	441a      	add	r2, r3
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	665a      	str	r2, [r3, #100]	@ 0x64
                    }
                }

                /* Determine if the transmit queue has wrapped.  */
                if (ending_tx_sequence > starting_tx_sequence)
 801269a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801269c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801269e:	429a      	cmp	r2, r3
 80126a0:	d902      	bls.n	80126a8 <_nx_tcp_socket_state_ack_check+0x1a4>
                {

                    /* Clear the wrapped flag.  */
                    wrapped_flag =  NX_FALSE;
 80126a2:	2300      	movs	r3, #0
 80126a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80126a6:	e001      	b.n	80126ac <_nx_tcp_socket_state_ack_check+0x1a8>
                }
                else
                {

                    /* Set the wrapped flag.  */
                    wrapped_flag =  NX_TRUE;
 80126a8:	2301      	movs	r3, #1
 80126aa:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
            }

            /* Initialize the packet release count.  */
            packet_release_count =  0;
 80126ac:	2300      	movs	r3, #0
 80126ae:	647b      	str	r3, [r7, #68]	@ 0x44

            /* See if we can find the sequence number in the sent queue for this
               socket.  */
            previous_ptr =  NX_NULL;
 80126b0:	2300      	movs	r3, #0
 80126b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (search_ptr)
 80126b4:	e063      	b.n	801277e <_nx_tcp_socket_state_ack_check+0x27a>
            {

                /* Determine if the packet has been transmitted.  */
                /*lint -e{923} suppress cast of ULONG to pointer.  */
                if (search_ptr -> nx_packet_queue_next != ((NX_PACKET *)NX_DRIVER_TX_DONE))
 80126b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126b8:	69db      	ldr	r3, [r3, #28]
 80126ba:	f1b3 3fdd 	cmp.w	r3, #3722304989	@ 0xdddddddd
 80126be:	d007      	beq.n	80126d0 <_nx_tcp_socket_state_ack_check+0x1cc>
                {

                    /* Setup a pointer to header of this packet in the sent list.  */
                    search_header_ptr =  (NX_TCP_HEADER *)(search_ptr -> nx_packet_ip_header +
 80126c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                                           search_ptr -> nx_packet_ip_header_length);
 80126c4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80126c6:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
                    search_header_ptr =  (NX_TCP_HEADER *)(search_ptr -> nx_packet_ip_header +
 80126ca:	4413      	add	r3, r2
 80126cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80126ce:	e002      	b.n	80126d6 <_nx_tcp_socket_state_ack_check+0x1d2>
                else
                {

                    /* Setup a pointer to header of this packet in the sent list.  */
                    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                    search_header_ptr =  (NX_TCP_HEADER *)search_ptr -> nx_packet_prepend_ptr;
 80126d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126d2:	689b      	ldr	r3, [r3, #8]
 80126d4:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Determine the size of the TCP header.  */
                temp =  search_header_ptr -> nx_tcp_header_word_3;
 80126d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80126d8:	68db      	ldr	r3, [r3, #12]
 80126da:	64bb      	str	r3, [r7, #72]	@ 0x48
                NX_CHANGE_ULONG_ENDIAN(temp);
 80126dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80126de:	ba1b      	rev	r3, r3
 80126e0:	64bb      	str	r3, [r7, #72]	@ 0x48
                header_length =  (temp >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 80126e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80126e4:	0f1b      	lsrs	r3, r3, #28
 80126e6:	009b      	lsls	r3, r3, #2
 80126e8:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Determine the sequence number in the TCP header.  */
                search_sequence =  search_header_ptr -> nx_tcp_sequence_number;
 80126ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80126ec:	685b      	ldr	r3, [r3, #4]
 80126ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                NX_CHANGE_ULONG_ENDIAN(search_sequence);
 80126f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126f2:	ba1b      	rev	r3, r3
 80126f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the payload length of TCP. */
                tcp_payload_length = (search_ptr -> nx_packet_length -
 80126f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                      (header_length +
                                       (ULONG)((ALIGN_TYPE)search_header_ptr -
                                               (ALIGN_TYPE)search_ptr -> nx_packet_prepend_ptr)));
 80126fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126fc:	689b      	ldr	r3, [r3, #8]
 80126fe:	4619      	mov	r1, r3
                                       (ULONG)((ALIGN_TYPE)search_header_ptr -
 8012700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012702:	1ac9      	subs	r1, r1, r3
                                      (header_length +
 8012704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012706:	1acb      	subs	r3, r1, r3
                tcp_payload_length = (search_ptr -> nx_packet_length -
 8012708:	4413      	add	r3, r2
 801270a:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Calculate the ending packet sequence.  */
                ending_packet_sequence =  search_sequence + tcp_payload_length;
 801270c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801270e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012710:	4413      	add	r3, r2
 8012712:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Determine if the transmit window is wrapped.  */
                if (wrapped_flag == NX_FALSE)
 8012714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012716:	2b00      	cmp	r3, #0
 8012718:	d10a      	bne.n	8012730 <_nx_tcp_socket_state_ack_check+0x22c>

                    /* No, the transmit window is not wrapped. Perform a simple compare to determine if the ACK
                       covers the current search packet.  */

                    /* Is this ACK before the current search packet or after the transmit sequence?  */
                    if ((tcp_header_ptr -> nx_tcp_acknowledgment_number < ending_packet_sequence) ||
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	689b      	ldr	r3, [r3, #8]
 801271e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012720:	429a      	cmp	r2, r3
 8012722:	d833      	bhi.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
                        (tcp_header_ptr -> nx_tcp_acknowledgment_number > ending_tx_sequence))
 8012724:	683b      	ldr	r3, [r7, #0]
 8012726:	689b      	ldr	r3, [r3, #8]
                    if ((tcp_header_ptr -> nx_tcp_acknowledgment_number < ending_packet_sequence) ||
 8012728:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801272a:	429a      	cmp	r2, r3
 801272c:	d32e      	bcc.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
 801272e:	e018      	b.n	8012762 <_nx_tcp_socket_state_ack_check+0x25e>

                    /* Yes, the transmit window has wrapped.  We need to now check for all the wrap conditions to
                       determine if ACK covers the current search packet.  */

                    /* Is the search packet's ending sequence number in the wrapped part of the window.  */
                    if (ending_packet_sequence < starting_tx_sequence)
 8012730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012734:	429a      	cmp	r2, r3
 8012736:	d20a      	bcs.n	801274e <_nx_tcp_socket_state_ack_check+0x24a>
                    {

                        /* The search packet ends in the wrapped portion of the window.  Determine if the ACK
                           sequence in the wrapped portion as well.  */
                        if (tcp_header_ptr -> nx_tcp_acknowledgment_number < starting_tx_sequence)
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	689b      	ldr	r3, [r3, #8]
 801273c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801273e:	429a      	cmp	r2, r3
 8012740:	d921      	bls.n	8012786 <_nx_tcp_socket_state_ack_check+0x282>
                        {

                            /* Yes, the ACK sequence is in the wrapped portion as well. Simply compare the ACK
                               sequence with the search packet sequence.  */
                            if (tcp_header_ptr -> nx_tcp_acknowledgment_number < ending_packet_sequence)
 8012742:	683b      	ldr	r3, [r7, #0]
 8012744:	689b      	ldr	r3, [r3, #8]
 8012746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012748:	429a      	cmp	r2, r3
 801274a:	d90a      	bls.n	8012762 <_nx_tcp_socket_state_ack_check+0x25e>
                            {

                                /* ACK does not cover the search packet. Break out of the loop.  */
                                break;
 801274c:	e01e      	b.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
                    else
                    {

                        /* The search packet is in the non-wrapped portion of the window.  Determine if the ACK
                           sequence is in the non-wrapped portion as well.  */
                        if (tcp_header_ptr -> nx_tcp_acknowledgment_number >= starting_tx_sequence)
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	689b      	ldr	r3, [r3, #8]
 8012752:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012754:	429a      	cmp	r2, r3
 8012756:	d804      	bhi.n	8012762 <_nx_tcp_socket_state_ack_check+0x25e>
                        {

                            /* Yes, the ACK sequence is in the non-wrapped portion of the window. Simply compare the ACK
                               sequence with the search packet sequence.  */
                            if (tcp_header_ptr -> nx_tcp_acknowledgment_number < ending_packet_sequence)
 8012758:	683b      	ldr	r3, [r7, #0]
 801275a:	689b      	ldr	r3, [r3, #8]
 801275c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801275e:	429a      	cmp	r2, r3
 8012760:	d813      	bhi.n	801278a <_nx_tcp_socket_state_ack_check+0x286>
                }

                /* At this point we know that the ACK received covers the search packet.  */

                /* Increase the packet release count.  */
                packet_release_count++;
 8012762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012764:	3301      	adds	r3, #1
 8012766:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Move the search and previous pointers forward.  */
                previous_ptr =  search_ptr;
 8012768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801276a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                search_ptr =  search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 801276c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801276e:	6a1b      	ldr	r3, [r3, #32]
 8012770:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Determine if we are at the end of the TCP queue.  */
                /*lint -e{923} suppress cast of ULONG to pointer.  */
                if (search_ptr == ((NX_PACKET *)NX_PACKET_ENQUEUED))
 8012772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012774:	f1b3 3fee 	cmp.w	r3, #4008636142	@ 0xeeeeeeee
 8012778:	d101      	bne.n	801277e <_nx_tcp_socket_state_ack_check+0x27a>
                {

                    /* Yes, set the search pointer to NULL.  */
                    search_ptr =  NX_NULL;
 801277a:	2300      	movs	r3, #0
 801277c:	653b      	str	r3, [r7, #80]	@ 0x50
            while (search_ptr)
 801277e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012780:	2b00      	cmp	r3, #0
 8012782:	d198      	bne.n	80126b6 <_nx_tcp_socket_state_ack_check+0x1b2>
 8012784:	e002      	b.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
                            break;
 8012786:	bf00      	nop
 8012788:	e000      	b.n	801278c <_nx_tcp_socket_state_ack_check+0x288>
                                break;
 801278a:	bf00      	nop
                }
            }
        }

        /* Determine if anything needs to be released.  */
        if (!packet_release_count)
 801278c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801278e:	2b00      	cmp	r3, #0
 8012790:	d121      	bne.n	80127d6 <_nx_tcp_socket_state_ack_check+0x2d2>
        {

            /* No, check and see if the ACK is valid.  */
            /* If the ACK acks something not yet sent (SEG.ACK > SND.NXT) then send an ACK, drop the segment */
            /* Page 72, section 3.9, RFC 793.*/
            if (tcp_header_ptr -> nx_tcp_acknowledgment_number != ending_tx_sequence)
 8012792:	683b      	ldr	r3, [r7, #0]
 8012794:	689b      	ldr	r3, [r3, #8]
 8012796:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012798:	429a      	cmp	r2, r3
 801279a:	d00c      	beq.n	80127b6 <_nx_tcp_socket_state_ack_check+0x2b2>
            {

                /* If the ACK is a duplicate, it can be ignored. */
                if ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - ending_tx_sequence) > 0)
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	689a      	ldr	r2, [r3, #8]
 80127a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127a2:	1ad3      	subs	r3, r2, r3
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	f340 8086 	ble.w	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
                {

                    /* The ACK sequence is invalid. Respond with an ACK to let the other
                       side of the connection figure out if everything is still okay.  */
                    _nx_tcp_packet_send_ack(socket_ptr, ending_tx_sequence);
 80127aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80127ac:	6878      	ldr	r0, [r7, #4]
 80127ae:	f7fe f87b 	bl	80108a8 <_nx_tcp_packet_send_ack>
                    return(NX_FALSE);
 80127b2:	2300      	movs	r3, #0
 80127b4:	e18d      	b.n	8012ad2 <_nx_tcp_socket_state_ack_check+0x5ce>
                }
            }
            else if ((socket_ptr -> nx_tcp_socket_rx_window_current == 0) &&
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d17a      	bne.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
                     (tcp_header_ptr -> nx_tcp_sequence_number == socket_ptr -> nx_tcp_socket_rx_sequence))
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	685a      	ldr	r2, [r3, #4]
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            else if ((socket_ptr -> nx_tcp_socket_rx_window_current == 0) &&
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d174      	bne.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
            {

                /* Response to zero window probe.  */
                _nx_tcp_packet_send_ack(socket_ptr, ending_tx_sequence);
 80127cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80127ce:	6878      	ldr	r0, [r7, #4]
 80127d0:	f7fe f86a 	bl	80108a8 <_nx_tcp_packet_send_ack>
 80127d4:	e06f      	b.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>

            /* Congestion window adjustment during slow start and congestion avoidance is executed
               on every incoming ACK that acknowledges new data. RFC5681, Section3.1, Page4-8.  */

            /* Check whether the socket is in fast recovery procedure. */
            if (socket_ptr -> nx_tcp_socket_fast_recovery == NX_TRUE)
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 80127dc:	2b01      	cmp	r3, #1
 80127de:	d10e      	bne.n	80127fe <_nx_tcp_socket_state_ack_check+0x2fa>
            {

                /* Yes. */
                if ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number -
 80127e0:	683b      	ldr	r3, [r7, #0]
 80127e2:	689a      	ldr	r2, [r3, #8]
                          socket_ptr -> nx_tcp_socket_tx_sequence_recover) > 0)
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
                if ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number -
 80127e8:	1ad3      	subs	r3, r2, r3
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	dd07      	ble.n	80127fe <_nx_tcp_socket_state_ack_check+0x2fa>
                {

                    /* All packets sent before entering fast recovery are ACKed. */
                    /* Exit fast recovery procedure. */
                    socket_ptr -> nx_tcp_socket_fast_recovery = NX_FALSE;
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2200      	movs	r2, #0
 80127f2:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                    socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_tx_slow_start_threshold;
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	665a      	str	r2, [r3, #100]	@ 0x64
                }
            }

            if ((INT)(socket_ptr -> nx_tcp_socket_tx_sequence_recover -
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
                      (tcp_header_ptr -> nx_tcp_acknowledgment_number - 2)) < 0)
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	689b      	ldr	r3, [r3, #8]
            if ((INT)(socket_ptr -> nx_tcp_socket_tx_sequence_recover -
 8012806:	1ad3      	subs	r3, r2, r3
 8012808:	3302      	adds	r3, #2
 801280a:	2b00      	cmp	r3, #0
 801280c:	da04      	bge.n	8012818 <_nx_tcp_socket_state_ack_check+0x314>
            {

                /* Update the transmit sequence that entered fast transmit. */
                socket_ptr -> nx_tcp_socket_tx_sequence_recover = tcp_header_ptr -> nx_tcp_acknowledgment_number - 2;
 801280e:	683b      	ldr	r3, [r7, #0]
 8012810:	689b      	ldr	r3, [r3, #8]
 8012812:	1e9a      	subs	r2, r3, #2
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	66da      	str	r2, [r3, #108]	@ 0x6c
            }

            /* Reset the duplicated ACK counter. */
            socket_ptr -> nx_tcp_socket_duplicated_ack_received = 0;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2200      	movs	r2, #0
 801281c:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set previous cumulative acknowlesgement. */
            socket_ptr -> nx_tcp_socket_previous_highest_ack = starting_tx_sequence;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012822:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Calculate ACKed length. */
            acked_bytes = tcp_header_ptr -> nx_tcp_acknowledgment_number - starting_tx_sequence;
 8012824:	683b      	ldr	r3, [r7, #0]
 8012826:	689a      	ldr	r2, [r3, #8]
 8012828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801282a:	1ad3      	subs	r3, r2, r3
 801282c:	623b      	str	r3, [r7, #32]

            if (socket_ptr -> nx_tcp_socket_fast_recovery == NX_TRUE)
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8012834:	2b01      	cmp	r3, #1
 8012836:	d112      	bne.n	801285e <_nx_tcp_socket_state_ack_check+0x35a>
            {

                /* Process cwnd in fast recovery procedure. */
                socket_ptr -> nx_tcp_socket_tx_window_congestion -= acked_bytes;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801283c:	6a3b      	ldr	r3, [r7, #32]
 801283e:	1ad2      	subs	r2, r2, r3
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	665a      	str	r2, [r3, #100]	@ 0x64
                if (acked_bytes > socket_ptr -> nx_tcp_socket_connect_mss)
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012848:	6a3a      	ldr	r2, [r7, #32]
 801284a:	429a      	cmp	r2, r3
 801284c:	d933      	bls.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
                {
                    socket_ptr -> nx_tcp_socket_tx_window_congestion += socket_ptr -> nx_tcp_socket_connect_mss;
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012856:	441a      	add	r2, r3
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	665a      	str	r2, [r3, #100]	@ 0x64
 801285c:	e02b      	b.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
            else
            {

                /* Adjust the transmit window.  In slow start phase, the transmit window is incremented for every ACK.
                   In Congestion Avoidance phase, the window is incremented for every RTT. Section 3.1, Page 4-7, RFC5681.  */
                if (socket_ptr -> nx_tcp_socket_tx_window_congestion >= socket_ptr -> nx_tcp_socket_tx_slow_start_threshold)
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012866:	429a      	cmp	r2, r3
 8012868:	d312      	bcc.n	8012890 <_nx_tcp_socket_state_ack_check+0x38c>
                {

                    /* In Congestion avoidance phase, for every ACK it receives, increase the window size using the
                       following approximation:
                       cwnd = cwnd + MSS * MSS / cwnd;  */
                    temp = socket_ptr -> nx_tcp_socket_connect_mss2 / socket_ptr -> nx_tcp_socket_tx_window_congestion;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012872:	fbb2 f3f3 	udiv	r3, r2, r3
 8012876:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* If the above formula yields 0, the result SHOULD be rounded up to 1 byte.  */
                    if (temp == 0)
 8012878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801287a:	2b00      	cmp	r3, #0
 801287c:	d101      	bne.n	8012882 <_nx_tcp_socket_state_ack_check+0x37e>
                    {
                        temp = 1;
 801287e:	2301      	movs	r3, #1
 8012880:	64bb      	str	r3, [r7, #72]	@ 0x48
                    }
                    socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_tx_window_congestion + temp;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012886:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012888:	441a      	add	r2, r3
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	665a      	str	r2, [r3, #100]	@ 0x64
 801288e:	e012      	b.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
                {

                    /* In Slow start phase:
                       cwnd += min (N, SMSS),
                       where N is the number of ACKed bytes. */
                    if (acked_bytes < socket_ptr -> nx_tcp_socket_connect_mss)
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012894:	6a3a      	ldr	r2, [r7, #32]
 8012896:	429a      	cmp	r2, r3
 8012898:	d206      	bcs.n	80128a8 <_nx_tcp_socket_state_ack_check+0x3a4>
                    {

                        /* In Slow start phase. Increase the cwnd by acked bytes.*/
                        socket_ptr -> nx_tcp_socket_tx_window_congestion += acked_bytes;
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801289e:	6a3b      	ldr	r3, [r7, #32]
 80128a0:	441a      	add	r2, r3
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	665a      	str	r2, [r3, #100]	@ 0x64
 80128a6:	e006      	b.n	80128b6 <_nx_tcp_socket_state_ack_check+0x3b2>
                    }
                    else
                    {

                        /* In Slow start phase. Increase the cwnd by full MSS for every ack.*/
                        socket_ptr -> nx_tcp_socket_tx_window_congestion += socket_ptr -> nx_tcp_socket_connect_mss;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128b0:	441a      	add	r2, r3
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	665a      	str	r2, [r3, #100]	@ 0x64
        /* Update the window only when
         * 1. SND.UNA < SEG.ACK =< SND.NXT or
         * 2. SND.WL1 < SEG.SEQ or
         * 3. SND.WL1 = SEG.SEQ and SND.WL2 =< SEG.ACK
         * RFC793, Section 3.9, Page72. */
        if ((((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - starting_tx_sequence) > 0) &&
 80128b6:	683b      	ldr	r3, [r7, #0]
 80128b8:	689a      	ldr	r2, [r3, #8]
 80128ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128bc:	1ad3      	subs	r3, r2, r3
 80128be:	2b00      	cmp	r3, #0
 80128c0:	dd05      	ble.n	80128ce <_nx_tcp_socket_state_ack_check+0x3ca>
             ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - ending_tx_sequence) <= 0)) ||
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	689a      	ldr	r2, [r3, #8]
 80128c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80128c8:	1ad3      	subs	r3, r2, r3
        if ((((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - starting_tx_sequence) > 0) &&
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	dd10      	ble.n	80128f0 <_nx_tcp_socket_state_ack_check+0x3ec>
            ((INT)(tcp_header_ptr -> nx_tcp_sequence_number - ending_rx_sequence) > 0) ||
 80128ce:	683b      	ldr	r3, [r7, #0]
 80128d0:	685a      	ldr	r2, [r3, #4]
 80128d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128d4:	1ad3      	subs	r3, r2, r3
             ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - ending_tx_sequence) <= 0)) ||
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	dc0a      	bgt.n	80128f0 <_nx_tcp_socket_state_ack_check+0x3ec>
            (((INT)(tcp_header_ptr -> nx_tcp_sequence_number == ending_rx_sequence)) &&
 80128da:	683b      	ldr	r3, [r7, #0]
 80128dc:	685b      	ldr	r3, [r3, #4]
            ((INT)(tcp_header_ptr -> nx_tcp_sequence_number - ending_rx_sequence) > 0) ||
 80128de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d10a      	bne.n	80128fa <_nx_tcp_socket_state_ack_check+0x3f6>
             ((INT)(tcp_header_ptr -> nx_tcp_acknowledgment_number - starting_tx_sequence) >= 0)))
 80128e4:	683b      	ldr	r3, [r7, #0]
 80128e6:	689a      	ldr	r2, [r3, #8]
 80128e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128ea:	1ad3      	subs	r3, r2, r3
            (((INT)(tcp_header_ptr -> nx_tcp_sequence_number == ending_rx_sequence)) &&
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	db04      	blt.n	80128fa <_nx_tcp_socket_state_ack_check+0x3f6>
        {

            /* Update this socket's transmit window with the advertised window size in the ACK message.  */
            socket_ptr -> nx_tcp_socket_tx_window_advertised =  (tcp_header_ptr -> nx_tcp_header_word_3) & NX_LOWER_16_MASK;
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	68db      	ldr	r3, [r3, #12]
 80128f4:	b29a      	uxth	r2, r3
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	661a      	str	r2, [r3, #96]	@ 0x60
            socket_ptr -> nx_tcp_socket_tx_window_advertised <<= socket_ptr -> nx_tcp_snd_win_scale_value;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING */
        }

        /* Check advertised window. */
        if ((socket_ptr -> nx_tcp_socket_tx_window_advertised <= socket_ptr -> nx_tcp_socket_tx_outstanding_bytes) &&
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012902:	429a      	cmp	r2, r3
 8012904:	d80a      	bhi.n	801291c <_nx_tcp_socket_state_ack_check+0x418>
            (tcp_header_ptr -> nx_tcp_acknowledgment_number >= socket_ptr -> nx_tcp_socket_zero_window_probe_sequence))
 8012906:	683b      	ldr	r3, [r7, #0]
 8012908:	689a      	ldr	r2, [r3, #8]
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
        if ((socket_ptr -> nx_tcp_socket_tx_window_advertised <= socket_ptr -> nx_tcp_socket_tx_outstanding_bytes) &&
 8012910:	429a      	cmp	r2, r3
 8012912:	d303      	bcc.n	801291c <_nx_tcp_socket_state_ack_check+0x418>
        {

            /* It is an ACK to Zero Window Probe. Reset the zero window probe failure. */
            socket_ptr -> nx_tcp_socket_zero_window_probe_failure = 0;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	2200      	movs	r2, #0
 8012918:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        }

        if (!packet_release_count)
 801291c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801291e:	2b00      	cmp	r3, #0
 8012920:	d101      	bne.n	8012926 <_nx_tcp_socket_state_ack_check+0x422>
        {
            /* Done, return to caller. */
            return(NX_TRUE);
 8012922:	2301      	movs	r3, #1
 8012924:	e0d5      	b.n	8012ad2 <_nx_tcp_socket_state_ack_check+0x5ce>
            }
        }
#endif

        /* Save the front of the of the transmit queue.  */
        search_ptr =  socket_ptr -> nx_tcp_socket_transmit_sent_head;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 801292c:	653b      	str	r3, [r7, #80]	@ 0x50

        /* Okay so now the packet after the previous pointer needs to be the front of the
           queue.  */
        if (previous_ptr != socket_ptr -> nx_tcp_socket_transmit_sent_tail)
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8012934:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012936:	429a      	cmp	r2, r3
 8012938:	d017      	beq.n	801296a <_nx_tcp_socket_state_ack_check+0x466>
        {

            /* Just update the head pointer.  */
            socket_ptr -> nx_tcp_socket_transmit_sent_head  =  previous_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 801293a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801293c:	6a1a      	ldr	r2, [r3, #32]
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

            /* And decrease the transmit queue count accordingly.  */
            socket_ptr -> nx_tcp_socket_transmit_sent_count =   socket_ptr -> nx_tcp_socket_transmit_sent_count - packet_release_count;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 801294a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801294c:	1ad2      	subs	r2, r2, r3
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

            /* Setup a new transmit timeout.  */
            socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	2200      	movs	r2, #0
 8012964:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8012968:	e09e      	b.n	8012aa8 <_nx_tcp_socket_state_ack_check+0x5a4>
        else
        {

            /* The transmit list is now cleared, just set the head and tail pointers to
               NULL.  */
            socket_ptr -> nx_tcp_socket_transmit_sent_head  =  NX_NULL;
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	2200      	movs	r2, #0
 801296e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            socket_ptr -> nx_tcp_socket_transmit_sent_tail  =  NX_NULL;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	2200      	movs	r2, #0
 8012976:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

            /* Clear the transmit queue count.  */
            socket_ptr -> nx_tcp_socket_transmit_sent_count =  0;
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	2200      	movs	r2, #0
 801297e:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

            /* Determine if a disconnect FIN has been sent from this side of the connection.  */
            if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) ||
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012986:	2b07      	cmp	r3, #7
 8012988:	d007      	beq.n	801299a <_nx_tcp_socket_state_ack_check+0x496>
                (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSING)    ||
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_FIN_WAIT_1) ||
 801298e:	2b09      	cmp	r3, #9
 8012990:	d003      	beq.n	801299a <_nx_tcp_socket_state_ack_check+0x496>
                (socket_ptr -> nx_tcp_socket_state == NX_TCP_LAST_ACK))
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                (socket_ptr -> nx_tcp_socket_state == NX_TCP_CLOSING)    ||
 8012996:	2b0b      	cmp	r3, #11
 8012998:	d10a      	bne.n	80129b0 <_nx_tcp_socket_state_ack_check+0x4ac>
            {

                /* Yes, setup timeout such that the FIN can be retried if it is lost.  */
                socket_ptr -> nx_tcp_socket_timeout =          socket_ptr -> nx_tcp_socket_timeout_rate;
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	f8d3 20dc 	ldr.w	r2, [r3, #220]	@ 0xdc
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                socket_ptr -> nx_tcp_socket_timeout_retries =  0;
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	2200      	movs	r2, #0
 80129aa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80129ae:	e007      	b.n	80129c0 <_nx_tcp_socket_state_ack_check+0x4bc>
            }
            else if (socket_ptr -> nx_tcp_socket_tx_window_advertised != 0)
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d077      	beq.n	8012aa8 <_nx_tcp_socket_state_ack_check+0x5a4>
            {

                /* Otherwise, a FIN has not been sent, simply clear the transmit timeout.  */
                socket_ptr -> nx_tcp_socket_timeout =  0;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2200      	movs	r2, #0
 80129bc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            }
        }

        /* Now walk through the packets to release and set them
           free.  */
        while (packet_release_count--)
 80129c0:	e072      	b.n	8012aa8 <_nx_tcp_socket_state_ack_check+0x5a4>
        {

            /* Use the previous pointer as the release pointer.  */
            previous_ptr =  search_ptr;
 80129c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80129c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Move to the next packet in the queue before we clip the
               next pointer.  */
            search_ptr =  search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 80129c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80129c8:	6a1b      	ldr	r3, [r3, #32]
 80129ca:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80129cc:	f3ef 8310 	mrs	r3, PRIMASK
 80129d0:	61bb      	str	r3, [r7, #24]
    return(posture);
 80129d2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80129d4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80129d6:	b672      	cpsid	i
    return(int_posture);
 80129d8:	697b      	ldr	r3, [r7, #20]

            /* Disable interrupts temporarily.  */
            TX_DISABLE
 80129da:	61fb      	str	r3, [r7, #28]

            /* Set the packet to allocated to indicate it is no longer part of the TCP queue.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            previous_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  ((NX_PACKET *)NX_PACKET_ALLOCATED);
 80129dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80129de:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80129e2:	621a      	str	r2, [r3, #32]
               the packet occurred prior to receiving the ACK. If so, the packet could be
               in an ARP queue or in a driver queue waiting for transmission so we can't
               release it directly at this point.  The driver or the ARP processing will
               release it when finished.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            if (previous_ptr -> nx_packet_queue_next ==  ((NX_PACKET *)NX_DRIVER_TX_DONE))
 80129e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80129e6:	69db      	ldr	r3, [r3, #28]
 80129e8:	f1b3 3fdd 	cmp.w	r3, #3722304989	@ 0xdddddddd
 80129ec:	d12b      	bne.n	8012a46 <_nx_tcp_socket_state_ack_check+0x542>
 80129ee:	69fb      	ldr	r3, [r7, #28]
 80129f0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80129f2:	693b      	ldr	r3, [r7, #16]
 80129f4:	f383 8810 	msr	PRIMASK, r3
}
 80129f8:	bf00      	nop

                /* Yes, the driver has already released the packet.  */

                /* Open up the transmit window. */
                /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
                search_header_ptr = (NX_TCP_HEADER *)previous_ptr -> nx_packet_prepend_ptr;
 80129fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80129fc:	689b      	ldr	r3, [r3, #8]
 80129fe:	657b      	str	r3, [r7, #84]	@ 0x54

                temp = search_header_ptr -> nx_tcp_header_word_3;
 8012a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a02:	68db      	ldr	r3, [r3, #12]
 8012a04:	64bb      	str	r3, [r7, #72]	@ 0x48
                NX_CHANGE_ULONG_ENDIAN(temp);
 8012a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a08:	ba1b      	rev	r3, r3
 8012a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
                header_length = (temp >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8012a0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a0e:	0f1b      	lsrs	r3, r3, #28
 8012a10:	009b      	lsls	r3, r3, #2
 8012a12:	633b      	str	r3, [r7, #48]	@ 0x30
                if (socket_ptr -> nx_tcp_socket_tx_outstanding_bytes > (previous_ptr -> nx_packet_length - header_length))
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012a18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a1a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8012a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a1e:	1acb      	subs	r3, r1, r3
 8012a20:	429a      	cmp	r2, r3
 8012a22:	d909      	bls.n	8012a38 <_nx_tcp_socket_state_ack_check+0x534>
                {
                    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes -= previous_ptr -> nx_packet_length - header_length;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012a28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012a2e:	1acb      	subs	r3, r1, r3
 8012a30:	441a      	add	r2, r3
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	669a      	str	r2, [r3, #104]	@ 0x68
 8012a36:	e002      	b.n	8012a3e <_nx_tcp_socket_state_ack_check+0x53a>
                }
                else
                {
                    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	2200      	movs	r2, #0
 8012a3c:	669a      	str	r2, [r3, #104]	@ 0x68
                }
                /* Release the packet.  */
                _nx_packet_release(previous_ptr);
 8012a3e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8012a40:	f7fc fbb6 	bl	800f1b0 <_nx_packet_release>
 8012a44:	e030      	b.n	8012aa8 <_nx_tcp_socket_state_ack_check+0x5a4>
            else
            {

                /* No, the driver has not released the packet.  */
                /* Open up the transmit window. */
                search_header_ptr =  (NX_TCP_HEADER *)(previous_ptr -> nx_packet_ip_header +
 8012a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                                       previous_ptr -> nx_packet_ip_header_length);
 8012a4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012a4c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
                search_header_ptr =  (NX_TCP_HEADER *)(previous_ptr -> nx_packet_ip_header +
 8012a50:	4413      	add	r3, r2
 8012a52:	657b      	str	r3, [r7, #84]	@ 0x54

                temp = search_header_ptr -> nx_tcp_header_word_3;
 8012a54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a56:	68db      	ldr	r3, [r3, #12]
 8012a58:	64bb      	str	r3, [r7, #72]	@ 0x48
                NX_CHANGE_ULONG_ENDIAN(temp);
 8012a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a5c:	ba1b      	rev	r3, r3
 8012a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
                header_length = (temp >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8012a60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012a62:	0f1b      	lsrs	r3, r3, #28
 8012a64:	009b      	lsls	r3, r3, #2
 8012a66:	633b      	str	r3, [r7, #48]	@ 0x30
                tcp_payload_length = (previous_ptr -> nx_packet_length -
 8012a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                      (header_length +
                                       (ULONG)((ALIGN_TYPE)search_header_ptr -
                                               (ALIGN_TYPE)(previous_ptr -> nx_packet_prepend_ptr))));
 8012a6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a6e:	689b      	ldr	r3, [r3, #8]
 8012a70:	4619      	mov	r1, r3
                                       (ULONG)((ALIGN_TYPE)search_header_ptr -
 8012a72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a74:	1ac9      	subs	r1, r1, r3
                                      (header_length +
 8012a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012a78:	1acb      	subs	r3, r1, r3
                tcp_payload_length = (previous_ptr -> nx_packet_length -
 8012a7a:	4413      	add	r3, r2
 8012a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
                if (socket_ptr -> nx_tcp_socket_tx_outstanding_bytes > tcp_payload_length)
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a84:	429a      	cmp	r2, r3
 8012a86:	d206      	bcs.n	8012a96 <_nx_tcp_socket_state_ack_check+0x592>
                {
                    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes -= tcp_payload_length;
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a8e:	1ad2      	subs	r2, r2, r3
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	669a      	str	r2, [r3, #104]	@ 0x68
 8012a94:	e002      	b.n	8012a9c <_nx_tcp_socket_state_ack_check+0x598>
                }
                else
                {
                    socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	2200      	movs	r2, #0
 8012a9a:	669a      	str	r2, [r3, #104]	@ 0x68
 8012a9c:	69fb      	ldr	r3, [r7, #28]
 8012a9e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f383 8810 	msr	PRIMASK, r3
}
 8012aa6:	bf00      	nop
        while (packet_release_count--)
 8012aa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012aaa:	1e5a      	subs	r2, r3, #1
 8012aac:	647a      	str	r2, [r7, #68]	@ 0x44
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d187      	bne.n	80129c2 <_nx_tcp_socket_state_ack_check+0x4be>
                /* Restore interrupts.  */
                TX_RESTORE
            }
        }

        if (socket_ptr -> nx_tcp_socket_fast_recovery == NX_TRUE)
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	f893 30aa 	ldrb.w	r3, [r3, #170]	@ 0xaa
 8012ab8:	2b01      	cmp	r3, #1
 8012aba:	d107      	bne.n	8012acc <_nx_tcp_socket_state_ack_check+0x5c8>
        {

            /* Only partial data are ACKed. Retransmit packet immediately. */
            _nx_tcp_socket_retransmit(socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, NX_FALSE);
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	6879      	ldr	r1, [r7, #4]
 8012ac6:	4618      	mov	r0, r3
 8012ac8:	f7ff fb48 	bl	801215c <_nx_tcp_socket_retransmit>
        }

        return(NX_TRUE);
 8012acc:	2301      	movs	r3, #1
 8012ace:	e000      	b.n	8012ad2 <_nx_tcp_socket_state_ack_check+0x5ce>
    else
    {

        /* The ACK bit is off drop the segment and return.  */
        /* RFC793, Section3.9, Page72.  */
        return(NX_FALSE);
 8012ad0:	2300      	movs	r3, #0
    }
}
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	3758      	adds	r7, #88	@ 0x58
 8012ad6:	46bd      	mov	sp, r7
 8012ad8:	bd80      	pop	{r7, pc}
	...

08012adc <_nx_tcp_socket_state_closing>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_closing(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *tcp_header_ptr)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b082      	sub	sp, #8
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	6078      	str	r0, [r7, #4]
 8012ae4:	6039      	str	r1, [r7, #0]


    /* Determine if the incoming message is an ACK message.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)
 8012ae6:	683b      	ldr	r3, [r7, #0]
 8012ae8:	68db      	ldr	r3, [r3, #12]
 8012aea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d029      	beq.n	8012b46 <_nx_tcp_socket_state_closing+0x6a>
    {

        /* If it is proper, finish the disconnect. */
        if ((tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence) &&
 8012af2:	683b      	ldr	r3, [r7, #0]
 8012af4:	689a      	ldr	r2, [r3, #8]
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012afa:	429a      	cmp	r2, r3
 8012afc:	d123      	bne.n	8012b46 <_nx_tcp_socket_state_closing+0x6a>
            (tcp_header_ptr -> nx_tcp_sequence_number == socket_ptr -> nx_tcp_socket_rx_sequence))
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	685a      	ldr	r2, [r3, #4]
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
        if ((tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence) &&
 8012b06:	429a      	cmp	r2, r3
 8012b08:	d11d      	bne.n	8012b46 <_nx_tcp_socket_state_closing+0x6a>

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_TIMED_WAIT, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Set the socket state to TIMED WAIT now.  */
            socket_ptr -> nx_tcp_socket_state = NX_TCP_TIMED_WAIT;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	220a      	movs	r2, #10
 8012b0e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Set the timeout as 2MSL (Maximum Segment Lifetime). */
            socket_ptr -> nx_tcp_socket_timeout = _nx_tcp_2MSL_timer_rate;
 8012b10:	4b0f      	ldr	r3, [pc, #60]	@ (8012b50 <_nx_tcp_socket_state_closing+0x74>)
 8012b12:	681a      	ldr	r2, [r3, #0]
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

            /* Determine if we need to wake a thread suspended on the connection.  */
            if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d006      	beq.n	8012b32 <_nx_tcp_socket_state_closing+0x56>
            {

                /* Resume the thread suspended for the disconnect.  */
                _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread), NX_SUCCESS);
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8012b2a:	2100      	movs	r1, #0
 8012b2c:	4618      	mov	r0, r3
 8012b2e:	f000 fed3 	bl	80138d8 <_nx_tcp_socket_thread_resume>
            }

            /* If given, call the application's disconnect callback function
               for disconnect.  */
            if (socket_ptr -> nx_tcp_disconnect_callback)
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d004      	beq.n	8012b46 <_nx_tcp_socket_state_closing+0x6a>
            {

                /* Call the application's disconnect handling function.  It is
                   responsible for calling the socket disconnect function.  */
                (socket_ptr -> nx_tcp_disconnect_callback)(socket_ptr);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	4798      	blx	r3
#endif
        }

        /* Ignore the segment.  According to RFC 793, Section 3.9, Page 73.  */
    }
}
 8012b46:	bf00      	nop
 8012b48:	3708      	adds	r7, #8
 8012b4a:	46bd      	mov	sp, r7
 8012b4c:	bd80      	pop	{r7, pc}
 8012b4e:	bf00      	nop
 8012b50:	24000864 	.word	0x24000864

08012b54 <_nx_tcp_socket_state_data_trim>:
/*                                            supported HTTP Proxy,       */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
VOID _nx_tcp_socket_state_data_trim(NX_PACKET *packet_ptr, ULONG amount)
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b086      	sub	sp, #24
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
 8012b5c:	6039      	str	r1, [r7, #0]
ULONG      bytes_to_keep;
NX_PACKET *work_ptr;

    if (amount >= packet_ptr -> nx_packet_length)
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b62:	683a      	ldr	r2, [r7, #0]
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d23c      	bcs.n	8012be2 <_nx_tcp_socket_state_data_trim+0x8e>
    {
        /* Invalid input. */
        return;
    }

    bytes_to_keep = packet_ptr -> nx_packet_length - amount;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012b6c:	683b      	ldr	r3, [r7, #0]
 8012b6e:	1ad3      	subs	r3, r2, r3
 8012b70:	617b      	str	r3, [r7, #20]

    packet_ptr -> nx_packet_length = bytes_to_keep;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	697a      	ldr	r2, [r7, #20]
 8012b76:	625a      	str	r2, [r3, #36]	@ 0x24

    work_ptr = packet_ptr;
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	613b      	str	r3, [r7, #16]

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Walk down the packet chain for the "bytes_to_keep" amount. */
    while (work_ptr)
 8012b7c:	e02d      	b.n	8012bda <_nx_tcp_socket_state_data_trim+0x86>
    {

    NX_PACKET *tmp_ptr;

        /*lint -e{946} -e{947} suppress pointer subtraction, since it is necessary. */
        if ((INT)(work_ptr -> nx_packet_append_ptr - work_ptr -> nx_packet_prepend_ptr) < (INT)bytes_to_keep)
 8012b7e:	693b      	ldr	r3, [r7, #16]
 8012b80:	68da      	ldr	r2, [r3, #12]
 8012b82:	693b      	ldr	r3, [r7, #16]
 8012b84:	689b      	ldr	r3, [r3, #8]
 8012b86:	1ad2      	subs	r2, r2, r3
 8012b88:	697b      	ldr	r3, [r7, #20]
 8012b8a:	429a      	cmp	r2, r3
 8012b8c:	da0c      	bge.n	8012ba8 <_nx_tcp_socket_state_data_trim+0x54>
        {

            /*lint -e{923} suppress cast of pointer to ULONG.  */
            bytes_to_keep -= (ULONG)((ALIGN_TYPE)work_ptr -> nx_packet_append_ptr - (ALIGN_TYPE)work_ptr -> nx_packet_prepend_ptr);
 8012b8e:	693b      	ldr	r3, [r7, #16]
 8012b90:	689b      	ldr	r3, [r3, #8]
 8012b92:	461a      	mov	r2, r3
 8012b94:	693b      	ldr	r3, [r7, #16]
 8012b96:	68db      	ldr	r3, [r3, #12]
 8012b98:	1ad3      	subs	r3, r2, r3
 8012b9a:	697a      	ldr	r2, [r7, #20]
 8012b9c:	4413      	add	r3, r2
 8012b9e:	617b      	str	r3, [r7, #20]

            work_ptr = work_ptr -> nx_packet_next;
 8012ba0:	693b      	ldr	r3, [r7, #16]
 8012ba2:	685b      	ldr	r3, [r3, #4]
 8012ba4:	613b      	str	r3, [r7, #16]

            continue;
 8012ba6:	e018      	b.n	8012bda <_nx_tcp_socket_state_data_trim+0x86>
        }
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* This is the last packet. */
        work_ptr -> nx_packet_append_ptr = work_ptr -> nx_packet_prepend_ptr + bytes_to_keep;
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	689a      	ldr	r2, [r3, #8]
 8012bac:	697b      	ldr	r3, [r7, #20]
 8012bae:	441a      	add	r2, r3
 8012bb0:	693b      	ldr	r3, [r7, #16]
 8012bb2:	60da      	str	r2, [r3, #12]

#ifndef NX_DISABLE_PACKET_CHAIN
        /* Free the rest of the packet chain. */
        tmp_ptr = work_ptr -> nx_packet_next;
 8012bb4:	693b      	ldr	r3, [r7, #16]
 8012bb6:	685b      	ldr	r3, [r3, #4]
 8012bb8:	60fb      	str	r3, [r7, #12]
        work_ptr -> nx_packet_next = NX_NULL;
 8012bba:	693b      	ldr	r3, [r7, #16]
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	605a      	str	r2, [r3, #4]
        work_ptr = tmp_ptr;
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	613b      	str	r3, [r7, #16]

        if (work_ptr)
 8012bc4:	693b      	ldr	r3, [r7, #16]
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d007      	beq.n	8012bda <_nx_tcp_socket_state_data_trim+0x86>
        {

            /*lint -e{923} suppress cast of ULONG to pointer.  */
            work_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ALLOCATED;
 8012bca:	693b      	ldr	r3, [r7, #16]
 8012bcc:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8012bd0:	621a      	str	r2, [r3, #32]

            _nx_packet_release(work_ptr);
 8012bd2:	6938      	ldr	r0, [r7, #16]
 8012bd4:	f7fc faec 	bl	800f1b0 <_nx_packet_release>

            /* All done. Break out of the while loop and return. */
            break;
 8012bd8:	e004      	b.n	8012be4 <_nx_tcp_socket_state_data_trim+0x90>
    while (work_ptr)
 8012bda:	693b      	ldr	r3, [r7, #16]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d1ce      	bne.n	8012b7e <_nx_tcp_socket_state_data_trim+0x2a>
 8012be0:	e000      	b.n	8012be4 <_nx_tcp_socket_state_data_trim+0x90>
        return;
 8012be2:	bf00      	nop
        }
    }
#endif /* NX_DISABLE_PACKET_CHAIN */
}
 8012be4:	3718      	adds	r7, #24
 8012be6:	46bd      	mov	sp, r7
 8012be8:	bd80      	pop	{r7, pc}

08012bea <_nx_tcp_socket_state_data_trim_front>:
/*                                            verified memmove use cases, */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nx_tcp_socket_state_data_trim_front(NX_PACKET *packet_ptr, ULONG amount)
{
 8012bea:	b580      	push	{r7, lr}
 8012bec:	b084      	sub	sp, #16
 8012bee:	af00      	add	r7, sp, #0
 8012bf0:	6078      	str	r0, [r7, #4]
 8012bf2:	6039      	str	r1, [r7, #0]
NX_PACKET *work_ptr = packet_ptr;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	60fb      	str	r3, [r7, #12]
ULONG      work_length;

    if (amount >= packet_ptr -> nx_packet_length || amount == 0)
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bfc:	683a      	ldr	r2, [r7, #0]
 8012bfe:	429a      	cmp	r2, r3
 8012c00:	d263      	bcs.n	8012cca <_nx_tcp_socket_state_data_trim_front+0xe0>
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d060      	beq.n	8012cca <_nx_tcp_socket_state_data_trim_front+0xe0>
        /* Invalid input. */
        return;
    }

    /* Adjust the packet length.  */
    packet_ptr -> nx_packet_length -= amount;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012c0c:	683b      	ldr	r3, [r7, #0]
 8012c0e:	1ad2      	subs	r2, r2, r3
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Move prepend_ptr of first packet to TCP data.  */
    packet_ptr -> nx_packet_prepend_ptr += sizeof(NX_TCP_HEADER);
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	689b      	ldr	r3, [r3, #8]
 8012c18:	f103 0214 	add.w	r2, r3, #20
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	609a      	str	r2, [r3, #8]

#ifndef NX_DISABLE_PACKET_CHAIN
    /* Walk down the packet chain for the amount. */
    while (amount)
 8012c20:	e049      	b.n	8012cb6 <_nx_tcp_socket_state_data_trim_front+0xcc>
    {
#endif /* NX_DISABLE_PACKET_CHAIN */

        /* Compute the size of the data portion work_ptr.  */
        /*lint -e{923} suppress cast of pointer to ULONG.  */
        work_length = (ULONG)((ALIGN_TYPE)work_ptr -> nx_packet_append_ptr - (ALIGN_TYPE)work_ptr -> nx_packet_prepend_ptr);
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	68db      	ldr	r3, [r3, #12]
 8012c26:	461a      	mov	r2, r3
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	689b      	ldr	r3, [r3, #8]
 8012c2c:	1ad3      	subs	r3, r2, r3
 8012c2e:	60bb      	str	r3, [r7, #8]

#ifndef NX_DISABLE_PACKET_CHAIN
        if (amount > work_length)
 8012c30:	683a      	ldr	r2, [r7, #0]
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	429a      	cmp	r2, r3
 8012c36:	d91e      	bls.n	8012c76 <_nx_tcp_socket_state_data_trim_front+0x8c>
        {

            /* All data in work_ptr need to be trimmed.  */
            if (work_ptr == packet_ptr)
 8012c38:	68fa      	ldr	r2, [r7, #12]
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	429a      	cmp	r2, r3
 8012c3e:	d104      	bne.n	8012c4a <_nx_tcp_socket_state_data_trim_front+0x60>
            {

                /* This packet is the header of packet chain.  */
                /* Clear TCP data in this packet.  */
                work_ptr -> nx_packet_append_ptr = work_ptr -> nx_packet_prepend_ptr;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	689a      	ldr	r2, [r3, #8]
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	60da      	str	r2, [r3, #12]
 8012c48:	e00d      	b.n	8012c66 <_nx_tcp_socket_state_data_trim_front+0x7c>
            else
            {

                /* This packet is not the first packet.  */
                /* Remove work_ptr from packet chain.  */
                packet_ptr -> nx_packet_next = work_ptr -> nx_packet_next;
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	685a      	ldr	r2, [r3, #4]
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	605a      	str	r2, [r3, #4]

                /* Disconnect work_ptr from the rest of the packet chain. */
                work_ptr -> nx_packet_next = NX_NULL;
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	2200      	movs	r2, #0
 8012c56:	605a      	str	r2, [r3, #4]

                /* Mark the packet as ALLOCATED. */
                /*lint -e{923} suppress cast of ULONG to pointer.  */
                work_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ALLOCATED;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8012c5e:	621a      	str	r2, [r3, #32]

                _nx_packet_release(work_ptr);
 8012c60:	68f8      	ldr	r0, [r7, #12]
 8012c62:	f7fc faa5 	bl	800f1b0 <_nx_packet_release>
            }
            /* Reduce the amount being trimmed.  */
            amount -= work_length;
 8012c66:	683a      	ldr	r2, [r7, #0]
 8012c68:	68bb      	ldr	r3, [r7, #8]
 8012c6a:	1ad3      	subs	r3, r2, r3
 8012c6c:	603b      	str	r3, [r7, #0]

            /* Move to the next packet. */
            work_ptr = packet_ptr -> nx_packet_next;
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	685b      	ldr	r3, [r3, #4]
 8012c72:	60fb      	str	r3, [r7, #12]
 8012c74:	e01f      	b.n	8012cb6 <_nx_tcp_socket_state_data_trim_front+0xcc>
        else
        {

            /* This is the last packet to trim.  */

            if (work_ptr == packet_ptr)
 8012c76:	68fa      	ldr	r2, [r7, #12]
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	429a      	cmp	r2, r3
 8012c7c:	d113      	bne.n	8012ca6 <_nx_tcp_socket_state_data_trim_front+0xbc>
            {
#endif /* NX_DISABLE_PACKET_CHAIN */

                /* For the first packet, move data towards the beginning
                   of the packet, right after TCP header.  */
                memmove(packet_ptr -> nx_packet_prepend_ptr, /* Use case of memmove is verified.  */
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	6898      	ldr	r0, [r3, #8]
                        packet_ptr -> nx_packet_prepend_ptr + amount,
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	689a      	ldr	r2, [r3, #8]
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	18d1      	adds	r1, r2, r3
                        work_length - amount);
 8012c8a:	68ba      	ldr	r2, [r7, #8]
 8012c8c:	683b      	ldr	r3, [r7, #0]
 8012c8e:	1ad3      	subs	r3, r2, r3
                memmove(packet_ptr -> nx_packet_prepend_ptr, /* Use case of memmove is verified.  */
 8012c90:	461a      	mov	r2, r3
 8012c92:	f005 ff93 	bl	8018bbc <memmove>
                packet_ptr -> nx_packet_append_ptr -= amount;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	68da      	ldr	r2, [r3, #12]
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	425b      	negs	r3, r3
 8012c9e:	441a      	add	r2, r3
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	60da      	str	r2, [r3, #12]
 8012ca4:	e005      	b.n	8012cb2 <_nx_tcp_socket_state_data_trim_front+0xc8>
            }
            else
            {

                /* Advance nx_packet_prepend_ptr to where the usable data starts. */
                work_ptr -> nx_packet_prepend_ptr += amount;
 8012ca6:	68fb      	ldr	r3, [r7, #12]
 8012ca8:	689a      	ldr	r2, [r3, #8]
 8012caa:	683b      	ldr	r3, [r7, #0]
 8012cac:	441a      	add	r2, r3
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	609a      	str	r2, [r3, #8]
            }

            /* Cut down amount*/
            amount = 0;
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	603b      	str	r3, [r7, #0]
    while (amount)
 8012cb6:	683b      	ldr	r3, [r7, #0]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d1b2      	bne.n	8012c22 <_nx_tcp_socket_state_data_trim_front+0x38>
        }
    }
#endif /* NX_DISABLE_PACKET_CHAIN */

    /* Restore prepend_ptr of first packet to TCP data.  */
    packet_ptr -> nx_packet_prepend_ptr -= sizeof(NX_TCP_HEADER);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	689b      	ldr	r3, [r3, #8]
 8012cc0:	f1a3 0214 	sub.w	r2, r3, #20
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	609a      	str	r2, [r3, #8]
 8012cc8:	e000      	b.n	8012ccc <_nx_tcp_socket_state_data_trim_front+0xe2>
        return;
 8012cca:	bf00      	nop
}
 8012ccc:	3710      	adds	r7, #16
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}
	...

08012cd4 <_nx_tcp_socket_state_data_check>:
/*                                            the acked packet count,     */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _nx_tcp_socket_state_data_check(NX_TCP_SOCKET *socket_ptr, NX_PACKET *packet_ptr)
{
 8012cd4:	b580      	push	{r7, lr}
 8012cd6:	b096      	sub	sp, #88	@ 0x58
 8012cd8:	af00      	add	r7, sp, #0
 8012cda:	6078      	str	r0, [r7, #4]
 8012cdc:	6039      	str	r1, [r7, #0]
ULONG          search_begin_sequence;
ULONG          search_end_sequence;
ULONG          original_rx_sequence;
ULONG          trim_data_length;
TX_THREAD     *thread_ptr;
ULONG          acked_packets = 0;
 8012cde:	2300      	movs	r3, #0
 8012ce0:	63bb      	str	r3, [r7, #56]	@ 0x38
UINT           need_ack = NX_FALSE;
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* NX_ENABLE_LOW_WATERMARK */
#if ((!defined(NX_DISABLE_TCP_INFO)) || defined(TX_ENABLE_EVENT_TRACE))
NX_IP         *ip_ptr;

    /* Setup the IP pointer.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012cec:	633b      	str	r3, [r7, #48]	@ 0x30
                    NX_INTERFACE_CAPABILITY_TCPIP_OFFLOAD;
#endif /* NX_ENABLE_TCPIP_OFFLOAD */

    /* Pickup the pointer to the head of the TCP packet.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    tcp_header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 8012cee:	683b      	ldr	r3, [r7, #0]
 8012cf0:	689b      	ldr	r3, [r3, #8]
 8012cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine the size of the TCP header.  */
    header_length =  (tcp_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8012cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cf6:	68db      	ldr	r3, [r3, #12]
 8012cf8:	0f1b      	lsrs	r3, r3, #28
 8012cfa:	009b      	lsls	r3, r3, #2
 8012cfc:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Record the original rx_sequence. */
    original_rx_sequence = socket_ptr -> nx_tcp_socket_rx_sequence;
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d02:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Pickup the begin sequence of this packet. */
    packet_begin_sequence = tcp_header_ptr -> nx_tcp_sequence_number;
 8012d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d06:	685b      	ldr	r3, [r3, #4]
 8012d08:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Calculate the data length in the packet.  */
    packet_data_length = packet_ptr -> nx_packet_length - header_length;
 8012d0a:	683b      	ldr	r3, [r7, #0]
 8012d0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d10:	1ad3      	subs	r3, r2, r3
 8012d12:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Pickup the end sequence of this packet. The end sequence is one byte to the last byte in this packet. */
    packet_end_sequence =  tcp_header_ptr -> nx_tcp_sequence_number + packet_data_length;
 8012d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d16:	685b      	ldr	r3, [r3, #4]
 8012d18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012d1a:	4413      	add	r3, r2
 8012d1c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Trim the data that out of the receive window, make sure all data are in receive window.  */
    if (packet_data_length
 8012d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d03b      	beq.n	8012d9c <_nx_tcp_socket_state_data_check+0xc8>
#endif /* NX_ENABLE_TCPIP_OFFLOAD */
       )
    {

        /* Step1. trim the data on the left side of the receive window.  */
        if (((INT)(socket_ptr -> nx_tcp_socket_rx_sequence - packet_begin_sequence)) > 0)
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012d28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d2a:	1ad3      	subs	r3, r2, r3
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	dd16      	ble.n	8012d5e <_nx_tcp_socket_state_data_check+0x8a>
        {

            /* Calculate the data length that out of window.  */
            trim_data_length = socket_ptr -> nx_tcp_socket_rx_sequence - packet_begin_sequence;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012d36:	1ad3      	subs	r3, r2, r3
 8012d38:	623b      	str	r3, [r7, #32]

            /* Trim the data that exceed the receive window.  */
            _nx_tcp_socket_state_data_trim_front(packet_ptr, trim_data_length);
 8012d3a:	6a39      	ldr	r1, [r7, #32]
 8012d3c:	6838      	ldr	r0, [r7, #0]
 8012d3e:	f7ff ff54 	bl	8012bea <_nx_tcp_socket_state_data_trim_front>

            /* Fix the sequence of this packet. */
            tcp_header_ptr -> nx_tcp_sequence_number += trim_data_length;
 8012d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d44:	685a      	ldr	r2, [r3, #4]
 8012d46:	6a3b      	ldr	r3, [r7, #32]
 8012d48:	441a      	add	r2, r3
 8012d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d4c:	605a      	str	r2, [r3, #4]

            /* Update the data length and begin sequence.  */
            packet_data_length -= trim_data_length;
 8012d4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012d50:	6a3b      	ldr	r3, [r7, #32]
 8012d52:	1ad3      	subs	r3, r2, r3
 8012d54:	643b      	str	r3, [r7, #64]	@ 0x40
            packet_begin_sequence += trim_data_length;
 8012d56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012d58:	6a3b      	ldr	r3, [r7, #32]
 8012d5a:	4413      	add	r3, r2
 8012d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* Step2. trim the data on the right side of the receive window.  */
        if (((INT)((packet_end_sequence - socket_ptr -> nx_tcp_socket_rx_sequence) -
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012d64:	1ad2      	subs	r2, r2, r3
                   socket_ptr -> nx_tcp_socket_rx_window_current)) > 0)
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
        if (((INT)((packet_end_sequence - socket_ptr -> nx_tcp_socket_rx_sequence) -
 8012d6c:	1ad3      	subs	r3, r2, r3
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	dd14      	ble.n	8012d9c <_nx_tcp_socket_state_data_check+0xc8>
        {

            /* Calculate the data length that out of window.  */
            trim_data_length = packet_end_sequence - (socket_ptr -> nx_tcp_socket_rx_sequence + socket_ptr -> nx_tcp_socket_rx_window_current);
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012d7c:	4413      	add	r3, r2
 8012d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012d80:	1ad3      	subs	r3, r2, r3
 8012d82:	623b      	str	r3, [r7, #32]

            /* Trim the data that exceed the receive window.  */
            _nx_tcp_socket_state_data_trim(packet_ptr, trim_data_length);
 8012d84:	6a39      	ldr	r1, [r7, #32]
 8012d86:	6838      	ldr	r0, [r7, #0]
 8012d88:	f7ff fee4 	bl	8012b54 <_nx_tcp_socket_state_data_trim>

            /* Update the data length and end sequence.  */
            packet_data_length -= trim_data_length;
 8012d8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012d8e:	6a3b      	ldr	r3, [r7, #32]
 8012d90:	1ad3      	subs	r3, r2, r3
 8012d92:	643b      	str	r3, [r7, #64]	@ 0x40
            packet_end_sequence -= trim_data_length;
 8012d94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012d96:	6a3b      	ldr	r3, [r7, #32]
 8012d98:	1ad3      	subs	r3, r2, r3
 8012d9a:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Determine if the packet has the FIN bit set to signal a disconnect.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_FIN_BIT)
 8012d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d9e:	68db      	ldr	r3, [r3, #12]
 8012da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d009      	beq.n	8012dbc <_nx_tcp_socket_state_data_check+0xe8>
    {

        /* Setup the FIN sequence number that we need to look at.  */
        socket_ptr -> nx_tcp_socket_fin_sequence =  tcp_header_ptr -> nx_tcp_sequence_number + packet_data_length;
 8012da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012daa:	685a      	ldr	r2, [r3, #4]
 8012dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012dae:	441a      	add	r2, r3
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Indicate that the FIN sequence is now valid.  Once the receive chain is complete
           we will process (ACK) the FIN command which is part of a disconnect started by the
           other side of the connection.  */
        socket_ptr -> nx_tcp_socket_fin_received =  NX_TRUE;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	2201      	movs	r2, #1
 8012db8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_FIN_RECEIVE, ip_ptr, socket_ptr, packet_ptr, tcp_header_ptr -> nx_tcp_sequence_number, NX_TRACE_INTERNAL_EVENTS, 0, 0);
    }

    /* Compute the amount of payload data in this packet. */
    if (packet_data_length == 0)
 8012dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d11d      	bne.n	8012dfe <_nx_tcp_socket_state_data_check+0x12a>
    {
        /* This packet does not contain TCP data payload.  */

        /* Check for invalid sequence number.  */
        if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED) &&
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012dc6:	2b05      	cmp	r3, #5
 8012dc8:	d117      	bne.n	8012dfa <_nx_tcp_socket_state_data_check+0x126>
            (socket_ptr -> nx_tcp_socket_receive_queue_count == 0) &&
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
        if ((socket_ptr -> nx_tcp_socket_state == NX_TCP_ESTABLISHED) &&
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d112      	bne.n	8012dfa <_nx_tcp_socket_state_data_check+0x126>
            (socket_ptr -> nx_tcp_socket_rx_sequence != tcp_header_ptr -> nx_tcp_sequence_number) &&
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dda:	685b      	ldr	r3, [r3, #4]
            (socket_ptr -> nx_tcp_socket_receive_queue_count == 0) &&
 8012ddc:	429a      	cmp	r2, r3
 8012dde:	d00c      	beq.n	8012dfa <_nx_tcp_socket_state_data_check+0x126>
            ((socket_ptr -> nx_tcp_socket_rx_sequence - 1) != tcp_header_ptr -> nx_tcp_sequence_number))
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012de4:	1e5a      	subs	r2, r3, #1
 8012de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012de8:	685b      	ldr	r3, [r3, #4]
            (socket_ptr -> nx_tcp_socket_rx_sequence != tcp_header_ptr -> nx_tcp_sequence_number) &&
 8012dea:	429a      	cmp	r2, r3
 8012dec:	d005      	beq.n	8012dfa <_nx_tcp_socket_state_data_check+0x126>
        {

            /* Send an immediate ACK.  */
            _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012df2:	4619      	mov	r1, r3
 8012df4:	6878      	ldr	r0, [r7, #4]
 8012df6:	f7fd fd57 	bl	80108a8 <_nx_tcp_packet_send_ack>
        }

        /* This packet does not have data, so return false. */
        return(NX_FALSE);
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	e2a7      	b.n	801334e <_nx_tcp_socket_state_data_check+0x67a>
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_DATA_RECEIVE, ip_ptr, socket_ptr, packet_ptr, tcp_header_ptr -> nx_tcp_sequence_number, NX_TRACE_INTERNAL_EVENTS, 0, 0);

    /* Ensure the next pointer in the packet is set to NULL, which will indicate to the
       receive logic that it is not yet part of a contiguous stream.  */
    packet_ptr -> nx_packet_queue_next =  (NX_PACKET *)NX_NULL;
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	2200      	movs	r2, #0
 8012e02:	61da      	str	r2, [r3, #28]

    /* Otherwise, the packet is within the receive window so continue processing
       the incoming TCP data.  */

    /* Pickup the tail pointer of the receive queue.  */
    search_ptr = socket_ptr -> nx_tcp_socket_receive_queue_tail;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012e0a:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Check to see if the tail pointer is part of a contiguous stream.  */
    if (search_ptr)
 8012e0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d010      	beq.n	8012e34 <_nx_tcp_socket_state_data_check+0x160>
    {

        /* Setup a pointer to header of this packet in the sent list.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        search_header_ptr =  (NX_TCP_HEADER *)search_ptr -> nx_packet_prepend_ptr;
 8012e12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e14:	689b      	ldr	r3, [r3, #8]
 8012e16:	61fb      	str	r3, [r7, #28]

        /* Determine the size of the search TCP header.  */
        search_header_length =  (search_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8012e18:	69fb      	ldr	r3, [r7, #28]
 8012e1a:	68db      	ldr	r3, [r3, #12]
 8012e1c:	0f1b      	lsrs	r3, r3, #28
 8012e1e:	009b      	lsls	r3, r3, #2
 8012e20:	61bb      	str	r3, [r7, #24]

        /* Now see if the current sequence number accounts for the last packet.  */
        search_end_sequence = search_header_ptr -> nx_tcp_sequence_number  + search_ptr -> nx_packet_length - search_header_length;
 8012e22:	69fb      	ldr	r3, [r7, #28]
 8012e24:	685a      	ldr	r2, [r3, #4]
 8012e26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e2a:	441a      	add	r2, r3
 8012e2c:	69bb      	ldr	r3, [r7, #24]
 8012e2e:	1ad3      	subs	r3, r2, r3
 8012e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012e32:	e002      	b.n	8012e3a <_nx_tcp_socket_state_data_check+0x166>
    else
    {

        /* Set the sequence number to the socket's receive sequence if there isn't a receive
           packet on the queue.  */
        search_end_sequence =  socket_ptr -> nx_tcp_socket_rx_sequence;
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* NX_ENABLE_LOW_WATERMARK */

    /* Determine if we have a simple case of TCP data coming in the correct order.  This means
       the socket's sequence number matches the incoming packet sequence number and the last packet's
       data on the socket's receive queue (if any) matches the current sequence number.  */
    if (((tcp_header_ptr -> nx_tcp_sequence_number == socket_ptr -> nx_tcp_socket_rx_sequence) &&
 8012e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e3c:	685a      	ldr	r2, [r3, #4]
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d132      	bne.n	8012eac <_nx_tcp_socket_state_data_check+0x1d8>
         (search_end_sequence == socket_ptr -> nx_tcp_socket_rx_sequence))
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    if (((tcp_header_ptr -> nx_tcp_sequence_number == socket_ptr -> nx_tcp_socket_rx_sequence) &&
 8012e4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012e4c:	429a      	cmp	r2, r3
 8012e4e:	d12d      	bne.n	8012eac <_nx_tcp_socket_state_data_check+0x1d8>
        {
#endif /* NX_ENABLE_LOW_WATERMARK */

            /* Mark the packet as ready. This is done to simplify the logic in socket receive.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_queue_next =  (NX_PACKET *)NX_PACKET_READY;
 8012e50:	683b      	ldr	r3, [r7, #0]
 8012e52:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8012e56:	61da      	str	r2, [r3, #28]
            /* Add debug information. */
            NX_PACKET_DEBUG(NX_PACKET_TCP_RECEIVE_QUEUE, __LINE__, packet_ptr);

            /* Place the packet on the receive queue.  Search pointer still points to the tail packet on
               the queue.  */
            if (search_ptr)
 8012e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	d007      	beq.n	8012e6e <_nx_tcp_socket_state_data_check+0x19a>
            {

                /* Nonempty receive queue, add packet to the end of the receive queue.  */
                search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  packet_ptr;
 8012e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e60:	683a      	ldr	r2, [r7, #0]
 8012e62:	621a      	str	r2, [r3, #32]

                /* Update the tail of the receive queue.  */
                socket_ptr -> nx_tcp_socket_receive_queue_tail =  packet_ptr;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	683a      	ldr	r2, [r7, #0]
 8012e68:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8012e6c:	e00b      	b.n	8012e86 <_nx_tcp_socket_state_data_check+0x1b2>
            }
            else
            {

                /* Empty receive queue.  Set both the head and the tail pointers this packet.  */
                socket_ptr -> nx_tcp_socket_receive_queue_head =  packet_ptr;
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	683a      	ldr	r2, [r7, #0]
 8012e72:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
                socket_ptr -> nx_tcp_socket_receive_queue_tail =  packet_ptr;
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	683a      	ldr	r2, [r7, #0]
 8012e7a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
                /* Setup a new delayed ACK timeout.  */
#ifdef NX_ENABLE_TCPIP_OFFLOAD
                if (!tcpip_offload)
#endif /* NX_ENABLE_TCPIP_OFFLOAD */
                {
                    socket_ptr -> nx_tcp_socket_delayed_ack_timeout =  _nx_tcp_ack_timer_rate;
 8012e7e:	4b8b      	ldr	r3, [pc, #556]	@ (80130ac <_nx_tcp_socket_state_data_check+0x3d8>)
 8012e80:	681a      	ldr	r2, [r3, #0]
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	655a      	str	r2, [r3, #84]	@ 0x54
                }
            }

            /* Increment the receive TCP packet count.  */
            socket_ptr -> nx_tcp_socket_receive_queue_count++;
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012e8c:	1c5a      	adds	r2, r3, #1
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

            /* Set the next pointer to indicate the packet is part of a TCP queue.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ENQUEUED;
 8012e94:	683b      	ldr	r3, [r7, #0]
 8012e96:	f04f 32ee 	mov.w	r2, #4008636142	@ 0xeeeeeeee
 8012e9a:	621a      	str	r2, [r3, #32]

            /* Calculate the next sequence number.  */
            socket_ptr -> nx_tcp_socket_rx_sequence =  packet_end_sequence;
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012ea0:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* All packets can be acked. */
            acked_packets = socket_ptr -> nx_tcp_socket_receive_queue_count;
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012eaa:	e148      	b.n	801313e <_nx_tcp_socket_state_data_check+0x46a>
#endif /* NX_ENABLE_LOW_WATERMARK */

        /* End of the simple case: add new packet towards the end of the recv queue.
           All packets in the receive queue are in sequence. */
    }
    else if (socket_ptr -> nx_tcp_socket_receive_queue_head == NX_NULL)
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d11a      	bne.n	8012eec <_nx_tcp_socket_state_data_check+0x218>
        if (drop_packet == NX_FALSE)
        {
#endif /* NX_ENABLE_LOW_WATERMARK */

            /* Packet data begins to the right of the expected sequence (out of sequence data). Force an ACK. */
            _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012eba:	4619      	mov	r1, r3
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f7fd fcf3 	bl	80108a8 <_nx_tcp_packet_send_ack>
            /* Add debug information. */
            NX_PACKET_DEBUG(NX_PACKET_TCP_RECEIVE_QUEUE, __LINE__, packet_ptr);

            /* There are no packets chained on the receive queue.  Simply add the
               new packet to the receive queue. */
            socket_ptr -> nx_tcp_socket_receive_queue_head = packet_ptr;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	683a      	ldr	r2, [r7, #0]
 8012ec6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            socket_ptr -> nx_tcp_socket_receive_queue_tail = packet_ptr;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	683a      	ldr	r2, [r7, #0]
 8012ece:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

            /* Increase the receive queue count. */
            socket_ptr -> nx_tcp_socket_receive_queue_count = 1;
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	2201      	movs	r2, #1
 8012ed6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

            /* Setup a new delayed ACK timeout.  */
            socket_ptr -> nx_tcp_socket_delayed_ack_timeout =  _nx_tcp_ack_timer_rate;
 8012eda:	4b74      	ldr	r3, [pc, #464]	@ (80130ac <_nx_tcp_socket_state_data_check+0x3d8>)
 8012edc:	681a      	ldr	r2, [r3, #0]
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Mark the packet as being part of a TCP queue.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ENQUEUED;
 8012ee2:	683b      	ldr	r3, [r7, #0]
 8012ee4:	f04f 32ee 	mov.w	r2, #4008636142	@ 0xeeeeeeee
 8012ee8:	621a      	str	r2, [r3, #32]
 8012eea:	e128      	b.n	801313e <_nx_tcp_socket_state_data_check+0x46a>

        /* Go through the received packet chain, and locate the first packet that the
           packet_begin_sequence is to the right of the end of it. */

        /* Packet data begins to the right of the expected sequence (out of sequence data). Force an ACK. */
        if (((INT)(packet_begin_sequence - socket_ptr -> nx_tcp_socket_rx_sequence)) > 0)
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012ef2:	1ad3      	subs	r3, r2, r3
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	dd05      	ble.n	8012f04 <_nx_tcp_socket_state_data_check+0x230>
        {
            _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012efc:	4619      	mov	r1, r3
 8012efe:	6878      	ldr	r0, [r7, #4]
 8012f00:	f7fd fcd2 	bl	80108a8 <_nx_tcp_packet_send_ack>
        }

        /* At this point, it is guaranteed that the receive queue contains packets. */
        search_ptr = socket_ptr -> nx_tcp_socket_receive_queue_head;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8012f0a:	657b      	str	r3, [r7, #84]	@ 0x54

        previous_ptr = NX_NULL;
 8012f0c:	2300      	movs	r3, #0
 8012f0e:	653b      	str	r3, [r7, #80]	@ 0x50

        while (search_ptr)
 8012f10:	e0ae      	b.n	8013070 <_nx_tcp_socket_state_data_check+0x39c>
        {

            /*lint -e{923} suppress cast of ULONG to pointer.  */
            if (search_ptr == (NX_PACKET *)NX_PACKET_ENQUEUED)
 8012f12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f14:	f1b3 3fee 	cmp.w	r3, #4008636142	@ 0xeeeeeeee
 8012f18:	d102      	bne.n	8012f20 <_nx_tcp_socket_state_data_check+0x24c>
            {
                /* We hit the end of the receive queue. */
                search_ptr = NX_NULL;
 8012f1a:	2300      	movs	r3, #0
 8012f1c:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Terminate the out-of-order search.  */
                break;
 8012f1e:	e0ad      	b.n	801307c <_nx_tcp_socket_state_data_check+0x3a8>
            }

            /* Setup a pointer to header of this packet in the receive list.  */
            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            search_header_ptr =  (NX_TCP_HEADER *)search_ptr -> nx_packet_prepend_ptr;
 8012f20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f22:	689b      	ldr	r3, [r3, #8]
 8012f24:	61fb      	str	r3, [r7, #28]

            search_begin_sequence = search_header_ptr -> nx_tcp_sequence_number;
 8012f26:	69fb      	ldr	r3, [r7, #28]
 8012f28:	685b      	ldr	r3, [r3, #4]
 8012f2a:	617b      	str	r3, [r7, #20]

            /* Calculate the header size for this packet.  */
            header_length =  (search_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8012f2c:	69fb      	ldr	r3, [r7, #28]
 8012f2e:	68db      	ldr	r3, [r3, #12]
 8012f30:	0f1b      	lsrs	r3, r3, #28
 8012f32:	009b      	lsls	r3, r3, #2
 8012f34:	62bb      	str	r3, [r7, #40]	@ 0x28

            search_end_sequence = search_begin_sequence + search_ptr -> nx_packet_length - header_length;
 8012f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012f3a:	697b      	ldr	r3, [r7, #20]
 8012f3c:	441a      	add	r2, r3
 8012f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f40:	1ad3      	subs	r3, r2, r3
 8012f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
             *        In this configuration, the incoming packet is completely to the right of      *
             *        search_ptr.  Move to the next search packet.                                  *
             *                                                                                      *
             ****************************************************************************************/
            /* packet_ptr is to the right of search_ptr */
            if (((INT)(packet_begin_sequence - search_end_sequence)) >= 0)
 8012f44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f48:	1ad3      	subs	r3, r2, r3
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	db05      	blt.n	8012f5a <_nx_tcp_socket_state_data_check+0x286>
            {
                /* Move on to the next packet. */
                previous_ptr = search_ptr;
 8012f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f50:	653b      	str	r3, [r7, #80]	@ 0x50

                search_ptr = search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8012f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f54:	6a1b      	ldr	r3, [r3, #32]
 8012f56:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Continue the search */
                continue;
 8012f58:	e08a      	b.n	8013070 <_nx_tcp_socket_state_data_check+0x39c>
             *              SSSSSSSSS                                                               *
             *        In this configuration, the incoming packet is completely to the left of       *
             *        search_ptr.  Incoming packet needs to be inserted in front of search ptr.     *
             *                                                                                      *
             ****************************************************************************************/
            if (((INT)(search_begin_sequence - packet_end_sequence)) >= 0)
 8012f5a:	697a      	ldr	r2, [r7, #20]
 8012f5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f5e:	1ad3      	subs	r3, r2, r3
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	f280 808a 	bge.w	801307a <_nx_tcp_socket_state_data_check+0x3a6>
             *        to search for contigous data, therefore no need to wake up user thread.       *
             *        Howerver may need to send out ACK if new packet is to the right of the seq    *
             *        number.                                                                       *
             *                                                                                      *
             ****************************************************************************************/
            if ((((INT)(packet_begin_sequence - search_begin_sequence)) >= 0) &&
 8012f66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f68:	697b      	ldr	r3, [r7, #20]
 8012f6a:	1ad3      	subs	r3, r2, r3
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	db0c      	blt.n	8012f8a <_nx_tcp_socket_state_data_check+0x2b6>
                (((INT)(search_end_sequence - packet_end_sequence)) >= 0))
 8012f70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012f72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012f74:	1ad3      	subs	r3, r2, r3
            if ((((INT)(packet_begin_sequence - search_begin_sequence)) >= 0) &&
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	db07      	blt.n	8012f8a <_nx_tcp_socket_state_data_check+0x2b6>
            {

                /* Send an immediate ACK.  */
                _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f7e:	4619      	mov	r1, r3
 8012f80:	6878      	ldr	r0, [r7, #4]
 8012f82:	f7fd fc91 	bl	80108a8 <_nx_tcp_packet_send_ack>

                /* Since packet is not queued, return NX_FALSE so the caller releases the packet. */
                return(NX_FALSE);
 8012f86:	2300      	movs	r3, #0
 8012f88:	e1e1      	b.n	801334e <_nx_tcp_socket_state_data_check+0x67a>
             *         Release existing packet, and insert new packet, then check for the next      *
             *         packet on the chain.  The next search may yield case (5).  Need to check     *
             *         for contingous data, may need to send ACK.                                   *
             *                                                                                      *
            ****************************************************************************************/
            if ((((INT)(search_begin_sequence - packet_begin_sequence)) >= 0) &&
 8012f8a:	697a      	ldr	r2, [r7, #20]
 8012f8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012f8e:	1ad3      	subs	r3, r2, r3
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	db3a      	blt.n	801300a <_nx_tcp_socket_state_data_check+0x336>
                (((INT)(packet_end_sequence - search_end_sequence) >= 0)))
 8012f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f98:	1ad3      	subs	r3, r2, r3
            if ((((INT)(search_begin_sequence - packet_begin_sequence)) >= 0) &&
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	db35      	blt.n	801300a <_nx_tcp_socket_state_data_check+0x336>
            {
            NX_PACKET *tmp_ptr;
                /* Release the search_ptr, and move to the next packet on the chain. */
                tmp_ptr = search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8012f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012fa0:	6a1b      	ldr	r3, [r3, #32]
 8012fa2:	613b      	str	r3, [r7, #16]

                /* Mark the packet as no longer being part of the TCP queue. */
                /*lint -e{923} suppress cast of ULONG to pointer.  */
                search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ALLOCATED;
 8012fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012fa6:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8012faa:	621a      	str	r2, [r3, #32]

                /* Decrease the packet queue count */
                socket_ptr -> nx_tcp_socket_receive_queue_count--;
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8012fb2:	1e5a      	subs	r2, r3, #1
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

                /* Adjust the receive window. */

                /* Release the search packet. */
                _nx_packet_release(search_ptr);
 8012fba:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8012fbc:	f7fc f8f8 	bl	800f1b0 <_nx_packet_release>

#ifndef NX_DISABLE_TCP_INFO
                /* The new packet has been admitted to the receive queue. */

                /* Increment the TCP packet receive count and bytes received count.  */
                ip_ptr -> nx_ip_tcp_packets_received--;
 8012fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fc2:	f8d3 35b4 	ldr.w	r3, [r3, #1460]	@ 0x5b4
 8012fc6:	1e5a      	subs	r2, r3, #1
 8012fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fca:	f8c3 25b4 	str.w	r2, [r3, #1460]	@ 0x5b4
                ip_ptr -> nx_ip_tcp_bytes_received -= (search_end_sequence - search_begin_sequence);
 8012fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fd0:	f8d3 25b8 	ldr.w	r2, [r3, #1464]	@ 0x5b8
 8012fd4:	6979      	ldr	r1, [r7, #20]
 8012fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fd8:	1acb      	subs	r3, r1, r3
 8012fda:	441a      	add	r2, r3
 8012fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fde:	f8c3 25b8 	str.w	r2, [r3, #1464]	@ 0x5b8

                /* Increment the TCP packet receive count and bytes received count for the socket.  */
                socket_ptr -> nx_tcp_socket_packets_received--;
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012fe8:	1e5a      	subs	r2, r3, #1
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
                socket_ptr -> nx_tcp_socket_bytes_received -= (search_end_sequence - search_begin_sequence);
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8012ff6:	6979      	ldr	r1, [r7, #20]
 8012ff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ffa:	1acb      	subs	r3, r1, r3
 8012ffc:	441a      	add	r2, r3
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

#endif /* NX_DISABLE_TCP_INFO */

                /* Move to the next packet.  (note: no need to update previous_ptr. */
                search_ptr = tmp_ptr;
 8013004:	693b      	ldr	r3, [r7, #16]
 8013006:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Continue the search. */
                continue;
 8013008:	e032      	b.n	8013070 <_nx_tcp_socket_state_data_check+0x39c>
             *                   SSSSSSSSSSSS                                                       *
             *        In this configuration, remove data from the back of the new packet,  insert   *
             *        packet into the chain, and terminate the search.  Need to search for          *
             *        contigous data, may need to send out ACK.                                     *
             ****************************************************************************************/
            if (((INT)(search_begin_sequence - packet_begin_sequence)) >= 0)
 801300a:	697a      	ldr	r2, [r7, #20]
 801300c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801300e:	1ad3      	subs	r3, r2, r3
 8013010:	2b00      	cmp	r3, #0
 8013012:	db0d      	blt.n	8013030 <_nx_tcp_socket_state_data_check+0x35c>
            {

                _nx_tcp_socket_state_data_trim(packet_ptr, (packet_end_sequence - search_begin_sequence));
 8013014:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013016:	697b      	ldr	r3, [r7, #20]
 8013018:	1ad3      	subs	r3, r2, r3
 801301a:	4619      	mov	r1, r3
 801301c:	6838      	ldr	r0, [r7, #0]
 801301e:	f7ff fd99 	bl	8012b54 <_nx_tcp_socket_state_data_trim>

                /* Update packet_data_length. */
                packet_data_length -= (packet_end_sequence - search_begin_sequence);
 8013022:	697a      	ldr	r2, [r7, #20]
 8013024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013026:	1ad3      	subs	r3, r2, r3
 8013028:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801302a:	4413      	add	r3, r2
 801302c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Now the packet should be chained before search_ptr. */

                break;
 801302e:	e025      	b.n	801307c <_nx_tcp_socket_state_data_check+0x3a8>
             *        insert the packet after the search packet and continue the search.  This may  *
             *        lead to case (2) and (3).                                                     *
             *                                                                                      *
             *                                                                                      *
             ***************************************************************************************/
            _nx_tcp_socket_state_data_trim(search_ptr, (ULONG)(search_end_sequence - packet_begin_sequence));
 8013030:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013034:	1ad3      	subs	r3, r2, r3
 8013036:	4619      	mov	r1, r3
 8013038:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801303a:	f7ff fd8b 	bl	8012b54 <_nx_tcp_socket_state_data_trim>

#ifndef NX_DISABLE_TCP_INFO
            /* The new packet has been admitted to the receive queue. */

            /* Reduce the TCP bytes received count.  */
            ip_ptr -> nx_ip_tcp_bytes_received -= (search_end_sequence - packet_begin_sequence);
 801303e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013040:	f8d3 25b8 	ldr.w	r2, [r3, #1464]	@ 0x5b8
 8013044:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8013046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013048:	1acb      	subs	r3, r1, r3
 801304a:	441a      	add	r2, r3
 801304c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801304e:	f8c3 25b8 	str.w	r2, [r3, #1464]	@ 0x5b8

            /* Reduce the TCP bytes received count for the socket.  */
            socket_ptr -> nx_tcp_socket_bytes_received -= (search_end_sequence - packet_begin_sequence);
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8013058:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801305a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801305c:	1acb      	subs	r3, r1, r3
 801305e:	441a      	add	r2, r3
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

#endif /* NX_DISABLE_TCP_INFO */

            /* Move to the next packet and continue; */
            previous_ptr = search_ptr;
 8013066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013068:	653b      	str	r3, [r7, #80]	@ 0x50
            search_ptr = search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 801306a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801306c:	6a1b      	ldr	r3, [r3, #32]
 801306e:	657b      	str	r3, [r7, #84]	@ 0x54
        while (search_ptr)
 8013070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013072:	2b00      	cmp	r3, #0
 8013074:	f47f af4d 	bne.w	8012f12 <_nx_tcp_socket_state_data_check+0x23e>
 8013078:	e000      	b.n	801307c <_nx_tcp_socket_state_data_check+0x3a8>
                break;
 801307a:	bf00      	nop
        }   /* End of while (search_ptr) */

        /* At this point, the logic (within the while loop) finds a location where this packet should be inserted. */
        if (previous_ptr == NX_NULL)
 801307c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801307e:	2b00      	cmp	r3, #0
 8013080:	d104      	bne.n	801308c <_nx_tcp_socket_state_data_check+0x3b8>
        {

            /* The packet needs to be inserted at the beginning of the queue. */
            socket_ptr -> nx_tcp_socket_receive_queue_head = packet_ptr;
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	683a      	ldr	r2, [r7, #0]
 8013086:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 801308a:	e002      	b.n	8013092 <_nx_tcp_socket_state_data_check+0x3be>
        }
        else
        {

            /* The packet needs to be inserted after previous_ptr. */
            previous_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = packet_ptr;
 801308c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801308e:	683a      	ldr	r2, [r7, #0]
 8013090:	621a      	str	r2, [r3, #32]
        }

        if (search_ptr == NX_NULL)
 8013092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013094:	2b00      	cmp	r3, #0
 8013096:	d10b      	bne.n	80130b0 <_nx_tcp_socket_state_data_check+0x3dc>
        {

            /* This packet is on the last one on the queue. */
            socket_ptr -> nx_tcp_socket_receive_queue_tail = packet_ptr;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	683a      	ldr	r2, [r7, #0]
 801309c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

            /* Set the next pointer to indicate the packet is part of a TCP queue.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ENQUEUED;
 80130a0:	683b      	ldr	r3, [r7, #0]
 80130a2:	f04f 32ee 	mov.w	r2, #4008636142	@ 0xeeeeeeee
 80130a6:	621a      	str	r2, [r3, #32]
 80130a8:	e005      	b.n	80130b6 <_nx_tcp_socket_state_data_check+0x3e2>
 80130aa:	bf00      	nop
 80130ac:	2400085c 	.word	0x2400085c
        }
        else
        {

            /* Chain search_ptr onto packet_ptr. */
            packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = search_ptr;
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80130b4:	621a      	str	r2, [r3, #32]

        /* Add debug information. */
        NX_PACKET_DEBUG(NX_PACKET_TCP_RECEIVE_QUEUE, __LINE__, packet_ptr);

        /* Increment the receive TCP packet count.  */
        socket_ptr -> nx_tcp_socket_receive_queue_count++;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80130bc:	1c5a      	adds	r2, r3, #1
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

        /* End of the out-of-order search.  At this point, the packet has been inserted. */

        /* Now we need to figure out how much, if any, we can ACK.  */
        search_ptr =    socket_ptr -> nx_tcp_socket_receive_queue_head;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80130ca:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Get the sequence number expected by the TCP receive socket. */
        expected_sequence =  socket_ptr -> nx_tcp_socket_rx_sequence;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80130d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        do
        {

            /* Setup a pointer to header of this packet in the sent list.  */
            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            search_header_ptr =  (NX_TCP_HEADER *)search_ptr -> nx_packet_prepend_ptr;
 80130d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80130d4:	689b      	ldr	r3, [r3, #8]
 80130d6:	61fb      	str	r3, [r7, #28]


            /* Calculate the header size for this packet.  */
            header_length =  (search_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 80130d8:	69fb      	ldr	r3, [r7, #28]
 80130da:	68db      	ldr	r3, [r3, #12]
 80130dc:	0f1b      	lsrs	r3, r3, #28
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	62bb      	str	r3, [r7, #40]	@ 0x28

            search_begin_sequence = search_header_ptr -> nx_tcp_sequence_number;
 80130e2:	69fb      	ldr	r3, [r7, #28]
 80130e4:	685b      	ldr	r3, [r3, #4]
 80130e6:	617b      	str	r3, [r7, #20]

            search_end_sequence = search_begin_sequence + search_ptr -> nx_packet_length - header_length;
 80130e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80130ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80130ec:	697b      	ldr	r3, [r7, #20]
 80130ee:	441a      	add	r2, r3
 80130f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80130f2:	1ad3      	subs	r3, r2, r3
 80130f4:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if ((INT)(expected_sequence - search_begin_sequence) >= 0)
 80130f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80130f8:	697b      	ldr	r3, [r7, #20]
 80130fa:	1ad3      	subs	r3, r2, r3
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	db1d      	blt.n	801313c <_nx_tcp_socket_state_data_check+0x468>
            {

                /* Increment the acked packet count.  */
                acked_packets++;
 8013100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013102:	3301      	adds	r3, #1
 8013104:	63bb      	str	r3, [r7, #56]	@ 0x38

                if ((INT)(search_end_sequence - expected_sequence) > 0)
 8013106:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801310a:	1ad3      	subs	r3, r2, r3
 801310c:	2b00      	cmp	r3, #0
 801310e:	dd08      	ble.n	8013122 <_nx_tcp_socket_state_data_check+0x44e>
                {
                    /* Sequence number is within this packet.  Advance sequence number. */
                    expected_sequence = search_end_sequence;
 8013110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013112:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    socket_ptr -> nx_tcp_socket_rx_sequence = expected_sequence;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013118:	64da      	str	r2, [r3, #76]	@ 0x4c

                    /* Mark this packet as ready for retrieval.  */
                    /*lint -e{923} suppress cast of ULONG to pointer.  */
                    search_ptr -> nx_packet_queue_next =  (NX_PACKET *)NX_PACKET_READY;
 801311a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801311c:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8013120:	61da      	str	r2, [r3, #28]
                /* Expected number is to the left of search_ptr.   Get out of the do-while loop!  */
                break;
            }

            /* Move the search pointer to the next queued receive packet.  */
            search_ptr =  search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8013122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013124:	6a1b      	ldr	r3, [r3, #32]
 8013126:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if we are at the end of the queue.  */
            /*lint -e{923} suppress cast of ULONG to pointer.  */
            if (search_ptr == ((NX_PACKET *)NX_PACKET_ENQUEUED))
 8013128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801312a:	f1b3 3fee 	cmp.w	r3, #4008636142	@ 0xeeeeeeee
 801312e:	d101      	bne.n	8013134 <_nx_tcp_socket_state_data_check+0x460>
            {

                /* At the end, set the search pointer to NULL.  */
                search_ptr =  NX_NULL;
 8013130:	2300      	movs	r3, #0
 8013132:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Get out of the loop!  */
                break;
            }
#endif /* NX_ENABLE_LOW_WATERMARK */
        } while (search_ptr);
 8013134:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013136:	2b00      	cmp	r3, #0
 8013138:	d1cb      	bne.n	80130d2 <_nx_tcp_socket_state_data_check+0x3fe>
 801313a:	e000      	b.n	801313e <_nx_tcp_socket_state_data_check+0x46a>
                break;
 801313c:	bf00      	nop

#ifndef NX_DISABLE_TCP_INFO
    /* The new packet has been admitted to the receive queue. */

    /* Increment the TCP packet receive count and bytes received count.  */
    ip_ptr -> nx_ip_tcp_packets_received++;
 801313e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013140:	f8d3 35b4 	ldr.w	r3, [r3, #1460]	@ 0x5b4
 8013144:	1c5a      	adds	r2, r3, #1
 8013146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013148:	f8c3 25b4 	str.w	r2, [r3, #1460]	@ 0x5b4
    ip_ptr -> nx_ip_tcp_bytes_received += packet_data_length;
 801314c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801314e:	f8d3 25b8 	ldr.w	r2, [r3, #1464]	@ 0x5b8
 8013152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013154:	441a      	add	r2, r3
 8013156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013158:	f8c3 25b8 	str.w	r2, [r3, #1464]	@ 0x5b8

    /* Increment the TCP packet receive count and bytes received count for the socket.  */
    socket_ptr -> nx_tcp_socket_packets_received++;
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013162:	1c5a      	adds	r2, r3, #1
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    socket_ptr -> nx_tcp_socket_bytes_received += packet_data_length;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8013170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013172:	441a      	add	r2, r3
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#endif

    /* Check if the rx sequence number has been updated.  */
    if (original_rx_sequence != socket_ptr -> nx_tcp_socket_rx_sequence)
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801317e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013180:	429a      	cmp	r2, r3
 8013182:	d015      	beq.n	80131b0 <_nx_tcp_socket_state_data_check+0x4dc>
    {

        /* Decrease the receive window size since rx_sequence is updated.  */
        socket_ptr -> nx_tcp_socket_rx_window_current -= (socket_ptr -> nx_tcp_socket_rx_sequence - original_rx_sequence);
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801318e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013190:	1acb      	subs	r3, r1, r3
 8013192:	441a      	add	r2, r3
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Update the rx_window_last_sent for SWS avoidance algorithm.
           RFC1122, Section4.2.3.3, Page97-98.  */
        socket_ptr -> nx_tcp_socket_rx_window_last_sent -= (socket_ptr -> nx_tcp_socket_rx_sequence - original_rx_sequence);
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80131a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80131a6:	1acb      	subs	r3, r1, r3
 80131a8:	441a      	add	r2, r3
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

#ifdef NX_TCP_MAX_OUT_OF_ORDER_PACKETS
    /* Does the count of out of order packets exceed the defined value? */
    if ((socket_ptr -> nx_tcp_socket_receive_queue_count - acked_packets) >
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80131b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131b8:	1ad3      	subs	r3, r2, r3
 80131ba:	2b08      	cmp	r3, #8
 80131bc:	f240 808b 	bls.w	80132d6 <_nx_tcp_socket_state_data_check+0x602>
        NX_TCP_MAX_OUT_OF_ORDER_PACKETS)
    {

        /* Yes it is. Remove the last packet in queue. */
        socket_ptr -> nx_tcp_socket_receive_queue_tail -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ALLOCATED;
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80131c6:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 80131ca:	621a      	str	r2, [r3, #32]
        if (socket_ptr -> nx_tcp_socket_receive_queue_count > 1)
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80131d2:	2b01      	cmp	r3, #1
 80131d4:	d91d      	bls.n	8013212 <_nx_tcp_socket_state_data_check+0x53e>
        {

            /* Find the previous packet of tail. */
            search_ptr = socket_ptr -> nx_tcp_socket_receive_queue_head;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80131dc:	657b      	str	r3, [r7, #84]	@ 0x54
            while (search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != socket_ptr -> nx_tcp_socket_receive_queue_tail)
 80131de:	e002      	b.n	80131e6 <_nx_tcp_socket_state_data_check+0x512>
            {
                search_ptr = search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 80131e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80131e2:	6a1b      	ldr	r3, [r3, #32]
 80131e4:	657b      	str	r3, [r7, #84]	@ 0x54
            while (search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next != socket_ptr -> nx_tcp_socket_receive_queue_tail)
 80131e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80131e8:	6a1a      	ldr	r2, [r3, #32]
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80131f0:	429a      	cmp	r2, r3
 80131f2:	d1f5      	bne.n	80131e0 <_nx_tcp_socket_state_data_check+0x50c>
            }

            /* Release the tail. */
            _nx_packet_release(socket_ptr -> nx_tcp_socket_receive_queue_tail);
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80131fa:	4618      	mov	r0, r3
 80131fc:	f7fb ffd8 	bl	800f1b0 <_nx_packet_release>

            /* Setup the tail packet. */
            socket_ptr -> nx_tcp_socket_receive_queue_tail = search_ptr;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013204:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

            search_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next = (NX_PACKET *)NX_PACKET_ENQUEUED;
 8013208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801320a:	f04f 32ee 	mov.w	r2, #4008636142	@ 0xeeeeeeee
 801320e:	621a      	str	r2, [r3, #32]
 8013210:	e00d      	b.n	801322e <_nx_tcp_socket_state_data_check+0x55a>
        }
        else
        {

            /* Release the tail. */
            _nx_packet_release(socket_ptr -> nx_tcp_socket_receive_queue_tail);
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8013218:	4618      	mov	r0, r3
 801321a:	f7fb ffc9 	bl	800f1b0 <_nx_packet_release>

            /* Clear the head and tail packets. */
            socket_ptr -> nx_tcp_socket_receive_queue_head = NX_NULL;
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	2200      	movs	r2, #0
 8013222:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
            socket_ptr -> nx_tcp_socket_receive_queue_tail = NX_NULL;
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	2200      	movs	r2, #0
 801322a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        }

        /* Decrease receive queue count. */
        socket_ptr -> nx_tcp_socket_receive_queue_count--;
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8013234:	1e5a      	subs	r2, r3, #1
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

    /* At this point, we can use the packet TCP header pointers since the received
       packet is already queued.  */

    /* Any packets for receiving? */
    while (acked_packets && socket_ptr -> nx_tcp_socket_receive_suspension_list
 801323c:	e04b      	b.n	80132d6 <_nx_tcp_socket_state_data_check+0x602>
#endif /* NX_ENABLE_HTTP_PROXY */
          )
    {

        /* Setup a pointer to the first queued packet.  */
        packet_ptr =  socket_ptr -> nx_tcp_socket_receive_queue_head;
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8013244:	603b      	str	r3, [r7, #0]
        /* Remove it from the queue.  */

        /* Simply update the head pointer of the queue.  */
        socket_ptr -> nx_tcp_socket_receive_queue_head =  packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8013246:	683b      	ldr	r3, [r7, #0]
 8013248:	6a1a      	ldr	r2, [r3, #32]
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

        /* Mark the packet as no longer being part of the TCP queue.  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8013256:	621a      	str	r2, [r3, #32]

        /* Clear the queue next pointer.  */
        packet_ptr -> nx_packet_queue_next =  NX_NULL;
 8013258:	683b      	ldr	r3, [r7, #0]
 801325a:	2200      	movs	r2, #0
 801325c:	61da      	str	r2, [r3, #28]

        /* Decrease the number of received packets.  */
        socket_ptr -> nx_tcp_socket_receive_queue_count--;
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8013264:	1e5a      	subs	r2, r3, #1
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

        /* Adjust the packet for delivery to the suspended thread.  */

        /* Setup a pointer to the TCP header of this packet.  */
        /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
        tcp_header_ptr =  (NX_TCP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 801326c:	683b      	ldr	r3, [r7, #0]
 801326e:	689b      	ldr	r3, [r3, #8]
 8013270:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Calculate the header size for this packet.  */
        header_length =  (tcp_header_ptr -> nx_tcp_header_word_3 >> NX_TCP_HEADER_SHIFT) * (ULONG)sizeof(ULONG);
 8013272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013274:	68db      	ldr	r3, [r3, #12]
 8013276:	0f1b      	lsrs	r3, r3, #28
 8013278:	009b      	lsls	r3, r3, #2
 801327a:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Adjust the packet prepend pointer and length to position past the TCP header.  */
        packet_ptr -> nx_packet_prepend_ptr =  packet_ptr -> nx_packet_prepend_ptr + header_length;
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	689a      	ldr	r2, [r3, #8]
 8013280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013282:	441a      	add	r2, r3
 8013284:	683b      	ldr	r3, [r7, #0]
 8013286:	609a      	str	r2, [r3, #8]
        packet_ptr -> nx_packet_length =       packet_ptr -> nx_packet_length - header_length;
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801328c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801328e:	1ad2      	subs	r2, r2, r3
 8013290:	683b      	ldr	r3, [r7, #0]
 8013292:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup a pointer to the first thread suspended on the receive queue.  */
        thread_ptr =  socket_ptr -> nx_tcp_socket_receive_suspension_list;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 801329a:	60fb      	str	r3, [r7, #12]

        /* Place the packet pointer in the return pointer.  */
        *((NX_PACKET **)thread_ptr -> tx_thread_additional_suspend_info) =  packet_ptr;
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80132a0:	683a      	ldr	r2, [r7, #0]
 80132a2:	601a      	str	r2, [r3, #0]

        /* Increase the receive window size.  */
        socket_ptr -> nx_tcp_socket_rx_window_current += packet_ptr -> nx_packet_length;
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80132aa:	683b      	ldr	r3, [r7, #0]
 80132ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132ae:	441a      	add	r2, r3
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Remove the suspended thread from the list.  */

        /* Decrement the suspension count.  */
        socket_ptr -> nx_tcp_socket_receive_suspended_count--;
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80132bc:	1e5a      	subs	r2, r3, #1
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

        /* Decrement the acked_packets count. */
        acked_packets--;
 80132c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132c6:	3b01      	subs	r3, #1
 80132c8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Resume thread.  */
        _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_receive_suspension_list), NX_SUCCESS);
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	33f8      	adds	r3, #248	@ 0xf8
 80132ce:	2100      	movs	r1, #0
 80132d0:	4618      	mov	r0, r3
 80132d2:	f000 fb01 	bl	80138d8 <_nx_tcp_socket_thread_resume>
    while (acked_packets && socket_ptr -> nx_tcp_socket_receive_suspension_list
 80132d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d004      	beq.n	80132e6 <_nx_tcp_socket_state_data_check+0x612>
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d1ab      	bne.n	801323e <_nx_tcp_socket_state_data_check+0x56a>
    }

    /* Is the queue empty?.  */
    if (socket_ptr -> nx_tcp_socket_receive_queue_count == 0)
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d107      	bne.n	8013300 <_nx_tcp_socket_state_data_check+0x62c>
    {

        /* Yes. Set both head and tail pointers to NULL.  */
        socket_ptr -> nx_tcp_socket_receive_queue_head =  NX_NULL;
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	2200      	movs	r2, #0
 80132f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        socket_ptr -> nx_tcp_socket_receive_queue_tail =  NX_NULL;
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	2200      	movs	r2, #0
 80132fc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Determine if an ACK should be forced out for window update, SWS avoidance algorithm.
       RFC1122, Section4.2.3.3, Page97-98. */
    if ((socket_ptr -> nx_tcp_socket_rx_window_current - socket_ptr -> nx_tcp_socket_rx_window_last_sent) >= (socket_ptr -> nx_tcp_socket_rx_window_default / 2))
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801330c:	1ad2      	subs	r2, r2, r3
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013312:	085b      	lsrs	r3, r3, #1
 8013314:	429a      	cmp	r2, r3
 8013316:	d301      	bcc.n	801331c <_nx_tcp_socket_state_data_check+0x648>
    {

        /* Need to send ACK for window update.  */
        need_ack = NX_TRUE;
 8013318:	2301      	movs	r3, #1
 801331a:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* If the incoming packet caused the sequence number to move forward,
       indicating the new piece of data is in order, in sequence, and valid for receiving. */
    if ((original_rx_sequence != socket_ptr -> nx_tcp_socket_rx_sequence)
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013322:	429a      	cmp	r2, r3
 8013324:	d009      	beq.n	801333a <_nx_tcp_socket_state_data_check+0x666>
        if (socket_ptr -> nx_tcp_socket_http_proxy_state != NX_HTTP_PROXY_STATE_CONNECTING)
#endif /* NX_ENABLE_HTTP_PROXY */
        {

            /* Determine if there is a socket receive notification function specified.  */
            if (socket_ptr -> nx_tcp_receive_callback)
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 801332c:	2b00      	cmp	r3, #0
 801332e:	d004      	beq.n	801333a <_nx_tcp_socket_state_data_check+0x666>
            {

                /* Yes, notification is requested.  Call the application's receive notification
                   function for this socket.  */
                (socket_ptr -> nx_tcp_receive_callback)(socket_ptr);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8013336:	6878      	ldr	r0, [r7, #4]
 8013338:	4798      	blx	r3
            }
        }
#endif
    }

    if (need_ack == NX_TRUE)
 801333a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801333c:	2b01      	cmp	r3, #1
 801333e:	d105      	bne.n	801334c <_nx_tcp_socket_state_data_check+0x678>
    {

        /* Need to send ACK.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013344:	4619      	mov	r1, r3
 8013346:	6878      	ldr	r0, [r7, #4]
 8013348:	f7fd faae 	bl	80108a8 <_nx_tcp_packet_send_ack>
    }

    /* Return true since the packet was queued.  */
    return(NX_TRUE);
 801334c:	2301      	movs	r3, #1
}
 801334e:	4618      	mov	r0, r3
 8013350:	3758      	adds	r7, #88	@ 0x58
 8013352:	46bd      	mov	sp, r7
 8013354:	bd80      	pop	{r7, pc}
 8013356:	bf00      	nop

08013358 <_nx_tcp_socket_state_established>:
/*                                            supported HTTP Proxy,       */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_established(NX_TCP_SOCKET *socket_ptr)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	b084      	sub	sp, #16
 801335c:	af00      	add	r7, sp, #0
 801335e:	6078      	str	r0, [r7, #4]
#if !defined(NX_DISABLE_TCP_INFO) || defined(TX_ENABLE_EVENT_TRACE)
NX_IP *ip_ptr;


    /* Setup the IP pointer.  */
    ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8013360:	687b      	ldr	r3, [r7, #4]
 8013362:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8013366:	60fb      	str	r3, [r7, #12]
#endif
    /* Determine if a FIN has been previously detected in the _nx_tcp_socket_state_data_check
       routine and if the socket's sequence number matches the expected FIN sequence number.  */
    if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801336e:	2b00      	cmp	r3, #0
 8013370:	d031      	beq.n	80133d6 <_nx_tcp_socket_state_established+0x7e>
        (socket_ptr -> nx_tcp_socket_fin_sequence == socket_ptr -> nx_tcp_socket_rx_sequence))
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 801337a:	429a      	cmp	r2, r3
 801337c:	d12b      	bne.n	80133d6 <_nx_tcp_socket_state_established+0x7e>
    {

#ifndef NX_DISABLE_TCP_INFO
        /* Increment the TCP disconnections count.  */
        ip_ptr -> nx_ip_tcp_disconnections++;
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	f8d3 35d4 	ldr.w	r3, [r3, #1492]	@ 0x5d4
 8013384:	1c5a      	adds	r2, r3, #1
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	f8c3 25d4 	str.w	r2, [r3, #1492]	@ 0x5d4

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSE_WAIT, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* The FIN bit is set, we need to go into the finished state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSE_WAIT;
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	2206      	movs	r2, #6
 8013390:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Increment the received sequence.  */
        socket_ptr -> nx_tcp_socket_rx_sequence++;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013396:	1c5a      	adds	r2, r3, #1
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Loop to release all threads suspended while trying to receive on the socket.  */
        while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 801339c:	e006      	b.n	80133ac <_nx_tcp_socket_state_established+0x54>
        {

            /* Release the head of the receive suspension list. */
            _nx_tcp_receive_cleanup(socket_ptr -> nx_tcp_socket_receive_suspension_list NX_CLEANUP_ARGUMENT);
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80133a4:	2100      	movs	r1, #0
 80133a6:	4618      	mov	r0, r3
 80133a8:	f7fd fcf6 	bl	8010d98 <_nx_tcp_receive_cleanup>
        while (socket_ptr -> nx_tcp_socket_receive_suspension_list)
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d1f3      	bne.n	801339e <_nx_tcp_socket_state_established+0x46>
        }

        /* Send ACK message.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80133ba:	4619      	mov	r1, r3
 80133bc:	6878      	ldr	r0, [r7, #4]
 80133be:	f7fd fa73 	bl	80108a8 <_nx_tcp_packet_send_ack>
#endif /* NX_ENABLE_HTTP_PROXY */
        {

            /* If given, call the application's disconnect callback function
               for disconnect.  */
            if (socket_ptr -> nx_tcp_disconnect_callback)
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d004      	beq.n	80133d6 <_nx_tcp_socket_state_established+0x7e>
            {

                /* Call the application's disconnect handling function.  It is
                   responsible for calling the socket disconnect function.  */
                (socket_ptr -> nx_tcp_disconnect_callback)(socket_ptr);
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80133d2:	6878      	ldr	r0, [r7, #4]
 80133d4:	4798      	blx	r3
            }
        }
    }
}
 80133d6:	bf00      	nop
 80133d8:	3710      	adds	r7, #16
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}
	...

080133e0 <_nx_tcp_socket_state_fin_wait1>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_fin_wait1(NX_TCP_SOCKET *socket_ptr)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b082      	sub	sp, #8
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]


    /* Determine if the peer has proper ACK number but FIN is not sent,
       move into the FIN WAIT 2 state and do nothing else.  */
    if ((socket_ptr -> nx_tcp_socket_fin_acked) &&
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d00c      	beq.n	801340c <_nx_tcp_socket_state_fin_wait1+0x2c>
        (socket_ptr -> nx_tcp_socket_fin_received == NX_FALSE))
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
    if ((socket_ptr -> nx_tcp_socket_fin_acked) &&
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d107      	bne.n	801340c <_nx_tcp_socket_state_fin_wait1+0x2c>
        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_FIN_WAIT_2, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* We have a legitimate ACK message.  Simply move into the WAIT FIN 2 state
           for the other side to finish its processing and disconnect.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_FIN_WAIT_2;
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	2208      	movs	r2, #8
 8013400:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Otherwise, simply clear the FIN timeout.  */
        socket_ptr -> nx_tcp_socket_timeout =  0;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	2200      	movs	r2, #0
 8013406:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 801340a:	e04e      	b.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>
    }
    else if ((socket_ptr -> nx_tcp_socket_fin_acked) &&
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013412:	2b00      	cmp	r3, #0
 8013414:	d02f      	beq.n	8013476 <_nx_tcp_socket_state_fin_wait1+0x96>
             (socket_ptr -> nx_tcp_socket_fin_sequence == socket_ptr -> nx_tcp_socket_rx_sequence))
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    else if ((socket_ptr -> nx_tcp_socket_fin_acked) &&
 801341e:	429a      	cmp	r2, r3
 8013420:	d129      	bne.n	8013476 <_nx_tcp_socket_state_fin_wait1+0x96>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_TIMED_WAIT, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Set the socket state to TIMED WAIT now.  */
        socket_ptr -> nx_tcp_socket_state = NX_TCP_TIMED_WAIT;
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	220a      	movs	r2, #10
 8013426:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the timeout as 2MSL (Maximum Segment Lifetime). */
        socket_ptr -> nx_tcp_socket_timeout = _nx_tcp_2MSL_timer_rate;
 8013428:	4b22      	ldr	r3, [pc, #136]	@ (80134b4 <_nx_tcp_socket_state_fin_wait1+0xd4>)
 801342a:	681a      	ldr	r2, [r3, #0]
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

        /* Send ACK back to the other side of the connection.  */

        /* Increment the received sequence number.  */
        socket_ptr -> nx_tcp_socket_rx_sequence++;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013436:	1c5a      	adds	r2, r3, #1
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Send ACK message.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013440:	4619      	mov	r1, r3
 8013442:	6878      	ldr	r0, [r7, #4]
 8013444:	f7fd fa30 	bl	80108a8 <_nx_tcp_packet_send_ack>

        /* Determine if we need to wake a thread suspended on the connection.  */
        if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801344e:	2b00      	cmp	r3, #0
 8013450:	d006      	beq.n	8013460 <_nx_tcp_socket_state_fin_wait1+0x80>
        {

            /* Resume the thread suspended for the disconnect.  */
            _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread), NX_SUCCESS);
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8013458:	2100      	movs	r1, #0
 801345a:	4618      	mov	r0, r3
 801345c:	f000 fa3c 	bl	80138d8 <_nx_tcp_socket_thread_resume>
        }

        /* If given, call the application's disconnect callback function
           for disconnect.  */
        if (socket_ptr -> nx_tcp_disconnect_callback)
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8013466:	2b00      	cmp	r3, #0
 8013468:	d01f      	beq.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>
        {

            /* Call the application's disconnect handling function.  It is
               responsible for calling the socket disconnect function.  */
            (socket_ptr -> nx_tcp_disconnect_callback)(socket_ptr);
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	4798      	blx	r3
        if (socket_ptr -> nx_tcp_disconnect_callback)
 8013474:	e019      	b.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>
            /* Call the application's disconnect_complete callback function.    */
            (socket_ptr -> nx_tcp_disconnect_complete_notify)(socket_ptr);
        }
#endif
    }
    else if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801347c:	2b00      	cmp	r3, #0
 801347e:	d014      	beq.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>
             (socket_ptr -> nx_tcp_socket_fin_sequence == socket_ptr -> nx_tcp_socket_rx_sequence))
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    else if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 8013488:	429a      	cmp	r2, r3
 801348a:	d10e      	bne.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_CLOSING, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move to the CLOSING state for simultaneous close situation.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_CLOSING;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	2209      	movs	r2, #9
 8013490:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Send ACK back to the other side of the connection.  */

        /* Increment the received sequence number.  */
        socket_ptr -> nx_tcp_socket_rx_sequence++;
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013496:	1c5a      	adds	r2, r3, #1
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Send ACK message.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134a0:	4619      	mov	r1, r3
 80134a2:	6878      	ldr	r0, [r7, #4]
 80134a4:	f7fd fa00 	bl	80108a8 <_nx_tcp_packet_send_ack>
    }
}
 80134a8:	e7ff      	b.n	80134aa <_nx_tcp_socket_state_fin_wait1+0xca>
 80134aa:	bf00      	nop
 80134ac:	3708      	adds	r7, #8
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}
 80134b2:	bf00      	nop
 80134b4:	24000864 	.word	0x24000864

080134b8 <_nx_tcp_socket_state_fin_wait2>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_fin_wait2(NX_TCP_SOCKET *socket_ptr)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b082      	sub	sp, #8
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]


    /* Determine if a FIN has been previously detected in the _nx_tcp_socket_state_data_check
       routine and if the socket's sequence number matches the expected FIN sequence number.  */
    if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d02e      	beq.n	8013528 <_nx_tcp_socket_state_fin_wait2+0x70>
        (socket_ptr -> nx_tcp_socket_fin_sequence == socket_ptr -> nx_tcp_socket_rx_sequence))
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    if ((socket_ptr -> nx_tcp_socket_fin_received) &&
 80134d2:	429a      	cmp	r2, r3
 80134d4:	d128      	bne.n	8013528 <_nx_tcp_socket_state_fin_wait2+0x70>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_TIMED_WAIT, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Set the socket state to TIMED WAIT now.  */
        socket_ptr -> nx_tcp_socket_state = NX_TCP_TIMED_WAIT;
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	220a      	movs	r2, #10
 80134da:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the timeout as 2MSL (Maximum Segment Lifetime).  */
        socket_ptr -> nx_tcp_socket_timeout = _nx_tcp_2MSL_timer_rate;
 80134dc:	4b14      	ldr	r3, [pc, #80]	@ (8013530 <_nx_tcp_socket_state_fin_wait2+0x78>)
 80134de:	681a      	ldr	r2, [r3, #0]
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

        /* Send ACK back to the other side of the connection.  */

        /* Increment the received sequence number.  */
        socket_ptr -> nx_tcp_socket_rx_sequence++;
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80134ea:	1c5a      	adds	r2, r3, #1
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Send ACK message.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134f4:	4619      	mov	r1, r3
 80134f6:	6878      	ldr	r0, [r7, #4]
 80134f8:	f7fd f9d6 	bl	80108a8 <_nx_tcp_packet_send_ack>

        /* Determine if we need to wake a thread suspended on the connection.  */
        if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8013502:	2b00      	cmp	r3, #0
 8013504:	d006      	beq.n	8013514 <_nx_tcp_socket_state_fin_wait2+0x5c>
        {

            /* Resume the thread suspended for the disconnect.  */
            _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread), NX_SUCCESS);
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 801350c:	2100      	movs	r1, #0
 801350e:	4618      	mov	r0, r3
 8013510:	f000 f9e2 	bl	80138d8 <_nx_tcp_socket_thread_resume>
        }

        /* If given, call the application's disconnect callback function
           for disconnect.  */
        if (socket_ptr -> nx_tcp_disconnect_callback)
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 801351a:	2b00      	cmp	r3, #0
 801351c:	d004      	beq.n	8013528 <_nx_tcp_socket_state_fin_wait2+0x70>
        {

            /* Call the application's disconnect handling function.  It is
               responsible for calling the socket disconnect function.  */
            (socket_ptr -> nx_tcp_disconnect_callback)(socket_ptr);
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	4798      	blx	r3
            /* Call the application's disconnect_complete callback function.    */
            (socket_ptr -> nx_tcp_disconnect_complete_notify)(socket_ptr);
        }
#endif
    }
}
 8013528:	bf00      	nop
 801352a:	3708      	adds	r7, #8
 801352c:	46bd      	mov	sp, r7
 801352e:	bd80      	pop	{r7, pc}
 8013530:	24000864 	.word	0x24000864

08013534 <_nx_tcp_socket_state_last_ack>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_last_ack(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *tcp_header_ptr)
{
 8013534:	b580      	push	{r7, lr}
 8013536:	b082      	sub	sp, #8
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
 801353c:	6039      	str	r1, [r7, #0]

    /* Determine if the incoming message is an ACK message.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)
 801353e:	683b      	ldr	r3, [r7, #0]
 8013540:	68db      	ldr	r3, [r3, #12]
 8013542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013546:	2b00      	cmp	r3, #0
 8013548:	d01a      	beq.n	8013580 <_nx_tcp_socket_state_last_ack+0x4c>
    {

        /*   If it is proper, finish the disconnect. */
        if ((tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence) &&
 801354a:	683b      	ldr	r3, [r7, #0]
 801354c:	689a      	ldr	r2, [r3, #8]
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013552:	429a      	cmp	r2, r3
 8013554:	d114      	bne.n	8013580 <_nx_tcp_socket_state_last_ack+0x4c>
            (tcp_header_ptr -> nx_tcp_sequence_number == socket_ptr -> nx_tcp_socket_rx_sequence))
 8013556:	683b      	ldr	r3, [r7, #0]
 8013558:	685a      	ldr	r2, [r3, #4]
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
        if ((tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence) &&
 801355e:	429a      	cmp	r2, r3
 8013560:	d10e      	bne.n	8013580 <_nx_tcp_socket_state_last_ack+0x4c>
        {

            /* Cleanup the transmission control block.  */
            _nx_tcp_socket_block_cleanup(socket_ptr);
 8013562:	6878      	ldr	r0, [r7, #4]
 8013564:	f7fe f89a 	bl	801169c <_nx_tcp_socket_block_cleanup>

            /* Determine if we need to wake a thread suspended on the disconnection.  */
            if (socket_ptr -> nx_tcp_socket_disconnect_suspended_thread)
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 801356e:	2b00      	cmp	r3, #0
 8013570:	d006      	beq.n	8013580 <_nx_tcp_socket_state_last_ack+0x4c>
            {

                /* Resume suspended thread.  */
                _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_disconnect_suspended_thread), NX_SUCCESS);
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8013578:	2100      	movs	r1, #0
 801357a:	4618      	mov	r0, r3
 801357c:	f000 f9ac 	bl	80138d8 <_nx_tcp_socket_thread_resume>
                (socket_ptr -> nx_tcp_disconnect_complete_notify)(socket_ptr);
            }
#endif
        }
    }
}
 8013580:	bf00      	nop
 8013582:	3708      	adds	r7, #8
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}

08013588 <_nx_tcp_socket_state_syn_received>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_syn_received(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *tcp_header_ptr)
{
 8013588:	b580      	push	{r7, lr}
 801358a:	b082      	sub	sp, #8
 801358c:	af00      	add	r7, sp, #0
 801358e:	6078      	str	r0, [r7, #4]
 8013590:	6039      	str	r1, [r7, #0]


    /* Determine if the incoming message is an ACK message.  If it is and
       if it is proper, move into the ESTABLISHED state.  */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)
 8013592:	683b      	ldr	r3, [r7, #0]
 8013594:	68db      	ldr	r3, [r3, #12]
 8013596:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801359a:	2b00      	cmp	r3, #0
 801359c:	d04e      	beq.n	801363c <_nx_tcp_socket_state_syn_received+0xb4>
    {

        if (tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence)
 801359e:	683b      	ldr	r3, [r7, #0]
 80135a0:	689a      	ldr	r2, [r3, #8]
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80135a6:	429a      	cmp	r2, r3
 80135a8:	d144      	bne.n	8013634 <_nx_tcp_socket_state_syn_received+0xac>
            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_ESTABLISHED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Save the window size.  */
            socket_ptr -> nx_tcp_socket_tx_window_advertised =
                tcp_header_ptr -> nx_tcp_header_word_3 & NX_LOWER_16_MASK;
 80135aa:	683b      	ldr	r3, [r7, #0]
 80135ac:	68db      	ldr	r3, [r3, #12]
 80135ae:	b29a      	uxth	r2, r3
            socket_ptr -> nx_tcp_socket_tx_window_advertised =
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	661a      	str	r2, [r3, #96]	@ 0x60
            socket_ptr -> nx_tcp_socket_tx_window_advertised <<= socket_ptr -> nx_tcp_snd_win_scale_value;

#endif /* NX_ENABLE_TCP_WINDOW_SCALING  */

            /* Set the initial slow start threshold to be the advertised window size. */
            socket_ptr -> nx_tcp_socket_tx_slow_start_threshold = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Set the initial congestion control window size. */
            /* Section 3.1, Page 5, RFC5681. */
            if (socket_ptr -> nx_tcp_socket_timeout_retries > 0)
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d004      	beq.n	80135d0 <_nx_tcp_socket_state_syn_received+0x48>
            {

                /* Set the initial congestion control window size to be the mss. */
                socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_connect_mss;
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	665a      	str	r2, [r3, #100]	@ 0x64
 80135ce:	e01d      	b.n	801360c <_nx_tcp_socket_state_syn_received+0x84>
            }
            else
            {
                socket_ptr -> nx_tcp_socket_tx_window_congestion = (socket_ptr -> nx_tcp_socket_connect_mss << 2);
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135d4:	009a      	lsls	r2, r3, #2
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	665a      	str	r2, [r3, #100]	@ 0x64
                if (socket_ptr -> nx_tcp_socket_connect_mss > 1095)
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135de:	f5b3 6f89 	cmp.w	r3, #1096	@ 0x448
 80135e2:	d306      	bcc.n	80135f2 <_nx_tcp_socket_state_syn_received+0x6a>
                {
                    socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135ec:	1ad2      	subs	r2, r2, r3
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	665a      	str	r2, [r3, #100]	@ 0x64
                }
                if (socket_ptr -> nx_tcp_socket_connect_mss > 2190)
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135f6:	f640 028e 	movw	r2, #2190	@ 0x88e
 80135fa:	4293      	cmp	r3, r2
 80135fc:	d906      	bls.n	801360c <_nx_tcp_socket_state_syn_received+0x84>
                {
                    socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013606:	1ad2      	subs	r2, r2, r3
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	665a      	str	r2, [r3, #100]	@ 0x64
                }
            }

            /* Move into the ESTABLISHED state.  */
            socket_ptr -> nx_tcp_socket_state =  NX_TCP_ESTABLISHED;
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	2205      	movs	r2, #5
 8013610:	645a      	str	r2, [r3, #68]	@ 0x44
                socket_ptr -> nx_tcp_socket_keepalive_timeout =  NX_TCP_KEEPALIVE_INITIAL;
                socket_ptr -> nx_tcp_socket_keepalive_retries =  0;
            }
#endif
            /* Update the value of nx_tcp_socket_rx_sequence_acked */
            socket_ptr -> nx_tcp_socket_rx_sequence_acked =    socket_ptr -> nx_tcp_socket_rx_sequence;
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Determine if we need to wake a thread suspended on the connection.  */
            if (socket_ptr -> nx_tcp_socket_connect_suspended_thread)
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8013620:	2b00      	cmp	r3, #0
 8013622:	d00b      	beq.n	801363c <_nx_tcp_socket_state_syn_received+0xb4>
            {

                /* Resume the suspended thread.  */
                _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_connect_suspended_thread), NX_SUCCESS);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 801362a:	2100      	movs	r1, #0
 801362c:	4618      	mov	r0, r3
 801362e:	f000 f953 	bl	80138d8 <_nx_tcp_socket_thread_resume>

            /* Send the RST packet.  */
            _nx_tcp_packet_send_rst(socket_ptr, tcp_header_ptr);
        }
    }
}
 8013632:	e003      	b.n	801363c <_nx_tcp_socket_state_syn_received+0xb4>
            _nx_tcp_packet_send_rst(socket_ptr, tcp_header_ptr);
 8013634:	6839      	ldr	r1, [r7, #0]
 8013636:	6878      	ldr	r0, [r7, #4]
 8013638:	f7fd fac0 	bl	8010bbc <_nx_tcp_packet_send_rst>
}
 801363c:	bf00      	nop
 801363e:	3708      	adds	r7, #8
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}

08013644 <_nx_tcp_socket_state_syn_sent>:
/*                                            supported HTTP Proxy,       */
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_syn_sent(NX_TCP_SOCKET *socket_ptr, NX_TCP_HEADER *tcp_header_ptr, NX_PACKET *packet_ptr)
{
 8013644:	b580      	push	{r7, lr}
 8013646:	b084      	sub	sp, #16
 8013648:	af00      	add	r7, sp, #0
 801364a:	60f8      	str	r0, [r7, #12]
 801364c:	60b9      	str	r1, [r7, #8]
 801364e:	607a      	str	r2, [r7, #4]
#ifndef TX_ENABLE_EVENT_TRACE
    NX_PARAMETER_NOT_USED(packet_ptr);
#endif /* TX_ENABLE_EVENT_TRACE */

    /* Check if a RST is present. */
    if (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_RST_BIT)
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	68db      	ldr	r3, [r3, #12]
 8013654:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8013658:	2b00      	cmp	r3, #0
 801365a:	d019      	beq.n	8013690 <_nx_tcp_socket_state_syn_sent+0x4c>
    {

        /* Check if the ACK was acceptable. According to RFC 793, Section 3.9, Page 67.  */
        if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 801365c:	68bb      	ldr	r3, [r7, #8]
 801365e:	68db      	ldr	r3, [r3, #12]
 8013660:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013664:	2b00      	cmp	r3, #0
 8013666:	f000 80d3 	beq.w	8013810 <_nx_tcp_socket_state_syn_sent+0x1cc>
            (tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence))
 801366a:	68bb      	ldr	r3, [r7, #8]
 801366c:	689a      	ldr	r2, [r3, #8]
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
        if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 8013672:	429a      	cmp	r2, r3
 8013674:	f040 80cc 	bne.w	8013810 <_nx_tcp_socket_state_syn_sent+0x1cc>
        {

#ifndef NX_DISABLE_TCP_INFO

            /* Increment the resets received count.  */
            (socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_resets_received++;
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801367e:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	@ 0x5e0
 8013682:	3201      	adds	r2, #1
 8013684:	f8c3 25e0 	str.w	r2, [r3, #1504]	@ 0x5e0

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_RESET_RECEIVE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, packet_ptr, tcp_header_ptr -> nx_tcp_sequence_number, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Reset connection.  */
            _nx_tcp_socket_connection_reset(socket_ptr);
 8013688:	68f8      	ldr	r0, [r7, #12]
 801368a:	f7fe f834 	bl	80116f6 <_nx_tcp_socket_connection_reset>
        }

        /* Finished processing, simply return!  */
        return;
 801368e:	e0bf      	b.n	8013810 <_nx_tcp_socket_state_syn_sent+0x1cc>
    }
    /* Determine if a valid SYN/ACK is present.  */
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT) &&
 8013690:	68bb      	ldr	r3, [r7, #8]
 8013692:	68db      	ldr	r3, [r3, #12]
 8013694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013698:	2b00      	cmp	r3, #0
 801369a:	d05e      	beq.n	801375a <_nx_tcp_socket_state_syn_sent+0x116>
             (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 801369c:	68bb      	ldr	r3, [r7, #8]
 801369e:	68db      	ldr	r3, [r3, #12]
 80136a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT) &&
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d058      	beq.n	801375a <_nx_tcp_socket_state_syn_sent+0x116>
             (tcp_header_ptr -> nx_tcp_acknowledgment_number == socket_ptr -> nx_tcp_socket_tx_sequence))
 80136a8:	68bb      	ldr	r3, [r7, #8]
 80136aa:	689a      	ldr	r2, [r3, #8]
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
             (tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 80136b0:	429a      	cmp	r2, r3
 80136b2:	d152      	bne.n	801375a <_nx_tcp_socket_state_syn_sent+0x116>
        /* Yes, this is a proper SYN/ACK message.  We need to send an ACK
           back the other direction before we go into the ESTABLISHED
           state.  */

        /* Save the sequence number.  */
        socket_ptr -> nx_tcp_socket_rx_sequence =  tcp_header_ptr -> nx_tcp_sequence_number + 1;
 80136b4:	68bb      	ldr	r3, [r7, #8]
 80136b6:	685b      	ldr	r3, [r3, #4]
 80136b8:	1c5a      	adds	r2, r3, #1
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Save the window size.  */
        socket_ptr -> nx_tcp_socket_tx_window_advertised = tcp_header_ptr -> nx_tcp_header_word_3 & NX_LOWER_16_MASK;
 80136be:	68bb      	ldr	r3, [r7, #8]
 80136c0:	68db      	ldr	r3, [r3, #12]
 80136c2:	b29a      	uxth	r2, r3
 80136c4:	68fb      	ldr	r3, [r7, #12]
 80136c6:	661a      	str	r2, [r3, #96]	@ 0x60
        }

#endif /* NX_ENABLE_TCP_WINDOW_SCALING */

        /* Initialize the slow start threshold to be the advertised window size. */
        socket_ptr -> nx_tcp_socket_tx_slow_start_threshold = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the Initial transmit outstanding byte count. */
        socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	2200      	movs	r2, #0
 80136d4:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the initial congestion control window size. */
        /* Section 3.1, Page 5, RFC5681. */
        if (socket_ptr -> nx_tcp_socket_timeout_retries > 0)
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d004      	beq.n	80136ea <_nx_tcp_socket_state_syn_sent+0xa6>
        {

            /* Set the initial congestion control window size to be the mss. */
            socket_ptr -> nx_tcp_socket_tx_window_congestion = socket_ptr -> nx_tcp_socket_connect_mss;
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	665a      	str	r2, [r3, #100]	@ 0x64
 80136e8:	e01d      	b.n	8013726 <_nx_tcp_socket_state_syn_sent+0xe2>
        }
        else
        {
            socket_ptr -> nx_tcp_socket_tx_window_congestion = (socket_ptr -> nx_tcp_socket_connect_mss << 2);
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136ee:	009a      	lsls	r2, r3, #2
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	665a      	str	r2, [r3, #100]	@ 0x64
            if (socket_ptr -> nx_tcp_socket_connect_mss > 1095)
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136f8:	f5b3 6f89 	cmp.w	r3, #1096	@ 0x448
 80136fc:	d306      	bcc.n	801370c <_nx_tcp_socket_state_syn_sent+0xc8>
            {
                socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 80136fe:	68fb      	ldr	r3, [r7, #12]
 8013700:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013706:	1ad2      	subs	r2, r2, r3
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	665a      	str	r2, [r3, #100]	@ 0x64
            }
            if (socket_ptr -> nx_tcp_socket_connect_mss > 2190)
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013710:	f640 028e 	movw	r2, #2190	@ 0x88e
 8013714:	4293      	cmp	r3, r2
 8013716:	d906      	bls.n	8013726 <_nx_tcp_socket_state_syn_sent+0xe2>
            {
                socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013720:	1ad2      	subs	r2, r2, r3
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	665a      	str	r2, [r3, #100]	@ 0x64
            }
        }

        /* Send the ACK.  */
        _nx_tcp_packet_send_ack(socket_ptr, socket_ptr -> nx_tcp_socket_tx_sequence);
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801372a:	4619      	mov	r1, r3
 801372c:	68f8      	ldr	r0, [r7, #12]
 801372e:	f7fd f8bb 	bl	80108a8 <_nx_tcp_packet_send_ack>

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_ESTABLISHED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move to the ESTABLISHED state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_ESTABLISHED;
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	2205      	movs	r2, #5
 8013736:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear the socket timeout.  */
        socket_ptr -> nx_tcp_socket_timeout =  0;
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	2200      	movs	r2, #0
 801373c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                (socket_ptr -> nx_tcp_establish_notify)(socket_ptr);
            }
#endif

            /* Determine if we need to wake a thread suspended on the connection.  */
            if (socket_ptr -> nx_tcp_socket_connect_suspended_thread)
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8013746:	2b00      	cmp	r3, #0
 8013748:	d063      	beq.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
            {

                /* Resume the suspended thread.  */
                _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_connect_suspended_thread), NX_SUCCESS);
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8013750:	2100      	movs	r1, #0
 8013752:	4618      	mov	r0, r3
 8013754:	f000 f8c0 	bl	80138d8 <_nx_tcp_socket_thread_resume>
            if (socket_ptr -> nx_tcp_socket_connect_suspended_thread)
 8013758:	e05b      	b.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
            }
        }
    }
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT) &&
 801375a:	68bb      	ldr	r3, [r7, #8]
 801375c:	68db      	ldr	r3, [r3, #12]
 801375e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013762:	2b00      	cmp	r3, #0
 8013764:	d043      	beq.n	80137ee <_nx_tcp_socket_state_syn_sent+0x1aa>
             (!(tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT)))
 8013766:	68bb      	ldr	r3, [r7, #8]
 8013768:	68db      	ldr	r3, [r3, #12]
 801376a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_SYN_BIT) &&
 801376e:	2b00      	cmp	r3, #0
 8013770:	d13d      	bne.n	80137ee <_nx_tcp_socket_state_syn_sent+0x1aa>

        /* Simultaneous Connection Synchronization,
           A SYN message was received.  We need to send both a SYN and ACK and move to the SYN RECEIVED state.  */

        /* Save the sequence number.  */
        socket_ptr -> nx_tcp_socket_rx_sequence =   tcp_header_ptr -> nx_tcp_sequence_number + 1;
 8013772:	68bb      	ldr	r3, [r7, #8]
 8013774:	685b      	ldr	r3, [r3, #4]
 8013776:	1c5a      	adds	r2, r3, #1
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Save the window size.  */
        socket_ptr -> nx_tcp_socket_tx_window_advertised = tcp_header_ptr -> nx_tcp_header_word_3 & NX_LOWER_16_MASK;
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	68db      	ldr	r3, [r3, #12]
 8013780:	b29a      	uxth	r2, r3
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	661a      	str	r2, [r3, #96]	@ 0x60
#ifdef NX_ENABLE_TCP_WINDOW_SCALING
        socket_ptr -> nx_tcp_socket_tx_window_advertised <<= socket_ptr -> nx_tcp_rcv_win_scale_value;
#endif /* NX_ENABLE_TCP_WINDOW_SCALING  */

        /* Initialize the slow start threshold to be the advertised window size. */
        socket_ptr -> nx_tcp_socket_tx_slow_start_threshold = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801378a:	68fb      	ldr	r3, [r7, #12]
 801378c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the initial congestion control window size. */
        /* Section 3.1, Page 5, RFC5681. */
        socket_ptr -> nx_tcp_socket_tx_window_congestion = (socket_ptr -> nx_tcp_socket_connect_mss << 2);
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013792:	009a      	lsls	r2, r3, #2
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	665a      	str	r2, [r3, #100]	@ 0x64
        if (socket_ptr -> nx_tcp_socket_connect_mss > 1095)
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801379c:	f5b3 6f89 	cmp.w	r3, #1096	@ 0x448
 80137a0:	d306      	bcc.n	80137b0 <_nx_tcp_socket_state_syn_sent+0x16c>
        {
            socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 80137a2:	68fb      	ldr	r3, [r7, #12]
 80137a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137aa:	1ad2      	subs	r2, r2, r3
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if (socket_ptr -> nx_tcp_socket_connect_mss > 2190)
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137b4:	f640 028e 	movw	r2, #2190	@ 0x88e
 80137b8:	4293      	cmp	r3, r2
 80137ba:	d906      	bls.n	80137ca <_nx_tcp_socket_state_syn_sent+0x186>
        {
            socket_ptr -> nx_tcp_socket_tx_window_congestion -= socket_ptr -> nx_tcp_socket_connect_mss;
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137c4:	1ad2      	subs	r2, r2, r3
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the Initial transmit outstanding byte count. */
        socket_ptr -> nx_tcp_socket_tx_outstanding_bytes = 0;
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	2200      	movs	r2, #0
 80137ce:	669a      	str	r2, [r3, #104]	@ 0x68

        /* If trace is enabled, insert this event into the trace buffer.  */
        NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_TCP_STATE_CHANGE, socket_ptr -> nx_tcp_socket_ip_ptr, socket_ptr, socket_ptr -> nx_tcp_socket_state, NX_TCP_SYN_RECEIVED, NX_TRACE_INTERNAL_EVENTS, 0, 0);

        /* Move to the SYN RECEIVED state.  */
        socket_ptr -> nx_tcp_socket_state =  NX_TCP_SYN_RECEIVED;
 80137d0:	68fb      	ldr	r3, [r7, #12]
 80137d2:	2204      	movs	r2, #4
 80137d4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear the timeout.  */
        socket_ptr -> nx_tcp_socket_timeout =  0;
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	2200      	movs	r2, #0
 80137da:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

        /* Send the SYN packet.  */
        _nx_tcp_packet_send_syn(socket_ptr, (socket_ptr -> nx_tcp_socket_tx_sequence - 1));
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80137e2:	3b01      	subs	r3, #1
 80137e4:	4619      	mov	r1, r3
 80137e6:	68f8      	ldr	r0, [r7, #12]
 80137e8:	f7fd fa1c 	bl	8010c24 <_nx_tcp_packet_send_syn>
 80137ec:	e011      	b.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
    }
    /* Check for an invalid response to an attempted connection.  */
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 80137ee:	68bb      	ldr	r3, [r7, #8]
 80137f0:	68db      	ldr	r3, [r3, #12]
 80137f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d00b      	beq.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
             (tcp_header_ptr -> nx_tcp_acknowledgment_number != socket_ptr -> nx_tcp_socket_tx_sequence))
 80137fa:	68bb      	ldr	r3, [r7, #8]
 80137fc:	689a      	ldr	r2, [r3, #8]
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    else if ((tcp_header_ptr -> nx_tcp_header_word_3 & NX_TCP_ACK_BIT) &&
 8013802:	429a      	cmp	r2, r3
 8013804:	d005      	beq.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
        /* Invalid response was received, it is likely that the other side still
           thinks a previous connection is active.  Send a reset (RST) message to
           the other side to clear any previous connection.  */

        /* Send the RST packet.  */
        _nx_tcp_packet_send_rst(socket_ptr, tcp_header_ptr);
 8013806:	68b9      	ldr	r1, [r7, #8]
 8013808:	68f8      	ldr	r0, [r7, #12]
 801380a:	f7fd f9d7 	bl	8010bbc <_nx_tcp_packet_send_rst>
 801380e:	e000      	b.n	8013812 <_nx_tcp_socket_state_syn_sent+0x1ce>
        return;
 8013810:	bf00      	nop
    }
}
 8013812:	3710      	adds	r7, #16
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}

08013818 <_nx_tcp_socket_state_transmit_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_state_transmit_check(NX_TCP_SOCKET *socket_ptr)
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b084      	sub	sp, #16
 801381c:	af00      	add	r7, sp, #0
 801381e:	6078      	str	r0, [r7, #4]

ULONG tx_window_current;

    /* Now check to see if there is a thread suspended attempting to transmit.  */
    if (socket_ptr -> nx_tcp_socket_transmit_suspension_list)
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8013826:	2b00      	cmp	r3, #0
 8013828:	d052      	beq.n	80138d0 <_nx_tcp_socket_state_transmit_check+0xb8>
        /* Yes, a thread is suspended attempting to transmit when the transmit window
           is lower than its request size.  Determine if the current transmit window
           size can now accommodate the request.  */

        /* Pick up the min(cwnd, swnd) */
        if (socket_ptr -> nx_tcp_socket_tx_window_advertised > socket_ptr -> nx_tcp_socket_tx_window_congestion)
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013832:	429a      	cmp	r2, r3
 8013834:	d919      	bls.n	801386a <_nx_tcp_socket_state_transmit_check+0x52>
        {
            tx_window_current = socket_ptr -> nx_tcp_socket_tx_window_congestion;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801383a:	60fb      	str	r3, [r7, #12]

            /* On the first and second duplicate ACKs received, the total FlightSize would
               remain less than or equal to cwnd plus 2*SMSS.
               Section 3.2, Page 9, RFC5681. */
            if ((socket_ptr -> nx_tcp_socket_duplicated_ack_received == 1) ||
 801383c:	687b      	ldr	r3, [r7, #4]
 801383e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013840:	2b01      	cmp	r3, #1
 8013842:	d003      	beq.n	801384c <_nx_tcp_socket_state_transmit_check+0x34>
                (socket_ptr -> nx_tcp_socket_duplicated_ack_received == 2))
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
            if ((socket_ptr -> nx_tcp_socket_duplicated_ack_received == 1) ||
 8013848:	2b02      	cmp	r3, #2
 801384a:	d105      	bne.n	8013858 <_nx_tcp_socket_state_transmit_check+0x40>
            {
                tx_window_current += (socket_ptr -> nx_tcp_socket_connect_mss << 1);
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013850:	005b      	lsls	r3, r3, #1
 8013852:	68fa      	ldr	r2, [r7, #12]
 8013854:	4413      	add	r3, r2
 8013856:	60fb      	str	r3, [r7, #12]
            }

            /* Make sure the tx_window_current is less or equal to swnd. */
            if (tx_window_current > socket_ptr -> nx_tcp_socket_tx_window_advertised)
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801385c:	68fa      	ldr	r2, [r7, #12]
 801385e:	429a      	cmp	r2, r3
 8013860:	d906      	bls.n	8013870 <_nx_tcp_socket_state_transmit_check+0x58>
            {
                tx_window_current = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013866:	60fb      	str	r3, [r7, #12]
 8013868:	e002      	b.n	8013870 <_nx_tcp_socket_state_transmit_check+0x58>
            }
        }
        else
        {
            tx_window_current = socket_ptr -> nx_tcp_socket_tx_window_advertised;
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801386e:	60fb      	str	r3, [r7, #12]
        }

        /* Substract any data transmitted but unacked (outstanding bytes) */
        if (tx_window_current > socket_ptr -> nx_tcp_socket_tx_outstanding_bytes)
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013874:	68fa      	ldr	r2, [r7, #12]
 8013876:	429a      	cmp	r2, r3
 8013878:	d905      	bls.n	8013886 <_nx_tcp_socket_state_transmit_check+0x6e>
        {
            tx_window_current -= socket_ptr -> nx_tcp_socket_tx_outstanding_bytes;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801387e:	68fa      	ldr	r2, [r7, #12]
 8013880:	1ad3      	subs	r3, r2, r3
 8013882:	60fb      	str	r3, [r7, #12]
 8013884:	e001      	b.n	801388a <_nx_tcp_socket_state_transmit_check+0x72>
        }
        else    /* Set tx_window_current to zero. */
        {
            tx_window_current = 0;
 8013886:	2300      	movs	r3, #0
 8013888:	60fb      	str	r3, [r7, #12]
        }


        /* Determine if the current transmit window (received from the connected socket)
           is large enough to handle the transmit.  */
        if ((tx_window_current) &&
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d01f      	beq.n	80138d0 <_nx_tcp_socket_state_transmit_check+0xb8>
            (socket_ptr -> nx_tcp_socket_transmit_sent_count < socket_ptr -> nx_tcp_socket_transmit_queue_maximum))
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
        if ((tx_window_current) &&
 801389c:	429a      	cmp	r2, r3
 801389e:	d217      	bcs.n	80138d0 <_nx_tcp_socket_state_transmit_check+0xb8>
        {

            /* Is NetX set up with a windows update callback? */
            if (socket_ptr -> nx_tcp_socket_window_update_notify)
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d004      	beq.n	80138b4 <_nx_tcp_socket_state_transmit_check+0x9c>
            {

                /* Yes; Call this function when there is a change in transmit windows size. */
                (socket_ptr -> nx_tcp_socket_window_update_notify)(socket_ptr);
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80138b0:	6878      	ldr	r0, [r7, #4]
 80138b2:	4798      	blx	r3
            }


            /* Decrement the suspension count.  */
            socket_ptr -> nx_tcp_socket_transmit_suspended_count--;
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80138ba:	1e5a      	subs	r2, r3, #1
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

            /* Remove the suspended thread from the list.  */
            _nx_tcp_socket_thread_resume(&(socket_ptr -> nx_tcp_socket_transmit_suspension_list), NX_SUCCESS);
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80138c8:	2100      	movs	r1, #0
 80138ca:	4618      	mov	r0, r3
 80138cc:	f000 f804 	bl	80138d8 <_nx_tcp_socket_thread_resume>
        }
    }
}
 80138d0:	bf00      	nop
 80138d2:	3710      	adds	r7, #16
 80138d4:	46bd      	mov	sp, r7
 80138d6:	bd80      	pop	{r7, pc}

080138d8 <_nx_tcp_socket_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_thread_resume(TX_THREAD **suspension_list_head, UINT status)
{
 80138d8:	b580      	push	{r7, lr}
 80138da:	b088      	sub	sp, #32
 80138dc:	af00      	add	r7, sp, #0
 80138de:	6078      	str	r0, [r7, #4]
 80138e0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80138e2:	f3ef 8310 	mrs	r3, PRIMASK
 80138e6:	617b      	str	r3, [r7, #20]
    return(posture);
 80138e8:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80138ea:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80138ec:	b672      	cpsid	i
    return(int_posture);
 80138ee:	693b      	ldr	r3, [r7, #16]

TX_THREAD *thread_ptr;


    /* Disable interrupts.  */
    TX_DISABLE
 80138f0:	61fb      	str	r3, [r7, #28]

    /* Pickup the thread pointer.  */
    thread_ptr =  *suspension_list_head;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	61bb      	str	r3, [r7, #24]

    /* Determine if there still is a thread suspended.  */
    if (thread_ptr)
 80138f8:	69bb      	ldr	r3, [r7, #24]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d02c      	beq.n	8013958 <_nx_tcp_socket_thread_resume+0x80>
    {

        /* Determine if there are anymore threads on the suspension list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 80138fe:	69bb      	ldr	r3, [r7, #24]
 8013900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013902:	69ba      	ldr	r2, [r7, #24]
 8013904:	429a      	cmp	r2, r3
 8013906:	d103      	bne.n	8013910 <_nx_tcp_socket_thread_resume+0x38>
        {

            /* Only this thread is on the suspension list.  Simply set the
               list head to NULL to reflect an empty suspension list.  */
            *suspension_list_head =  TX_NULL;
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	2200      	movs	r2, #0
 801390c:	601a      	str	r2, [r3, #0]
 801390e:	e00d      	b.n	801392c <_nx_tcp_socket_thread_resume+0x54>
        {

            /* More than one thread is on the suspension list, we need to
               adjust the link pointers and move the next entry to the
               front of the list.  */
            *suspension_list_head =  thread_ptr -> tx_thread_suspended_next;
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	601a      	str	r2, [r3, #0]

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013918:	69bb      	ldr	r3, [r7, #24]
 801391a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 801391c:	69ba      	ldr	r2, [r7, #24]
 801391e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013920:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8013922:	69bb      	ldr	r3, [r7, #24]
 8013924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 8013926:	69ba      	ldr	r2, [r7, #24]
 8013928:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 801392a:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Prepare for resumption of the thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801392c:	69bb      	ldr	r3, [r7, #24]
 801392e:	2200      	movs	r2, #0
 8013930:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8013932:	4b0e      	ldr	r3, [pc, #56]	@ (801396c <_nx_tcp_socket_thread_resume+0x94>)
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	3301      	adds	r3, #1
 8013938:	4a0c      	ldr	r2, [pc, #48]	@ (801396c <_nx_tcp_socket_thread_resume+0x94>)
 801393a:	6013      	str	r3, [r2, #0]
 801393c:	69fb      	ldr	r3, [r7, #28]
 801393e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	f383 8810 	msr	PRIMASK, r3
}
 8013946:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  status;
 8013948:	69bb      	ldr	r3, [r7, #24]
 801394a:	683a      	ldr	r2, [r7, #0]
 801394c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8013950:	69b8      	ldr	r0, [r7, #24]
 8013952:	f003 fd47 	bl	80173e4 <_tx_thread_system_resume>
    {

        /* Nothing was suspended.  Simply restore interrupts.  */
        TX_RESTORE
    }
}
 8013956:	e005      	b.n	8013964 <_nx_tcp_socket_thread_resume+0x8c>
 8013958:	69fb      	ldr	r3, [r7, #28]
 801395a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801395c:	68bb      	ldr	r3, [r7, #8]
 801395e:	f383 8810 	msr	PRIMASK, r3
}
 8013962:	bf00      	nop
 8013964:	bf00      	nop
 8013966:	3720      	adds	r7, #32
 8013968:	46bd      	mov	sp, r7
 801396a:	bd80      	pop	{r7, pc}
 801396c:	24000938 	.word	0x24000938

08013970 <_nx_tcp_socket_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_thread_suspend(TX_THREAD **suspension_list_head, VOID (*suspend_cleanup)(TX_THREAD * NX_CLEANUP_PARAMETER), NX_TCP_SOCKET *socket_ptr, TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b08a      	sub	sp, #40	@ 0x28
 8013974:	af00      	add	r7, sp, #0
 8013976:	60f8      	str	r0, [r7, #12]
 8013978:	60b9      	str	r1, [r7, #8]
 801397a:	607a      	str	r2, [r7, #4]
 801397c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801397e:	f3ef 8310 	mrs	r3, PRIMASK
 8013982:	61fb      	str	r3, [r7, #28]
    return(posture);
 8013984:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8013986:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013988:	b672      	cpsid	i
    return(int_posture);
 801398a:	69bb      	ldr	r3, [r7, #24]

TX_THREAD *thread_ptr;


    /* Disable interrupts.  */
    TX_DISABLE
 801398c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Pickup thread pointer.  */
    thread_ptr =  _tx_thread_current_ptr;
 801398e:	4b23      	ldr	r3, [pc, #140]	@ (8013a1c <_nx_tcp_socket_thread_suspend+0xac>)
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	623b      	str	r3, [r7, #32]

    /* Setup suspension list.  */
    if (*suspension_list_head)
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d012      	beq.n	80139c2 <_nx_tcp_socket_thread_suspend+0x52>
    {

        /* This list is not NULL, add current thread to the end. */
        thread_ptr -> tx_thread_suspended_next =      *suspension_list_head;
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	681a      	ldr	r2, [r3, #0]
 80139a0:	6a3b      	ldr	r3, [r7, #32]
 80139a2:	671a      	str	r2, [r3, #112]	@ 0x70
        thread_ptr -> tx_thread_suspended_previous =  (*suspension_list_head) -> tx_thread_suspended_previous;
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80139aa:	6a3b      	ldr	r3, [r7, #32]
 80139ac:	675a      	str	r2, [r3, #116]	@ 0x74
        ((*suspension_list_head) -> tx_thread_suspended_previous) -> tx_thread_suspended_next =  thread_ptr;
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80139b4:	6a3a      	ldr	r2, [r7, #32]
 80139b6:	671a      	str	r2, [r3, #112]	@ 0x70
        (*suspension_list_head) -> tx_thread_suspended_previous =   thread_ptr;
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	6a3a      	ldr	r2, [r7, #32]
 80139be:	675a      	str	r2, [r3, #116]	@ 0x74
 80139c0:	e008      	b.n	80139d4 <_nx_tcp_socket_thread_suspend+0x64>
    else
    {

        /* No other threads are suspended.  Setup the head pointer and
           just setup this threads pointers to itself.  */
        *suspension_list_head =  thread_ptr;
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	6a3a      	ldr	r2, [r7, #32]
 80139c6:	601a      	str	r2, [r3, #0]
        thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80139c8:	6a3b      	ldr	r3, [r7, #32]
 80139ca:	6a3a      	ldr	r2, [r7, #32]
 80139cc:	671a      	str	r2, [r3, #112]	@ 0x70
        thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80139ce:	6a3b      	ldr	r3, [r7, #32]
 80139d0:	6a3a      	ldr	r2, [r7, #32]
 80139d2:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Setup cleanup routine pointer.  */
    thread_ptr -> tx_thread_suspend_cleanup =  suspend_cleanup;
 80139d4:	6a3b      	ldr	r3, [r7, #32]
 80139d6:	68ba      	ldr	r2, [r7, #8]
 80139d8:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Setup cleanup information, i.e. this pool control
       block.  */
    thread_ptr -> tx_thread_suspend_control_block =  (void *)socket_ptr;
 80139da:	6a3b      	ldr	r3, [r7, #32]
 80139dc:	687a      	ldr	r2, [r7, #4]
 80139de:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Set the state to suspended.  */
    thread_ptr -> tx_thread_state =  TX_TCP_IP;
 80139e0:	6a3b      	ldr	r3, [r7, #32]
 80139e2:	220c      	movs	r2, #12
 80139e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the suspending flag.  */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80139e6:	6a3b      	ldr	r3, [r7, #32]
 80139e8:	2201      	movs	r2, #1
 80139ea:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80139ec:	4b0c      	ldr	r3, [pc, #48]	@ (8013a20 <_nx_tcp_socket_thread_suspend+0xb0>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	3301      	adds	r3, #1
 80139f2:	4a0b      	ldr	r2, [pc, #44]	@ (8013a20 <_nx_tcp_socket_thread_suspend+0xb0>)
 80139f4:	6013      	str	r3, [r2, #0]

    /* Save the timeout value.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80139f6:	6a3b      	ldr	r3, [r7, #32]
 80139f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80139fa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80139fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139fe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a00:	697b      	ldr	r3, [r7, #20]
 8013a02:	f383 8810 	msr	PRIMASK, r3
}
 8013a06:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Release protection.  */
    tx_mutex_put(mutex_ptr);
 8013a08:	6838      	ldr	r0, [r7, #0]
 8013a0a:	f002 fffb 	bl	8016a04 <_tx_mutex_put>

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8013a0e:	6a38      	ldr	r0, [r7, #32]
 8013a10:	f003 fde8 	bl	80175e4 <_tx_thread_system_suspend>
}
 8013a14:	bf00      	nop
 8013a16:	3728      	adds	r7, #40	@ 0x28
 8013a18:	46bd      	mov	sp, r7
 8013a1a:	bd80      	pop	{r7, pc}
 8013a1c:	240008a0 	.word	0x240008a0
 8013a20:	24000938 	.word	0x24000938

08013a24 <_nx_tcp_socket_transmit_queue_flush>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_socket_transmit_queue_flush(NX_TCP_SOCKET *socket_ptr)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b08a      	sub	sp, #40	@ 0x28
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	6078      	str	r0, [r7, #4]
NX_PACKET *packet_ptr;
NX_PACKET *next_packet_ptr;


    /* Setup packet pointer.  */
    packet_ptr =  socket_ptr -> nx_tcp_socket_transmit_sent_head;
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8013a32:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear the head and the tail pointers.  */
    socket_ptr -> nx_tcp_socket_transmit_sent_head =  NX_NULL;
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	2200      	movs	r2, #0
 8013a38:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    socket_ptr -> nx_tcp_socket_transmit_sent_tail =  NX_NULL;
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	2200      	movs	r2, #0
 8013a40:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

    /* Loop to clear all the packets out.  */
    while (socket_ptr -> nx_tcp_socket_transmit_sent_count)
 8013a44:	e02c      	b.n	8013aa0 <_nx_tcp_socket_transmit_queue_flush+0x7c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013a46:	f3ef 8310 	mrs	r3, PRIMASK
 8013a4a:	61bb      	str	r3, [r7, #24]
    return(posture);
 8013a4c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8013a4e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013a50:	b672      	cpsid	i
    return(int_posture);
 8013a52:	697b      	ldr	r3, [r7, #20]
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013a54:	623b      	str	r3, [r7, #32]

        /* Pickup the next queued packet.  */
        next_packet_ptr =  packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next;
 8013a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a58:	6a1b      	ldr	r3, [r3, #32]
 8013a5a:	61fb      	str	r3, [r7, #28]

        /* Mark the packet as no longer being in a TCP queue.  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        packet_ptr -> nx_packet_union_next.nx_packet_tcp_queue_next =  (NX_PACKET *)NX_PACKET_ALLOCATED;
 8013a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a5e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8013a62:	621a      	str	r2, [r3, #32]

        /* Has the packet been transmitted?  */
        /*lint -e{923} suppress cast of ULONG to pointer.  */
        if (packet_ptr -> nx_packet_queue_next ==  ((NX_PACKET *)NX_DRIVER_TX_DONE))
 8013a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a66:	69db      	ldr	r3, [r3, #28]
 8013a68:	f1b3 3fdd 	cmp.w	r3, #3722304989	@ 0xdddddddd
 8013a6c:	d109      	bne.n	8013a82 <_nx_tcp_socket_transmit_queue_flush+0x5e>
 8013a6e:	6a3b      	ldr	r3, [r7, #32]
 8013a70:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a72:	693b      	ldr	r3, [r7, #16]
 8013a74:	f383 8810 	msr	PRIMASK, r3
}
 8013a78:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Release the packet.  */
            _nx_packet_release(packet_ptr);
 8013a7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013a7c:	f7fb fb98 	bl	800f1b0 <_nx_packet_release>
 8013a80:	e005      	b.n	8013a8e <_nx_tcp_socket_transmit_queue_flush+0x6a>
 8013a82:	6a3b      	ldr	r3, [r7, #32]
 8013a84:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013a86:	68fb      	ldr	r3, [r7, #12]
 8013a88:	f383 8810 	msr	PRIMASK, r3
}
 8013a8c:	bf00      	nop
            /* Just restore interrupts.  */
            TX_RESTORE
        }

        /* Move to the next packet.  */
        packet_ptr =  next_packet_ptr;
 8013a8e:	69fb      	ldr	r3, [r7, #28]
 8013a90:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Decrease the queued packet count.  */
        socket_ptr -> nx_tcp_socket_transmit_sent_count--;
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8013a98:	1e5a      	subs	r2, r3, #1
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    while (socket_ptr -> nx_tcp_socket_transmit_sent_count)
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d1cd      	bne.n	8013a46 <_nx_tcp_socket_transmit_queue_flush+0x22>
    }
}
 8013aaa:	bf00      	nop
 8013aac:	bf00      	nop
 8013aae:	3728      	adds	r7, #40	@ 0x28
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bd80      	pop	{r7, pc}

08013ab4 <_nx_tcp_transmit_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_tcp_transmit_cleanup(TX_THREAD *thread_ptr NX_CLEANUP_PARAMETER)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b08e      	sub	sp, #56	@ 0x38
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
 8013abc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013abe:	f3ef 8310 	mrs	r3, PRIMASK
 8013ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8013ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8013ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8013ac8:	b672      	cpsid	i
    return(int_posture);
 8013aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
NX_IP         *ip_ptr;

    NX_CLEANUP_EXTENSION

    /* Disable interrupts.  */
    TX_DISABLE
 8013acc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Setup pointer to TCP socket control block.  */
    socket_ptr =  (NX_TCP_SOCKET *)thread_ptr -> tx_thread_suspend_control_block;
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013ad2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Determine if the socket pointer is valid.  */
    if ((!socket_ptr) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 8013ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d004      	beq.n	8013ae4 <_nx_tcp_transmit_cleanup+0x30>
 8013ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	4a49      	ldr	r2, [pc, #292]	@ (8013c04 <_nx_tcp_transmit_cleanup+0x150>)
 8013ae0:	4293      	cmp	r3, r2
 8013ae2:	d006      	beq.n	8013af2 <_nx_tcp_transmit_cleanup+0x3e>
 8013ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ae6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013ae8:	6a3b      	ldr	r3, [r7, #32]
 8013aea:	f383 8810 	msr	PRIMASK, r3
}
 8013aee:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 8013af0:	e085      	b.n	8013bfe <_nx_tcp_transmit_cleanup+0x14a>
    }

    /* Determine if the cleanup is still required.  */
    if (!(thread_ptr -> tx_thread_suspend_cleanup))
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d106      	bne.n	8013b08 <_nx_tcp_transmit_cleanup+0x54>
 8013afa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013afc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013afe:	69fb      	ldr	r3, [r7, #28]
 8013b00:	f383 8810 	msr	PRIMASK, r3
}
 8013b04:	bf00      	nop
    {

        /* Restore interrupts.  */
        TX_RESTORE

        return;
 8013b06:	e07a      	b.n	8013bfe <_nx_tcp_transmit_cleanup+0x14a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013b08:	f3ef 8305 	mrs	r3, IPSR
 8013b0c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013b0e:	69ba      	ldr	r2, [r7, #24]
    }

    /* Determine if the caller is an ISR or the system timer thread.  */
#ifndef TX_TIMER_PROCESS_IN_ISR
    if ((TX_THREAD_GET_SYSTEM_STATE()) || (_tx_thread_current_ptr == &_tx_timer_thread))
 8013b10:	4b3d      	ldr	r3, [pc, #244]	@ (8013c08 <_nx_tcp_transmit_cleanup+0x154>)
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	4313      	orrs	r3, r2
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d104      	bne.n	8013b24 <_nx_tcp_transmit_cleanup+0x70>
 8013b1a:	4b3c      	ldr	r3, [pc, #240]	@ (8013c0c <_nx_tcp_transmit_cleanup+0x158>)
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	4a3c      	ldr	r2, [pc, #240]	@ (8013c10 <_nx_tcp_transmit_cleanup+0x15c>)
 8013b20:	4293      	cmp	r3, r2
 8013b22:	d116      	bne.n	8013b52 <_nx_tcp_transmit_cleanup+0x9e>
    {

        /* Yes, defer the processing to the NetX IP thread.  */

        /* Yes, change the suspend cleanup routine to indicate the cleanup is deferred.  */
        thread_ptr -> tx_thread_suspend_cleanup =  _nx_tcp_cleanup_deferred;
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	4a3b      	ldr	r2, [pc, #236]	@ (8013c14 <_nx_tcp_transmit_cleanup+0x160>)
 8013b28:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Pickup the IP pointer.  */
        ip_ptr =  socket_ptr -> nx_tcp_socket_ip_ptr;
 8013b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8013b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b34:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013b36:	697b      	ldr	r3, [r7, #20]
 8013b38:	f383 8810 	msr	PRIMASK, r3
}
 8013b3c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the deferred cleanup flag for the IP thread.  */
        tx_event_flags_set(&(ip_ptr -> nx_ip_events), NX_IP_TCP_CLEANUP_DEFERRED, TX_OR);
 8013b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b40:	f203 734c 	addw	r3, r3, #1868	@ 0x74c
 8013b44:	2200      	movs	r2, #0
 8013b46:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8013b4a:	4618      	mov	r0, r3
 8013b4c:	f002 f94a 	bl	8015de4 <_tx_event_flags_set>

        /* Return to caller.  */
        return;
 8013b50:	e055      	b.n	8013bfe <_nx_tcp_transmit_cleanup+0x14a>
    {

        /* Yes, we still have thread suspension!  */

        /* Clear the suspension cleanup flag.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	2200      	movs	r2, #0
 8013b56:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013b5c:	687a      	ldr	r2, [r7, #4]
 8013b5e:	429a      	cmp	r2, r3
 8013b60:	d104      	bne.n	8013b6c <_nx_tcp_transmit_cleanup+0xb8>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            socket_ptr -> nx_tcp_socket_transmit_suspension_list =  NX_NULL;
 8013b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b64:	2200      	movs	r2, #0
 8013b66:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8013b6a:	e00e      	b.n	8013b8a <_nx_tcp_transmit_cleanup+0xd6>
        {

            /* At least one more thread is on the same suspension list.  */

            /* Update the list head pointer.  */
            socket_ptr -> nx_tcp_socket_transmit_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8013b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b72:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 8013b7a:	687a      	ldr	r2, [r7, #4]
 8013b7c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013b7e:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 8013b84:	687a      	ldr	r2, [r7, #4]
 8013b86:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8013b88:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        socket_ptr -> nx_tcp_socket_transmit_suspended_count--;
 8013b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b8c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8013b90:	1e5a      	subs	r2, r3, #1
 8013b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b94:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

        /* Now we need to determine if this cleanup is from a terminate, timeout,
           or from a wait abort.  */
        if (thread_ptr -> tx_thread_state == TX_TCP_IP)
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b9c:	2b0c      	cmp	r3, #12
 8013b9e:	d128      	bne.n	8013bf2 <_nx_tcp_transmit_cleanup+0x13e>

            /* Thread still suspended on the TCP socket.  Setup return error status and
               resume the thread.  */

            /* Determine which transmit error is present.  */
            if (socket_ptr -> nx_tcp_socket_state != NX_TCP_ESTABLISHED)
 8013ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ba4:	2b05      	cmp	r3, #5
 8013ba6:	d004      	beq.n	8013bb2 <_nx_tcp_transmit_cleanup+0xfe>
            {

                /* This socket is no longer connected.  */
                thread_ptr -> tx_thread_suspend_status =  NX_NOT_CONNECTED;
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	2238      	movs	r2, #56	@ 0x38
 8013bac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8013bb0:	e010      	b.n	8013bd4 <_nx_tcp_transmit_cleanup+0x120>
            }
            else if (socket_ptr -> nx_tcp_socket_transmit_sent_count < socket_ptr -> nx_tcp_socket_transmit_queue_maximum)
 8013bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bb4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8013bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8013bbe:	429a      	cmp	r2, r3
 8013bc0:	d204      	bcs.n	8013bcc <_nx_tcp_transmit_cleanup+0x118>
            {

                /* Not a queue depth problem, return a window overflow error.  */
                thread_ptr -> tx_thread_suspend_status =  NX_WINDOW_OVERFLOW;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	2239      	movs	r2, #57	@ 0x39
 8013bc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8013bca:	e003      	b.n	8013bd4 <_nx_tcp_transmit_cleanup+0x120>
            }
            else
            {

                /* Return a transmit queue exceeded error.  */
                thread_ptr -> tx_thread_suspend_status =  NX_TX_QUEUE_DEPTH;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	2249      	movs	r2, #73	@ 0x49
 8013bd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            }

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8013bd4:	4b10      	ldr	r3, [pc, #64]	@ (8013c18 <_nx_tcp_transmit_cleanup+0x164>)
 8013bd6:	681b      	ldr	r3, [r3, #0]
 8013bd8:	3301      	adds	r3, #1
 8013bda:	4a0f      	ldr	r2, [pc, #60]	@ (8013c18 <_nx_tcp_transmit_cleanup+0x164>)
 8013bdc:	6013      	str	r3, [r2, #0]
 8013bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013be0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013be2:	693b      	ldr	r3, [r7, #16]
 8013be4:	f383 8810 	msr	PRIMASK, r3
}
 8013be8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume the thread!  */
            _tx_thread_system_resume(thread_ptr);
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f003 fbfa 	bl	80173e4 <_tx_thread_system_resume>

            /* Finished, just return.  */
            return;
 8013bf0:	e005      	b.n	8013bfe <_nx_tcp_transmit_cleanup+0x14a>
 8013bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bf4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	f383 8810 	msr	PRIMASK, r3
}
 8013bfc:	bf00      	nop
        }
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8013bfe:	3738      	adds	r7, #56	@ 0x38
 8013c00:	46bd      	mov	sp, r7
 8013c02:	bd80      	pop	{r7, pc}
 8013c04:	54435020 	.word	0x54435020
 8013c08:	2400008c 	.word	0x2400008c
 8013c0c:	240008a0 	.word	0x240008a0
 8013c10:	240009e8 	.word	0x240009e8
 8013c14:	0800f559 	.word	0x0800f559
 8013c18:	24000938 	.word	0x24000938

08013c1c <_nx_udp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nx_udp_enable(NX_IP *ip_ptr)
{
 8013c1c:	b480      	push	{r7}
 8013c1e:	b083      	sub	sp, #12
 8013c20:	af00      	add	r7, sp, #0
 8013c22:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    NX_TRACE_IN_LINE_INSERT(NX_TRACE_UDP_ENABLE, ip_ptr, 0, 0, 0, NX_TRACE_UDP_EVENTS, 0, 0);

    /* Set the UDP packet receive function in the IP structure to indicate
       we are ready to receive UDP packets.  */
    ip_ptr -> nx_ip_udp_packet_receive =  _nx_udp_packet_receive;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	4a05      	ldr	r2, [pc, #20]	@ (8013c3c <_nx_udp_enable+0x20>)
 8013c28:	f8c3 291c 	str.w	r2, [r3, #2332]	@ 0x91c

    /* Return successful completion.  */
    return(NX_SUCCESS);
 8013c2c:	2300      	movs	r3, #0
}
 8013c2e:	4618      	mov	r0, r3
 8013c30:	370c      	adds	r7, #12
 8013c32:	46bd      	mov	sp, r7
 8013c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c38:	4770      	bx	lr
 8013c3a:	bf00      	nop
 8013c3c:	08013c41 	.word	0x08013c41

08013c40 <_nx_udp_packet_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _nx_udp_packet_receive(NX_IP *ip_ptr, NX_PACKET *packet_ptr)
{
 8013c40:	b580      	push	{r7, lr}
 8013c42:	b096      	sub	sp, #88	@ 0x58
 8013c44:	af00      	add	r7, sp, #0
 8013c46:	6078      	str	r0, [r7, #4]
 8013c48:	6039      	str	r1, [r7, #0]
    NX_PACKET_DEBUG(__FILE__, __LINE__, packet_ptr);

#ifndef NX_DISABLE_UDP_INFO

    /* Increment the total UDP receive packets count.  */
    ip_ptr -> nx_ip_udp_packets_received++;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8013c50:	1c5a      	adds	r2, r3, #1
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
#endif

#ifndef NX_DISABLE_RX_SIZE_CHECKING

    /* Check for valid packet length.  */
    if (packet_ptr -> nx_packet_length < sizeof(NX_UDP_HEADER))
 8013c58:	683b      	ldr	r3, [r7, #0]
 8013c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c5c:	2b07      	cmp	r3, #7
 8013c5e:	d80a      	bhi.n	8013c76 <_nx_udp_packet_receive+0x36>
    {

#ifndef NX_DISABLE_UDP_INFO

        /* Increment the UDP invalid packet error.  */
        ip_ptr -> nx_ip_udp_invalid_packets++;
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	f8d3 359c 	ldr.w	r3, [r3, #1436]	@ 0x59c
 8013c66:	1c5a      	adds	r2, r3, #1
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	f8c3 259c 	str.w	r2, [r3, #1436]	@ 0x59c
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 8013c6e:	6838      	ldr	r0, [r7, #0]
 8013c70:	f7fb fa9e 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 8013c74:	e21b      	b.n	80140ae <_nx_udp_packet_receive+0x46e>
    }
#endif

    /* Pickup the pointer to the head of the UDP packet.  */
    /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
    udp_header_ptr =  (NX_UDP_HEADER *)packet_ptr -> nx_packet_prepend_ptr;
 8013c76:	683b      	ldr	r3, [r7, #0]
 8013c78:	689b      	ldr	r3, [r3, #8]
 8013c7a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Endian swapping logic.  If NX_LITTLE_ENDIAN is specified, these macros will
       swap the endian of the UDP header.  */
    NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 8013c7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c7e:	681b      	ldr	r3, [r3, #0]
 8013c80:	ba1a      	rev	r2, r3
 8013c82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c84:	601a      	str	r2, [r3, #0]
    NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_1);
 8013c86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c88:	685b      	ldr	r3, [r3, #4]
 8013c8a:	ba1a      	rev	r2, r3
 8013c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c8e:	605a      	str	r2, [r3, #4]

#ifndef NX_DISABLE_RX_SIZE_CHECKING

    /* Check for valid packet length.  */
    if (packet_ptr -> nx_packet_length < (((udp_header_ptr -> nx_udp_header_word_1) >> NX_SHIFT_BY_16) & NX_LOWER_16_MASK))
 8013c90:	683b      	ldr	r3, [r7, #0]
 8013c92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013c94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013c96:	685b      	ldr	r3, [r3, #4]
 8013c98:	0c1b      	lsrs	r3, r3, #16
 8013c9a:	429a      	cmp	r2, r3
 8013c9c:	d20a      	bcs.n	8013cb4 <_nx_udp_packet_receive+0x74>
    {

#ifndef NX_DISABLE_UDP_INFO

        /* Increment the UDP invalid packet error.  */
        ip_ptr -> nx_ip_udp_invalid_packets++;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f8d3 359c 	ldr.w	r3, [r3, #1436]	@ 0x59c
 8013ca4:	1c5a      	adds	r2, r3, #1
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	f8c3 259c 	str.w	r2, [r3, #1436]	@ 0x59c
#endif

        /* Invalid packet length, just release it.  */
        _nx_packet_release(packet_ptr);
 8013cac:	6838      	ldr	r0, [r7, #0]
 8013cae:	f7fb fa7f 	bl	800f1b0 <_nx_packet_release>

        /* The function is complete, just return!  */
        return;
 8013cb2:	e1fc      	b.n	80140ae <_nx_udp_packet_receive+0x46e>
    /* Recompute the packet length in case TFC padding is present. */
    packet_ptr -> nx_packet_length = (((udp_header_ptr -> nx_udp_header_word_1) >> NX_SHIFT_BY_16) & NX_LOWER_16_MASK);
#endif /* NX_IPSEC_ENABLE */

    /* Pickup the destination UDP port.  */
    port =  (UINT)(udp_header_ptr -> nx_udp_header_word_0 & NX_LOWER_16_MASK);
 8013cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013cb6:	681b      	ldr	r3, [r3, #0]
 8013cb8:	b29b      	uxth	r3, r3
 8013cba:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Calculate the hash index in the UDP port array of the associated IP instance.  */
    index =  (UINT)((port + (port >> 8)) & NX_UDP_PORT_TABLE_MASK);
 8013cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013cbe:	0a1a      	lsrs	r2, r3, #8
 8013cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013cc2:	4413      	add	r3, r2
 8013cc4:	f003 031f 	and.w	r3, r3, #31
 8013cc8:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Determine if the caller is a thread. If so, we should use the protection mutex
       to avoid having the port list examined while we are traversing it. If this routine
       is called from an ISR nothing needs to be done since bind/unbind are not allowed
       from ISRs.  */
    if ((_tx_thread_current_ptr) && (TX_THREAD_GET_SYSTEM_STATE() == 0))
 8013cca:	4b9c      	ldr	r3, [pc, #624]	@ (8013f3c <_nx_udp_packet_receive+0x2fc>)
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d010      	beq.n	8013cf4 <_nx_udp_packet_receive+0xb4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013cd2:	f3ef 8305 	mrs	r3, IPSR
 8013cd6:	633b      	str	r3, [r7, #48]	@ 0x30
    return(ipsr_value);
 8013cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013cda:	4b99      	ldr	r3, [pc, #612]	@ (8013f40 <_nx_udp_packet_receive+0x300>)
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	4313      	orrs	r3, r2
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d107      	bne.n	8013cf4 <_nx_udp_packet_receive+0xb4>
    {

        /* Get mutex protection.  */
        tx_mutex_get(&(ip_ptr -> nx_ip_protection), NX_WAIT_FOREVER);
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8013cea:	f04f 31ff 	mov.w	r1, #4294967295
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f002 fc10 	bl	8016514 <_tx_mutex_get>
    }

    /* Search the bound sockets in this index for the particular port.  */
    socket_ptr =  ip_ptr -> nx_ip_udp_port_table[index];
 8013cf4:	687a      	ldr	r2, [r7, #4]
 8013cf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013cf8:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8013cfc:	009b      	lsls	r3, r3, #2
 8013cfe:	4413      	add	r3, r2
 8013d00:	685b      	ldr	r3, [r3, #4]
 8013d02:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Determine if there are any sockets bound on this port index.  */
    if (!socket_ptr)
 8013d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d15e      	bne.n	8013dc8 <_nx_udp_packet_receive+0x188>
    {

#ifndef NX_DISABLE_IPV4
#ifndef NX_DISABLE_ICMPV4_ERROR_MESSAGE
        /* If ICMPv4 is enabled, send Destination unreachable. */
        if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 8013d0a:	683b      	ldr	r3, [r7, #0]
 8013d0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d10:	2b04      	cmp	r3, #4
 8013d12:	d114      	bne.n	8013d3e <_nx_udp_packet_receive+0xfe>
            (ip_ptr -> nx_ip_icmpv4_packet_process))
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
        if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d00f      	beq.n	8013d3e <_nx_udp_packet_receive+0xfe>
        {

            /* Restore UDP header. */
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 8013d1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	ba1a      	rev	r2, r3
 8013d24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d26:	601a      	str	r2, [r3, #0]
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_1);
 8013d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d2a:	685b      	ldr	r3, [r3, #4]
 8013d2c:	ba1a      	rev	r2, r3
 8013d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d30:	605a      	str	r2, [r3, #4]

            /* Send out ICMP error message if dest is not multicast. */
            NX_ICMPV4_SEND_DEST_UNREACHABLE(ip_ptr, packet_ptr, NX_ICMP_PORT_UNREACH_CODE);
 8013d32:	2300      	movs	r3, #0
 8013d34:	4a83      	ldr	r2, [pc, #524]	@ (8013f44 <_nx_udp_packet_receive+0x304>)
 8013d36:	6839      	ldr	r1, [r7, #0]
 8013d38:	6878      	ldr	r0, [r7, #4]
 8013d3a:	f7f6 fbd7 	bl	800a4ec <_nx_icmpv4_send_error_message>
#endif /* !NX_DISABLE_IPV4  */

#ifdef FEATURE_NX_IPV6
#ifndef NX_DISABLE_ICMPV6_ERROR_MESSAGE
        /* If ICMPv6 is enabled, send Destination unreachable. */
        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d44:	2b06      	cmp	r3, #6
 8013d46:	d11a      	bne.n	8013d7e <_nx_udp_packet_receive+0x13e>
        {
        NX_IPV6_HEADER *ip_header;

            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            ip_header = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 8013d48:	683b      	ldr	r3, [r7, #0]
 8013d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d4c:	637b      	str	r3, [r7, #52]	@ 0x34

            if ((ip_header -> nx_ip_header_destination_ip[0] & (ULONG)0xFF000000) != (ULONG)0xFF000000)
 8013d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d50:	699b      	ldr	r3, [r3, #24]
 8013d52:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8013d56:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 8013d5a:	d010      	beq.n	8013d7e <_nx_udp_packet_receive+0x13e>
            {

                /* Restore UDP header. */
                NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 8013d5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	ba1a      	rev	r2, r3
 8013d62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d64:	601a      	str	r2, [r3, #0]
                NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_1);
 8013d66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d68:	685b      	ldr	r3, [r3, #4]
 8013d6a:	ba1a      	rev	r2, r3
 8013d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d6e:	605a      	str	r2, [r3, #4]

                /* Send out ICMP error message if dest is not multicast. */
                NX_ICMPV6_SEND_DEST_UNREACHABLE(ip_ptr, packet_ptr, NX_ICMPV6_DEST_UNREACHABLE_CODE);
 8013d70:	2300      	movs	r3, #0
 8013d72:	f04f 7282 	mov.w	r2, #17039360	@ 0x1040000
 8013d76:	6839      	ldr	r1, [r7, #0]
 8013d78:	6878      	ldr	r0, [r7, #4]
 8013d7a:	f7f6 fe6c 	bl	800aa56 <_nx_icmpv6_send_error_message>
#endif /* FEATURE_NX_IPV6 */

#ifndef NX_DISABLE_UDP_INFO

        /* Increment the no port for delivery count.  */
        ip_ptr -> nx_ip_udp_no_port_for_delivery++;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8013d84:	1c5a      	adds	r2, r3, #1
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0

        /* Increment the total UDP receive packets dropped count.  */
        ip_ptr -> nx_ip_udp_receive_packets_dropped++;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8013d92:	1c5a      	adds	r2, r3, #1
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4
#endif

        /* Determine if the caller is a thread. If so, release the mutex protection previously setup.  */
        if ((_tx_thread_current_ptr) && (TX_THREAD_GET_SYSTEM_STATE() == 0))
 8013d9a:	4b68      	ldr	r3, [pc, #416]	@ (8013f3c <_nx_udp_packet_receive+0x2fc>)
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d00e      	beq.n	8013dc0 <_nx_udp_packet_receive+0x180>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013da2:	f3ef 8305 	mrs	r3, IPSR
 8013da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8013da8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013daa:	4b65      	ldr	r3, [pc, #404]	@ (8013f40 <_nx_udp_packet_receive+0x300>)
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	4313      	orrs	r3, r2
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d105      	bne.n	8013dc0 <_nx_udp_packet_receive+0x180>
        {

            /* Release mutex protection.  */
            tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f002 fe22 	bl	8016a04 <_tx_mutex_put>
        }

        /* Release the packet.  */
        _nx_packet_release(packet_ptr);
 8013dc0:	6838      	ldr	r0, [r7, #0]
 8013dc2:	f7fb f9f5 	bl	800f1b0 <_nx_packet_release>

        /* Just return.  */
        return;
 8013dc6:	e172      	b.n	80140ae <_nx_udp_packet_receive+0x46e>
    /*  Loop to examine the list of bound ports on this index.  */
    do
    {

        /* Determine if the port has been found.  */
        if (socket_ptr -> nx_udp_socket_port == port)
 8013dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013dca:	689b      	ldr	r3, [r3, #8]
 8013dcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d119      	bne.n	8013e06 <_nx_udp_packet_receive+0x1c6>
            /* Yes, we have a match.  */

#ifndef NX_DISABLE_UDP_INFO

            /* Increment the total number of packets received for this socket.  */
            socket_ptr -> nx_udp_socket_packets_received++;
 8013dd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013dd4:	699b      	ldr	r3, [r3, #24]
 8013dd6:	1c5a      	adds	r2, r3, #1
 8013dd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013dda:	619a      	str	r2, [r3, #24]

            /* Increment the total UDP receive bytes.  */
            ip_ptr -> nx_ip_udp_bytes_received +=          packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_UDP_HEADER);
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	f8d3 2598 	ldr.w	r2, [r3, #1432]	@ 0x598
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013de6:	4413      	add	r3, r2
 8013de8:	f1a3 0208 	sub.w	r2, r3, #8
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
            socket_ptr -> nx_udp_socket_bytes_received +=  packet_ptr -> nx_packet_length - (ULONG)sizeof(NX_UDP_HEADER);
 8013df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013df4:	69da      	ldr	r2, [r3, #28]
 8013df6:	683b      	ldr	r3, [r7, #0]
 8013df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013dfa:	4413      	add	r3, r2
 8013dfc:	f1a3 0208 	sub.w	r2, r3, #8
 8013e00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e02:	61da      	str	r2, [r3, #28]

            /* If trace is enabled, insert this event into the trace buffer.  */
            NX_TRACE_IN_LINE_INSERT(NX_TRACE_INTERNAL_UDP_RECEIVE, ip_ptr, socket_ptr, packet_ptr, udp_header_ptr -> nx_udp_header_word_0, NX_TRACE_INTERNAL_EVENTS, 0, 0);

            /* Get out of the search loop.  */
            break;
 8013e04:	e00c      	b.n	8013e20 <_nx_udp_packet_receive+0x1e0>
        }
        else
        {

            /* Move to the next entry in the bound index.  */
            socket_ptr =  socket_ptr -> nx_udp_socket_bound_next;
 8013e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013e0a:	657b      	str	r3, [r7, #84]	@ 0x54
        }
    } while (socket_ptr != ip_ptr -> nx_ip_udp_port_table[index]);
 8013e0c:	687a      	ldr	r2, [r7, #4]
 8013e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013e10:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8013e14:	009b      	lsls	r3, r3, #2
 8013e16:	4413      	add	r3, r2
 8013e18:	685b      	ldr	r3, [r3, #4]
 8013e1a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013e1c:	429a      	cmp	r2, r3
 8013e1e:	d1d3      	bne.n	8013dc8 <_nx_udp_packet_receive+0x188>

    /* Determine if the caller is a thread. If so, release the mutex protection previously setup.  */
    if ((_tx_thread_current_ptr) && (TX_THREAD_GET_SYSTEM_STATE() == 0))
 8013e20:	4b46      	ldr	r3, [pc, #280]	@ (8013f3c <_nx_udp_packet_receive+0x2fc>)
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	d00e      	beq.n	8013e46 <_nx_udp_packet_receive+0x206>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013e28:	f3ef 8305 	mrs	r3, IPSR
 8013e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8013e2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013e30:	4b43      	ldr	r3, [pc, #268]	@ (8013f40 <_nx_udp_packet_receive+0x300>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	4313      	orrs	r3, r2
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	d105      	bne.n	8013e46 <_nx_udp_packet_receive+0x206>
    {

        /* Release mutex protection.  */
        tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8013e40:	4618      	mov	r0, r3
 8013e42:	f002 fddf 	bl	8016a04 <_tx_mutex_put>
    }

    /* Determine if a match was found.  */
    if (socket_ptr -> nx_udp_socket_port != port)
 8013e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013e48:	689b      	ldr	r3, [r3, #8]
 8013e4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013e4c:	429a      	cmp	r2, r3
 8013e4e:	d04b      	beq.n	8013ee8 <_nx_udp_packet_receive+0x2a8>
    {

#ifndef NX_DISABLE_UDP_INFO

        /* Increment the no port for delivery count.  */
        ip_ptr -> nx_ip_udp_no_port_for_delivery++;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8013e56:	1c5a      	adds	r2, r3, #1
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0

        /* Increment the total UDP receive packets dropped count.  */
        ip_ptr -> nx_ip_udp_receive_packets_dropped++;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8013e64:	1c5a      	adds	r2, r3, #1
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4
#endif

#if !defined(NX_DISABLE_IPV4) && !defined(NX_DISABLE_ICMPV4_ERROR_MESSAGE)
        /* If ICMPv4 is enabled, send Destination unreachable. */
        if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 8013e6c:	683b      	ldr	r3, [r7, #0]
 8013e6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013e72:	2b04      	cmp	r3, #4
 8013e74:	d114      	bne.n	8013ea0 <_nx_udp_packet_receive+0x260>
            (ip_ptr -> nx_ip_icmpv4_packet_process))
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
        if ((packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V4) &&
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d00f      	beq.n	8013ea0 <_nx_udp_packet_receive+0x260>
        {

            /* Restore UDP header. */
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 8013e80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	ba1a      	rev	r2, r3
 8013e86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e88:	601a      	str	r2, [r3, #0]
            NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_1);
 8013e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e8c:	685b      	ldr	r3, [r3, #4]
 8013e8e:	ba1a      	rev	r2, r3
 8013e90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013e92:	605a      	str	r2, [r3, #4]

            /* Send out ICMP error message if dest is not multicast. */
            NX_ICMPV4_SEND_DEST_UNREACHABLE(ip_ptr, packet_ptr, NX_ICMP_PORT_UNREACH_CODE);
 8013e94:	2300      	movs	r3, #0
 8013e96:	4a2b      	ldr	r2, [pc, #172]	@ (8013f44 <_nx_udp_packet_receive+0x304>)
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f7f6 fb26 	bl	800a4ec <_nx_icmpv4_send_error_message>
        }
#endif /* !NX_DISABLE_IPV4 && !NX_DISABLE_ICMPV4_ERROR_MESSAGE  */

#if defined(FEATURE_NX_IPV6) && !defined(NX_DISABLE_ICMPV6_ERROR_MESSAGE)
        /* If ICMPv6 is enabled, send Destination unreachable. */
        if (packet_ptr -> nx_packet_ip_version == NX_IP_VERSION_V6)
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013ea6:	2b06      	cmp	r3, #6
 8013ea8:	d11a      	bne.n	8013ee0 <_nx_udp_packet_receive+0x2a0>
        {

        NX_IPV6_HEADER *ip_header;

            /*lint -e{927} -e{826} suppress cast of pointer to pointer, since it is necessary  */
            ip_header = (NX_IPV6_HEADER *)packet_ptr -> nx_packet_ip_header;
 8013eaa:	683b      	ldr	r3, [r7, #0]
 8013eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013eae:	63bb      	str	r3, [r7, #56]	@ 0x38

            /* Send out ICMP error message if dest is not multicast. */
            if ((ip_header -> nx_ip_header_destination_ip[0] & (ULONG)0xFF000000) != (ULONG)0xFF000000)
 8013eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013eb2:	699b      	ldr	r3, [r3, #24]
 8013eb4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8013eb8:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 8013ebc:	d010      	beq.n	8013ee0 <_nx_udp_packet_receive+0x2a0>
            {

                /* Restore UDP header. */
                NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_0);
 8013ebe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	ba1a      	rev	r2, r3
 8013ec4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ec6:	601a      	str	r2, [r3, #0]
                NX_CHANGE_ULONG_ENDIAN(udp_header_ptr -> nx_udp_header_word_1);
 8013ec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013eca:	685b      	ldr	r3, [r3, #4]
 8013ecc:	ba1a      	rev	r2, r3
 8013ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ed0:	605a      	str	r2, [r3, #4]

                NX_ICMPV6_SEND_DEST_UNREACHABLE(ip_ptr, packet_ptr, NX_ICMPV6_DEST_UNREACHABLE_CODE);
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	f04f 7282 	mov.w	r2, #17039360	@ 0x1040000
 8013ed8:	6839      	ldr	r1, [r7, #0]
 8013eda:	6878      	ldr	r0, [r7, #4]
 8013edc:	f7f6 fdbb 	bl	800aa56 <_nx_icmpv6_send_error_message>
            }
        }
#endif /* FEATURE_NX_IPV6 && !NX_DISABLE_ICMPV6_ERROR_MESSAGE  */

        /* No socket structure bound to this port, just release the packet.  */
        _nx_packet_release(packet_ptr);
 8013ee0:	6838      	ldr	r0, [r7, #0]
 8013ee2:	f7fb f965 	bl	800f1b0 <_nx_packet_release>
        return;
 8013ee6:	e0e2      	b.n	80140ae <_nx_udp_packet_receive+0x46e>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8013ee8:	f3ef 8310 	mrs	r3, PRIMASK
 8013eec:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8013eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8013ef0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8013ef2:	b672      	cpsid	i
    return(int_posture);
 8013ef4:	6a3b      	ldr	r3, [r7, #32]
    }

    /* Disable interrupts.  */
    TX_DISABLE
 8013ef6:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Determine if the socket is still valid.  */
    if (socket_ptr -> nx_udp_socket_id != NX_UDP_ID)
 8013ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	4a12      	ldr	r2, [pc, #72]	@ (8013f48 <_nx_udp_packet_receive+0x308>)
 8013efe:	4293      	cmp	r3, r2
 8013f00:	d024      	beq.n	8013f4c <_nx_udp_packet_receive+0x30c>
    {

#ifndef NX_DISABLE_UDP_INFO

        /* Increment the no port for delivery count.  */
        ip_ptr -> nx_ip_udp_no_port_for_delivery++;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8013f08:	1c5a      	adds	r2, r3, #1
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0

        /* Increment the total UDP receive packets dropped count.  */
        ip_ptr -> nx_ip_udp_receive_packets_dropped++;
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8013f16:	1c5a      	adds	r2, r3, #1
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4

        /* Increment the total UDP receive packets dropped count for this socket.  */
        socket_ptr -> nx_udp_socket_packets_dropped++;
 8013f1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f22:	1c5a      	adds	r2, r3, #1
 8013f24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f26:	625a      	str	r2, [r3, #36]	@ 0x24
 8013f28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f2a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013f2c:	69fb      	ldr	r3, [r7, #28]
 8013f2e:	f383 8810 	msr	PRIMASK, r3
}
 8013f32:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Release the packet.  */
        _nx_packet_release(packet_ptr);
 8013f34:	6838      	ldr	r0, [r7, #0]
 8013f36:	f7fb f93b 	bl	800f1b0 <_nx_packet_release>

        /* Return to caller.  */
        return;
 8013f3a:	e0b8      	b.n	80140ae <_nx_udp_packet_receive+0x46e>
 8013f3c:	240008a0 	.word	0x240008a0
 8013f40:	2400008c 	.word	0x2400008c
 8013f44:	03030000 	.word	0x03030000
 8013f48:	55445020 	.word	0x55445020
    }

    /* Pickup the receive notify function.  */
    receive_callback =  socket_ptr -> nx_udp_receive_callback;
 8013f4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f50:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if we need to update the UDP port head pointer.  This should
       only be done if the found socket pointer is not the head pointer and
       the mutex for this IP instance is available.  */
    if ((socket_ptr != ip_ptr -> nx_ip_udp_port_table[index]) && (!ip_ptr -> nx_ip_protection.tx_mutex_ownership_count))
 8013f52:	687a      	ldr	r2, [r7, #4]
 8013f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f56:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8013f5a:	009b      	lsls	r3, r3, #2
 8013f5c:	4413      	add	r3, r2
 8013f5e:	685b      	ldr	r3, [r3, #4]
 8013f60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f62:	429a      	cmp	r2, r3
 8013f64:	d00c      	beq.n	8013f80 <_nx_udp_packet_receive+0x340>
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	f8d3 3648 	ldr.w	r3, [r3, #1608]	@ 0x648
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d107      	bne.n	8013f80 <_nx_udp_packet_receive+0x340>
    {

        /* Move the port head pointer to this socket.  */
        ip_ptr -> nx_ip_udp_port_table[index] =  socket_ptr;
 8013f70:	687a      	ldr	r2, [r7, #4]
 8013f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f74:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8013f78:	009b      	lsls	r3, r3, #2
 8013f7a:	4413      	add	r3, r2
 8013f7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013f7e:	605a      	str	r2, [r3, #4]
    }

    /* Determine if there is thread waiting for a packet from this port.  */
    thread_ptr =  socket_ptr -> nx_udp_socket_receive_suspension_list;
 8013f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (thread_ptr)
 8013f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d035      	beq.n	8013ff8 <_nx_udp_packet_receive+0x3b8>
    {

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8013f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d103      	bne.n	8013f9e <_nx_udp_packet_receive+0x35e>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            socket_ptr -> nx_udp_socket_receive_suspension_list =  NX_NULL;
 8013f96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013f98:	2200      	movs	r2, #0
 8013f9a:	659a      	str	r2, [r3, #88]	@ 0x58
 8013f9c:	e00d      	b.n	8013fba <_nx_udp_packet_receive+0x37a>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            socket_ptr -> nx_udp_socket_receive_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8013f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fa0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8013fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013fa4:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Update the links of the adjacent threads.  */
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous;
 8013faa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013fac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_next) -> tx_thread_suspended_previous =
 8013fae:	675a      	str	r2, [r3, #116]	@ 0x74
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8013fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
                thread_ptr -> tx_thread_suspended_next;
 8013fb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013fb6:	6f12      	ldr	r2, [r2, #112]	@ 0x70
            (thread_ptr -> tx_thread_suspended_previous) -> tx_thread_suspended_next =
 8013fb8:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        socket_ptr -> nx_udp_socket_receive_suspended_count--;
 8013fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013fbe:	1e5a      	subs	r2, r3, #1
 8013fc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013fc2:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8013fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fc6:	2200      	movs	r2, #0
 8013fc8:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8013fca:	4b3a      	ldr	r3, [pc, #232]	@ (80140b4 <_nx_udp_packet_receive+0x474>)
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	3301      	adds	r3, #1
 8013fd0:	4a38      	ldr	r2, [pc, #224]	@ (80140b4 <_nx_udp_packet_receive+0x474>)
 8013fd2:	6013      	str	r3, [r2, #0]

        /* Return this block pointer to the suspended thread waiting for
           a block.  */
        *((NX_PACKET **)thread_ptr -> tx_thread_additional_suspend_info) =  packet_ptr;
 8013fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013fd8:	683a      	ldr	r2, [r7, #0]
 8013fda:	601a      	str	r2, [r3, #0]
 8013fdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013fde:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8013fe0:	69bb      	ldr	r3, [r7, #24]
 8013fe2:	f383 8810 	msr	PRIMASK, r3
}
 8013fe6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  NX_SUCCESS;
 8013fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013fea:	2200      	movs	r2, #0
 8013fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8013ff0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013ff2:	f003 f9f7 	bl	80173e4 <_tx_thread_system_resume>
 8013ff6:	e054      	b.n	80140a2 <_nx_udp_packet_receive+0x462>
            return;
        }
#endif /* NX_ENABLE_LOW_WATERMARK */

        /* Place the packet at the end of the socket's receive queue.  */
        if (socket_ptr -> nx_udp_socket_receive_head)
 8013ff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d03c      	beq.n	801407a <_nx_udp_packet_receive+0x43a>
        {

            /* Add the new packet to a nonempty list.  */
            (socket_ptr -> nx_udp_socket_receive_tail) -> nx_packet_queue_next =  packet_ptr;
 8014000:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014004:	683a      	ldr	r2, [r7, #0]
 8014006:	61da      	str	r2, [r3, #28]
            socket_ptr -> nx_udp_socket_receive_tail =  packet_ptr;
 8014008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801400a:	683a      	ldr	r2, [r7, #0]
 801400c:	649a      	str	r2, [r3, #72]	@ 0x48
            packet_ptr -> nx_packet_queue_next =        NX_NULL;
 801400e:	683b      	ldr	r3, [r7, #0]
 8014010:	2200      	movs	r2, #0
 8014012:	61da      	str	r2, [r3, #28]

            /* Increment the number of packets queued.  */
            socket_ptr -> nx_udp_socket_receive_count++;
 8014014:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014018:	1c5a      	adds	r2, r3, #1
 801401a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801401c:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Determine if the maximum queue depth has been reached.  */
            if (socket_ptr -> nx_udp_socket_receive_count >
 801401e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014020:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                socket_ptr -> nx_udp_socket_queue_maximum)
 8014022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
            if (socket_ptr -> nx_udp_socket_receive_count >
 8014026:	429a      	cmp	r2, r3
 8014028:	d921      	bls.n	801406e <_nx_udp_packet_receive+0x42e>
            {

                /* We have exceeded the queue depth, so remove the first item
                   in the queue (which is the oldest).  */
                packet_ptr =  socket_ptr -> nx_udp_socket_receive_head;
 801402a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801402e:	603b      	str	r3, [r7, #0]
                socket_ptr -> nx_udp_socket_receive_head =  packet_ptr -> nx_packet_queue_next;
 8014030:	683b      	ldr	r3, [r7, #0]
 8014032:	69da      	ldr	r2, [r3, #28]
 8014034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014036:	645a      	str	r2, [r3, #68]	@ 0x44

                /* Decrement the number of packets queued.  */
                socket_ptr -> nx_udp_socket_receive_count--;
 8014038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801403c:	1e5a      	subs	r2, r3, #1
 801403e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014040:	63da      	str	r2, [r3, #60]	@ 0x3c

#ifndef NX_DISABLE_UDP_INFO

                /* Increment the total UDP receive packets dropped count.  */
                ip_ptr -> nx_ip_udp_receive_packets_dropped++;
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8014048:	1c5a      	adds	r2, r3, #1
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4

                /* Increment the total UDP receive packets dropped count for this socket.  */
                socket_ptr -> nx_udp_socket_packets_dropped++;
 8014050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014054:	1c5a      	adds	r2, r3, #1
 8014056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014058:	625a      	str	r2, [r3, #36]	@ 0x24
 801405a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801405c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801405e:	697b      	ldr	r3, [r7, #20]
 8014060:	f383 8810 	msr	PRIMASK, r3
}
 8014064:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Release the packet.  */
                _nx_packet_release(packet_ptr);
 8014066:	6838      	ldr	r0, [r7, #0]
 8014068:	f7fb f8a2 	bl	800f1b0 <_nx_packet_release>
 801406c:	e019      	b.n	80140a2 <_nx_udp_packet_receive+0x462>
 801406e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014070:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8014072:	693b      	ldr	r3, [r7, #16]
 8014074:	f383 8810 	msr	PRIMASK, r3
}
 8014078:	e013      	b.n	80140a2 <_nx_udp_packet_receive+0x462>
        }
        else
        {

            /* Add the new packet to an empty list.  */
            socket_ptr -> nx_udp_socket_receive_head =  packet_ptr;
 801407a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801407c:	683a      	ldr	r2, [r7, #0]
 801407e:	645a      	str	r2, [r3, #68]	@ 0x44
            socket_ptr -> nx_udp_socket_receive_tail =  packet_ptr;
 8014080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014082:	683a      	ldr	r2, [r7, #0]
 8014084:	649a      	str	r2, [r3, #72]	@ 0x48
            packet_ptr -> nx_packet_queue_next =        NX_NULL;
 8014086:	683b      	ldr	r3, [r7, #0]
 8014088:	2200      	movs	r2, #0
 801408a:	61da      	str	r2, [r3, #28]

            /* Increment the number of packets queued.  */
            socket_ptr -> nx_udp_socket_receive_count++;
 801408c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801408e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014090:	1c5a      	adds	r2, r3, #1
 8014092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014094:	63da      	str	r2, [r3, #60]	@ 0x3c
 8014096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014098:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	f383 8810 	msr	PRIMASK, r3
}
 80140a0:	bf00      	nop
        /* Add debug information. */
        NX_PACKET_DEBUG(NX_PACKET_UDP_RECEIVE_QUEUE, __LINE__, packet_ptr);
    }

    /* Determine if there is a socket receive notification function specified.  */
    if (receive_callback)
 80140a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d002      	beq.n	80140ae <_nx_udp_packet_receive+0x46e>
    {

        /* Yes, notification is requested.  Call the application's receive notification
           function for this socket.  */
        (receive_callback)(socket_ptr);
 80140a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80140aa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80140ac:	4798      	blx	r3
    }
}
 80140ae:	3758      	adds	r7, #88	@ 0x58
 80140b0:	46bd      	mov	sp, r7
 80140b2:	bd80      	pop	{r7, pc}
 80140b4:	24000938 	.word	0x24000938

080140b8 <_nxd_ipv6_find_max_prefix_length>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nxd_ipv6_find_max_prefix_length(ULONG *addr1, ULONG *addr2, UINT max_length)
{
 80140b8:	b480      	push	{r7}
 80140ba:	b08b      	sub	sp, #44	@ 0x2c
 80140bc:	af00      	add	r7, sp, #0
 80140be:	60f8      	str	r0, [r7, #12]
 80140c0:	60b9      	str	r1, [r7, #8]
 80140c2:	607a      	str	r2, [r7, #4]
UINT length = 0;
 80140c4:	2300      	movs	r3, #0
 80140c6:	627b      	str	r3, [r7, #36]	@ 0x24
UINT i, j, bit, time;

    for (i = 0; i < 4; i++)
 80140c8:	2300      	movs	r3, #0
 80140ca:	623b      	str	r3, [r7, #32]
 80140cc:	e054      	b.n	8014178 <_nxd_ipv6_find_max_prefix_length+0xc0>
    {
        if (addr1[i] == addr2[i])
 80140ce:	6a3b      	ldr	r3, [r7, #32]
 80140d0:	009b      	lsls	r3, r3, #2
 80140d2:	68fa      	ldr	r2, [r7, #12]
 80140d4:	4413      	add	r3, r2
 80140d6:	681a      	ldr	r2, [r3, #0]
 80140d8:	6a3b      	ldr	r3, [r7, #32]
 80140da:	009b      	lsls	r3, r3, #2
 80140dc:	68b9      	ldr	r1, [r7, #8]
 80140de:	440b      	add	r3, r1
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	429a      	cmp	r2, r3
 80140e4:	d103      	bne.n	80140ee <_nxd_ipv6_find_max_prefix_length+0x36>
        {
            length += 32;
 80140e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140e8:	3320      	adds	r3, #32
 80140ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80140ec:	e041      	b.n	8014172 <_nxd_ipv6_find_max_prefix_length+0xba>
        }
        /* Length shall not exceed max_length. Stop compare. */
        else if (length + 31 < max_length)
 80140ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140f0:	331f      	adds	r3, #31
 80140f2:	687a      	ldr	r2, [r7, #4]
 80140f4:	429a      	cmp	r2, r3
 80140f6:	d843      	bhi.n	8014180 <_nxd_ipv6_find_max_prefix_length+0xc8>
        {
            break;
        }
        else
        {
            bit = 16;
 80140f8:	2310      	movs	r3, #16
 80140fa:	61bb      	str	r3, [r7, #24]
            time = 16;
 80140fc:	2310      	movs	r3, #16
 80140fe:	617b      	str	r3, [r7, #20]
            for (j = 0; j < 5; j++)
 8014100:	2300      	movs	r3, #0
 8014102:	61fb      	str	r3, [r7, #28]
 8014104:	e031      	b.n	801416a <_nxd_ipv6_find_max_prefix_length+0xb2>
            {
                time = time / 2;
 8014106:	697b      	ldr	r3, [r7, #20]
 8014108:	085b      	lsrs	r3, r3, #1
 801410a:	617b      	str	r3, [r7, #20]
                if (addr1[i] >> bit == addr2[i] >> bit)
 801410c:	6a3b      	ldr	r3, [r7, #32]
 801410e:	009b      	lsls	r3, r3, #2
 8014110:	68fa      	ldr	r2, [r7, #12]
 8014112:	4413      	add	r3, r2
 8014114:	681a      	ldr	r2, [r3, #0]
 8014116:	69bb      	ldr	r3, [r7, #24]
 8014118:	40da      	lsrs	r2, r3
 801411a:	6a3b      	ldr	r3, [r7, #32]
 801411c:	009b      	lsls	r3, r3, #2
 801411e:	68b9      	ldr	r1, [r7, #8]
 8014120:	440b      	add	r3, r1
 8014122:	6819      	ldr	r1, [r3, #0]
 8014124:	69bb      	ldr	r3, [r7, #24]
 8014126:	fa21 f303 	lsr.w	r3, r1, r3
 801412a:	429a      	cmp	r2, r3
 801412c:	d10c      	bne.n	8014148 <_nxd_ipv6_find_max_prefix_length+0x90>
                {
                    bit -= time;
 801412e:	69ba      	ldr	r2, [r7, #24]
 8014130:	697b      	ldr	r3, [r7, #20]
 8014132:	1ad3      	subs	r3, r2, r3
 8014134:	61bb      	str	r3, [r7, #24]
                    if (time == 0)
 8014136:	697b      	ldr	r3, [r7, #20]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d113      	bne.n	8014164 <_nxd_ipv6_find_max_prefix_length+0xac>
                    {
                        length += (32 - bit);
 801413c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801413e:	69bb      	ldr	r3, [r7, #24]
 8014140:	1ad3      	subs	r3, r2, r3
 8014142:	3320      	adds	r3, #32
 8014144:	627b      	str	r3, [r7, #36]	@ 0x24
 8014146:	e00d      	b.n	8014164 <_nxd_ipv6_find_max_prefix_length+0xac>
                    }
                }
                else if (j == 4)
 8014148:	69fb      	ldr	r3, [r7, #28]
 801414a:	2b04      	cmp	r3, #4
 801414c:	d106      	bne.n	801415c <_nxd_ipv6_find_max_prefix_length+0xa4>
                {
                    length += (31 - bit);
 801414e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014150:	69bb      	ldr	r3, [r7, #24]
 8014152:	1ad3      	subs	r3, r2, r3
 8014154:	331f      	adds	r3, #31
 8014156:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 8014158:	bf00      	nop
                else
                {
                    bit += time;
                }
            }
            break;
 801415a:	e012      	b.n	8014182 <_nxd_ipv6_find_max_prefix_length+0xca>
                    bit += time;
 801415c:	69ba      	ldr	r2, [r7, #24]
 801415e:	697b      	ldr	r3, [r7, #20]
 8014160:	4413      	add	r3, r2
 8014162:	61bb      	str	r3, [r7, #24]
            for (j = 0; j < 5; j++)
 8014164:	69fb      	ldr	r3, [r7, #28]
 8014166:	3301      	adds	r3, #1
 8014168:	61fb      	str	r3, [r7, #28]
 801416a:	69fb      	ldr	r3, [r7, #28]
 801416c:	2b04      	cmp	r3, #4
 801416e:	d9ca      	bls.n	8014106 <_nxd_ipv6_find_max_prefix_length+0x4e>
            break;
 8014170:	e007      	b.n	8014182 <_nxd_ipv6_find_max_prefix_length+0xca>
    for (i = 0; i < 4; i++)
 8014172:	6a3b      	ldr	r3, [r7, #32]
 8014174:	3301      	adds	r3, #1
 8014176:	623b      	str	r3, [r7, #32]
 8014178:	6a3b      	ldr	r3, [r7, #32]
 801417a:	2b03      	cmp	r3, #3
 801417c:	d9a7      	bls.n	80140ce <_nxd_ipv6_find_max_prefix_length+0x16>
 801417e:	e000      	b.n	8014182 <_nxd_ipv6_find_max_prefix_length+0xca>
            break;
 8014180:	bf00      	nop
        }
    }


    return(length);
 8014182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014184:	4618      	mov	r0, r3
 8014186:	372c      	adds	r7, #44	@ 0x2c
 8014188:	46bd      	mov	sp, r7
 801418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801418e:	4770      	bx	lr

08014190 <_nxd_ipv6_interface_find>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT _nxd_ipv6_interface_find(NX_IP *ip_ptr, ULONG *dest_address,
                              NXD_IPV6_ADDRESS **ipv6_addr, NX_INTERFACE *if_ptr)
{
 8014190:	b580      	push	{r7, lr}
 8014192:	b08a      	sub	sp, #40	@ 0x28
 8014194:	af00      	add	r7, sp, #0
 8014196:	60f8      	str	r0, [r7, #12]
 8014198:	60b9      	str	r1, [r7, #8]
 801419a:	607a      	str	r2, [r7, #4]
 801419c:	603b      	str	r3, [r7, #0]
UINT                          i;
NXD_IPV6_ADDRESS             *ipv6_address;
NX_IPV6_DEFAULT_ROUTER_ENTRY *rt_entry;
UINT                          start_index;
UINT                          end_index;
ULONG                         address_type = IPv6_Address_Type(dest_address);
 801419e:	68b8      	ldr	r0, [r7, #8]
 80141a0:	f7fa f9ac 	bl	800e4fc <IPv6_Address_Type>
 80141a4:	6178      	str	r0, [r7, #20]

    /* ipv6_addr must not be NULL. */
    NX_ASSERT(ipv6_addr != NX_NULL);
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d104      	bne.n	80141b6 <_nxd_ipv6_interface_find+0x26>
 80141ac:	f04f 30ff 	mov.w	r0, #4294967295
 80141b0:	f003 f85e 	bl	8017270 <_tx_thread_sleep>
 80141b4:	e7fa      	b.n	80141ac <_nxd_ipv6_interface_find+0x1c>
        }
    }
#endif /* NX_ENABLE_IPV6_MULTICAST  */

    /* Loop through addresses. */
    if (address_type & IPV6_ADDRESS_UNICAST)
 80141b6:	697b      	ldr	r3, [r7, #20]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	da25      	bge.n	8014208 <_nxd_ipv6_interface_find+0x78>
    {

        /* Unicast address. Is the destination one of local address? */
        for (i = 0; i < NX_MAX_IPV6_ADDRESSES; i++)
 80141bc:	2300      	movs	r3, #0
 80141be:	627b      	str	r3, [r7, #36]	@ 0x24
 80141c0:	e01f      	b.n	8014202 <_nxd_ipv6_interface_find+0x72>
        {

            /* Compare the address. */
            if ((ip_ptr -> nx_ipv6_address[i].nxd_ipv6_address_valid) &&
 80141c2:	68fa      	ldr	r2, [r7, #12]
 80141c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c6:	015b      	lsls	r3, r3, #5
 80141c8:	4413      	add	r3, r2
 80141ca:	3310      	adds	r3, #16
 80141cc:	781b      	ldrb	r3, [r3, #0]
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d014      	beq.n	80141fc <_nxd_ipv6_interface_find+0x6c>
                (CHECK_IPV6_ADDRESSES_SAME(ip_ptr -> nx_ipv6_address[i].nxd_ipv6_address, dest_address)))
 80141d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141d4:	015b      	lsls	r3, r3, #5
 80141d6:	3318      	adds	r3, #24
 80141d8:	68fa      	ldr	r2, [r7, #12]
 80141da:	4413      	add	r3, r2
 80141dc:	68b9      	ldr	r1, [r7, #8]
 80141de:	4618      	mov	r0, r3
 80141e0:	f7fa f8e9 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 80141e4:	4603      	mov	r3, r0
            if ((ip_ptr -> nx_ipv6_address[i].nxd_ipv6_address_valid) &&
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d008      	beq.n	80141fc <_nxd_ipv6_interface_find+0x6c>
            {

                /* Found a proper address. */
                *ipv6_addr = &(ip_ptr -> nx_ipv6_address[i]);
 80141ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141ec:	015b      	lsls	r3, r3, #5
 80141ee:	3310      	adds	r3, #16
 80141f0:	68fa      	ldr	r2, [r7, #12]
 80141f2:	441a      	add	r2, r3
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	601a      	str	r2, [r3, #0]
                return(NX_SUCCESS);
 80141f8:	2300      	movs	r3, #0
 80141fa:	e0f5      	b.n	80143e8 <_nxd_ipv6_interface_find+0x258>
        for (i = 0; i < NX_MAX_IPV6_ADDRESSES; i++)
 80141fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141fe:	3301      	adds	r3, #1
 8014200:	627b      	str	r3, [r7, #36]	@ 0x24
 8014202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014204:	2b02      	cmp	r3, #2
 8014206:	d9dc      	bls.n	80141c2 <_nxd_ipv6_interface_find+0x32>
            }
        }
    }

    if (if_ptr)
 8014208:	683b      	ldr	r3, [r7, #0]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d007      	beq.n	801421e <_nxd_ipv6_interface_find+0x8e>
    {

        /* Search addresses from specified interface only. */
        start_index = if_ptr -> nx_interface_index;
 801420e:	683b      	ldr	r3, [r7, #0]
 8014210:	79db      	ldrb	r3, [r3, #7]
 8014212:	61fb      	str	r3, [r7, #28]
        end_index = (UINT)(if_ptr -> nx_interface_index + 1);
 8014214:	683b      	ldr	r3, [r7, #0]
 8014216:	79db      	ldrb	r3, [r3, #7]
 8014218:	3301      	adds	r3, #1
 801421a:	61bb      	str	r3, [r7, #24]
 801421c:	e003      	b.n	8014226 <_nxd_ipv6_interface_find+0x96>
    }
    else
    {

        /* Search addressed from all interfaces. */
        start_index = 0;
 801421e:	2300      	movs	r3, #0
 8014220:	61fb      	str	r3, [r7, #28]
        end_index = NX_MAX_PHYSICAL_INTERFACES;
 8014222:	2301      	movs	r3, #1
 8014224:	61bb      	str	r3, [r7, #24]
    }

    /* Loop through interfaces. */
    for (i = start_index; i < end_index; i++)
 8014226:	69fb      	ldr	r3, [r7, #28]
 8014228:	627b      	str	r3, [r7, #36]	@ 0x24
 801422a:	e070      	b.n	801430e <_nxd_ipv6_interface_find+0x17e>
    {

        /* Skip interface which is down. */
        if (ip_ptr -> nx_ip_interface[i].nx_interface_link_up == NX_FALSE)
 801422c:	68fa      	ldr	r2, [r7, #12]
 801422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014230:	214c      	movs	r1, #76	@ 0x4c
 8014232:	fb01 f303 	mul.w	r3, r1, r3
 8014236:	4413      	add	r3, r2
 8014238:	f603 433a 	addw	r3, r3, #3130	@ 0xc3a
 801423c:	781b      	ldrb	r3, [r3, #0]
 801423e:	2b00      	cmp	r3, #0
 8014240:	d061      	beq.n	8014306 <_nxd_ipv6_interface_find+0x176>
        {
            continue;
        }

        /* Point to the first address unit in the interface. */
        for (ipv6_address = ip_ptr -> nx_ip_interface[i].nxd_interface_ipv6_address_list_head;
 8014242:	68fa      	ldr	r2, [r7, #12]
 8014244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014246:	214c      	movs	r1, #76	@ 0x4c
 8014248:	fb01 f303 	mul.w	r3, r1, r3
 801424c:	4413      	add	r3, r2
 801424e:	f603 4354 	addw	r3, r3, #3156	@ 0xc54
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	623b      	str	r3, [r7, #32]
 8014256:	e047      	b.n	80142e8 <_nxd_ipv6_interface_find+0x158>
             ipv6_address;
             ipv6_address = ipv6_address -> nxd_ipv6_address_next)
        {

            /* Skip address that is not valid. */
            if (ipv6_address -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_VALID)
 8014258:	6a3b      	ldr	r3, [r7, #32]
 801425a:	789b      	ldrb	r3, [r3, #2]
 801425c:	2b04      	cmp	r3, #4
 801425e:	d13f      	bne.n	80142e0 <_nxd_ipv6_interface_find+0x150>
            {
                continue;
            }

            if (address_type & IPV6_ADDRESS_LINKLOCAL)
 8014260:	697b      	ldr	r3, [r7, #20]
 8014262:	f003 0301 	and.w	r3, r3, #1
 8014266:	2b00      	cmp	r3, #0
 8014268:	d00a      	beq.n	8014280 <_nxd_ipv6_interface_find+0xf0>
            {

                /* Destination address is link local. */
                if (IPv6_Address_Type(ipv6_address -> nxd_ipv6_address) & IPV6_ADDRESS_LINKLOCAL)
 801426a:	6a3b      	ldr	r3, [r7, #32]
 801426c:	3308      	adds	r3, #8
 801426e:	4618      	mov	r0, r3
 8014270:	f7fa f944 	bl	800e4fc <IPv6_Address_Type>
 8014274:	4603      	mov	r3, r0
 8014276:	f003 0301 	and.w	r3, r3, #1
 801427a:	2b00      	cmp	r3, #0
 801427c:	d031      	beq.n	80142e2 <_nxd_ipv6_interface_find+0x152>
                {

                    /* Found link local address as source. */
                    break;
 801427e:	e03a      	b.n	80142f6 <_nxd_ipv6_interface_find+0x166>
                }
            }
            else if (_nxd_ipv6_find_max_prefix_length(dest_address, ipv6_address -> nxd_ipv6_address,
 8014280:	6a3b      	ldr	r3, [r7, #32]
 8014282:	f103 0108 	add.w	r1, r3, #8
                                                      ipv6_address -> nxd_ipv6_address_prefix_length) >=
 8014286:	6a3b      	ldr	r3, [r7, #32]
 8014288:	78db      	ldrb	r3, [r3, #3]
            else if (_nxd_ipv6_find_max_prefix_length(dest_address, ipv6_address -> nxd_ipv6_address,
 801428a:	461a      	mov	r2, r3
 801428c:	68b8      	ldr	r0, [r7, #8]
 801428e:	f7ff ff13 	bl	80140b8 <_nxd_ipv6_find_max_prefix_length>
 8014292:	4602      	mov	r2, r0
                     ipv6_address -> nxd_ipv6_address_prefix_length)
 8014294:	6a3b      	ldr	r3, [r7, #32]
 8014296:	78db      	ldrb	r3, [r3, #3]
            else if (_nxd_ipv6_find_max_prefix_length(dest_address, ipv6_address -> nxd_ipv6_address,
 8014298:	429a      	cmp	r2, r3
 801429a:	d229      	bcs.n	80142f0 <_nxd_ipv6_interface_find+0x160>

                /* Found a proper outgoing address. */
                break;
            }
            /* Check for a multicast destination address.*/
            else if (address_type & IPV6_ADDRESS_MULTICAST)
 801429c:	697b      	ldr	r3, [r7, #20]
 801429e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d01d      	beq.n	80142e2 <_nxd_ipv6_interface_find+0x152>
                /* This indicates a global IP multicast. */
                /* So we need to make a best guess at the
                   address index of the host global address. */

                /* Determine(LLA vs Global IP address type from the higher order bytes. */
                if ((dest_address[0] & 0x000F0000) == 0x00020000)
 80142a6:	68bb      	ldr	r3, [r7, #8]
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80142ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80142b2:	d10a      	bne.n	80142ca <_nxd_ipv6_interface_find+0x13a>
                {

                    /* Check for a link local IP address. */
                    if (IPv6_Address_Type(ipv6_address -> nxd_ipv6_address) & IPV6_ADDRESS_LINKLOCAL)
 80142b4:	6a3b      	ldr	r3, [r7, #32]
 80142b6:	3308      	adds	r3, #8
 80142b8:	4618      	mov	r0, r3
 80142ba:	f7fa f91f 	bl	800e4fc <IPv6_Address_Type>
 80142be:	4603      	mov	r3, r0
 80142c0:	f003 0301 	and.w	r3, r3, #1
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d00c      	beq.n	80142e2 <_nxd_ipv6_interface_find+0x152>
                    {

                        /* This will do! */
                        break;
 80142c8:	e015      	b.n	80142f6 <_nxd_ipv6_interface_find+0x166>
                    }
                }
                /* Check for a global IP address. */
                else if (IPv6_Address_Type(ipv6_address -> nxd_ipv6_address) & IPV6_ADDRESS_GLOBAL)
 80142ca:	6a3b      	ldr	r3, [r7, #32]
 80142cc:	3308      	adds	r3, #8
 80142ce:	4618      	mov	r0, r3
 80142d0:	f7fa f914 	bl	800e4fc <IPv6_Address_Type>
 80142d4:	4603      	mov	r3, r0
 80142d6:	f003 0304 	and.w	r3, r3, #4
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d10a      	bne.n	80142f4 <_nxd_ipv6_interface_find+0x164>
 80142de:	e000      	b.n	80142e2 <_nxd_ipv6_interface_find+0x152>
                continue;
 80142e0:	bf00      	nop
             ipv6_address = ipv6_address -> nxd_ipv6_address_next)
 80142e2:	6a3b      	ldr	r3, [r7, #32]
 80142e4:	699b      	ldr	r3, [r3, #24]
 80142e6:	623b      	str	r3, [r7, #32]
             ipv6_address;
 80142e8:	6a3b      	ldr	r3, [r7, #32]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d1b4      	bne.n	8014258 <_nxd_ipv6_interface_find+0xc8>
 80142ee:	e002      	b.n	80142f6 <_nxd_ipv6_interface_find+0x166>
                break;
 80142f0:	bf00      	nop
 80142f2:	e000      	b.n	80142f6 <_nxd_ipv6_interface_find+0x166>
                {

                    /* This will do! */
                    break;
 80142f4:	bf00      	nop
                }
            }
        }

        if (ipv6_address)
 80142f6:	6a3b      	ldr	r3, [r7, #32]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d005      	beq.n	8014308 <_nxd_ipv6_interface_find+0x178>
        {

            /* Found a proper address. */
            *ipv6_addr = ipv6_address;
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	6a3a      	ldr	r2, [r7, #32]
 8014300:	601a      	str	r2, [r3, #0]
            return(NX_SUCCESS);
 8014302:	2300      	movs	r3, #0
 8014304:	e070      	b.n	80143e8 <_nxd_ipv6_interface_find+0x258>
            continue;
 8014306:	bf00      	nop
    for (i = start_index; i < end_index; i++)
 8014308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801430a:	3301      	adds	r3, #1
 801430c:	627b      	str	r3, [r7, #36]	@ 0x24
 801430e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014310:	69bb      	ldr	r3, [r7, #24]
 8014312:	429a      	cmp	r2, r3
 8014314:	d38a      	bcc.n	801422c <_nxd_ipv6_interface_find+0x9c>
        }
    }

#ifndef NX_DISABLE_LOOPBACK_INTERFACE
    /* Get ipv6 address in the loop back interface. */
    ipv6_address = ip_ptr -> nx_ip_interface[NX_LOOPBACK_INTERFACE].nxd_interface_ipv6_address_list_head;
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	f8d3 3ca0 	ldr.w	r3, [r3, #3232]	@ 0xca0
 801431c:	623b      	str	r3, [r7, #32]
    if (ipv6_address)
 801431e:	6a3b      	ldr	r3, [r7, #32]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d00d      	beq.n	8014340 <_nxd_ipv6_interface_find+0x1b0>
    {

        /* Check whether the destination is loop back address. */
        if (CHECK_IPV6_ADDRESSES_SAME(ipv6_address -> nxd_ipv6_address, dest_address))
 8014324:	6a3b      	ldr	r3, [r7, #32]
 8014326:	3308      	adds	r3, #8
 8014328:	68b9      	ldr	r1, [r7, #8]
 801432a:	4618      	mov	r0, r3
 801432c:	f7fa f843 	bl	800e3b6 <CHECK_IPV6_ADDRESSES_SAME>
 8014330:	4603      	mov	r3, r0
 8014332:	2b00      	cmp	r3, #0
 8014334:	d004      	beq.n	8014340 <_nxd_ipv6_interface_find+0x1b0>
        {
            *ipv6_addr = ipv6_address;
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	6a3a      	ldr	r2, [r7, #32]
 801433a:	601a      	str	r2, [r3, #0]
            return(NX_SUCCESS);
 801433c:	2300      	movs	r3, #0
 801433e:	e053      	b.n	80143e8 <_nxd_ipv6_interface_find+0x258>
        }
    }
#endif /* NX_DISABLE_LOOPBACK_INTERFACE */

    /* Is the destination address gloabl? */
    if (address_type & IPV6_ADDRESS_GLOBAL)
 8014340:	697b      	ldr	r3, [r7, #20]
 8014342:	f003 0304 	and.w	r3, r3, #4
 8014346:	2b00      	cmp	r3, #0
 8014348:	d04d      	beq.n	80143e6 <_nxd_ipv6_interface_find+0x256>
    {

        /* Yes. Check default router. */
        for (i = 0; i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE; i++)
 801434a:	2300      	movs	r3, #0
 801434c:	627b      	str	r3, [r7, #36]	@ 0x24
 801434e:	e047      	b.n	80143e0 <_nxd_ipv6_interface_find+0x250>
        {

            rt_entry = &ip_ptr -> nx_ipv6_default_router_table[i];
 8014350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014352:	4613      	mov	r3, r2
 8014354:	00db      	lsls	r3, r3, #3
 8014356:	1a9b      	subs	r3, r3, r2
 8014358:	009b      	lsls	r3, r3, #2
 801435a:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 801435e:	68fa      	ldr	r2, [r7, #12]
 8014360:	4413      	add	r3, r2
 8014362:	3304      	adds	r3, #4
 8014364:	613b      	str	r3, [r7, #16]

            /* Skip invalid entries. */
            if (rt_entry -> nx_ipv6_default_router_entry_flag == 0)
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	781b      	ldrb	r3, [r3, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d030      	beq.n	80143d0 <_nxd_ipv6_interface_find+0x240>
            {
                continue;
            }

            /* Skip interface which is down. */
            if (rt_entry -> nx_ipv6_default_router_entry_interface_ptr -> nx_interface_link_up == NX_FALSE)
 801436e:	693b      	ldr	r3, [r7, #16]
 8014370:	695b      	ldr	r3, [r3, #20]
 8014372:	799b      	ldrb	r3, [r3, #6]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d02d      	beq.n	80143d4 <_nxd_ipv6_interface_find+0x244>
            {
                continue;
            }

            /* Skip not matched interface. */
            if (if_ptr && (rt_entry -> nx_ipv6_default_router_entry_interface_ptr != if_ptr))
 8014378:	683b      	ldr	r3, [r7, #0]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d004      	beq.n	8014388 <_nxd_ipv6_interface_find+0x1f8>
 801437e:	693b      	ldr	r3, [r7, #16]
 8014380:	695b      	ldr	r3, [r3, #20]
 8014382:	683a      	ldr	r2, [r7, #0]
 8014384:	429a      	cmp	r2, r3
 8014386:	d127      	bne.n	80143d8 <_nxd_ipv6_interface_find+0x248>
            {
                continue;
            }

            /* Get first address from interface. */
            ipv6_address = rt_entry -> nx_ipv6_default_router_entry_interface_ptr -> nxd_interface_ipv6_address_list_head;
 8014388:	693b      	ldr	r3, [r7, #16]
 801438a:	695b      	ldr	r3, [r3, #20]
 801438c:	6a1b      	ldr	r3, [r3, #32]
 801438e:	623b      	str	r3, [r7, #32]

            while (ipv6_address)
 8014390:	e01a      	b.n	80143c8 <_nxd_ipv6_interface_find+0x238>
            {

                /* Check for a valid address. */
                if (ipv6_address -> nxd_ipv6_address_state != NX_IPV6_ADDR_STATE_VALID)
 8014392:	6a3b      	ldr	r3, [r7, #32]
 8014394:	789b      	ldrb	r3, [r3, #2]
 8014396:	2b04      	cmp	r3, #4
 8014398:	d003      	beq.n	80143a2 <_nxd_ipv6_interface_find+0x212>
                {
                    ipv6_address = ipv6_address -> nxd_ipv6_address_next;
 801439a:	6a3b      	ldr	r3, [r7, #32]
 801439c:	699b      	ldr	r3, [r3, #24]
 801439e:	623b      	str	r3, [r7, #32]
 80143a0:	e012      	b.n	80143c8 <_nxd_ipv6_interface_find+0x238>
                }
                /* Check for link-local address. */
                else if (IPv6_Address_Type(ipv6_address -> nxd_ipv6_address) & IPV6_ADDRESS_LINKLOCAL)
 80143a2:	6a3b      	ldr	r3, [r7, #32]
 80143a4:	3308      	adds	r3, #8
 80143a6:	4618      	mov	r0, r3
 80143a8:	f7fa f8a8 	bl	800e4fc <IPv6_Address_Type>
 80143ac:	4603      	mov	r3, r0
 80143ae:	f003 0301 	and.w	r3, r3, #1
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d003      	beq.n	80143be <_nxd_ipv6_interface_find+0x22e>
                {
                    ipv6_address = ipv6_address -> nxd_ipv6_address_next;
 80143b6:	6a3b      	ldr	r3, [r7, #32]
 80143b8:	699b      	ldr	r3, [r3, #24]
 80143ba:	623b      	str	r3, [r7, #32]
 80143bc:	e004      	b.n	80143c8 <_nxd_ipv6_interface_find+0x238>
                }
                else
                {
                    *ipv6_addr = ipv6_address;
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	6a3a      	ldr	r2, [r7, #32]
 80143c2:	601a      	str	r2, [r3, #0]

                    /* Found global address as link-local address. */
                    return(NX_SUCCESS);
 80143c4:	2300      	movs	r3, #0
 80143c6:	e00f      	b.n	80143e8 <_nxd_ipv6_interface_find+0x258>
            while (ipv6_address)
 80143c8:	6a3b      	ldr	r3, [r7, #32]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d1e1      	bne.n	8014392 <_nxd_ipv6_interface_find+0x202>
 80143ce:	e004      	b.n	80143da <_nxd_ipv6_interface_find+0x24a>
                continue;
 80143d0:	bf00      	nop
 80143d2:	e002      	b.n	80143da <_nxd_ipv6_interface_find+0x24a>
                continue;
 80143d4:	bf00      	nop
 80143d6:	e000      	b.n	80143da <_nxd_ipv6_interface_find+0x24a>
                continue;
 80143d8:	bf00      	nop
        for (i = 0; i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE; i++)
 80143da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143dc:	3301      	adds	r3, #1
 80143de:	627b      	str	r3, [r7, #36]	@ 0x24
 80143e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143e2:	2b07      	cmp	r3, #7
 80143e4:	d9b4      	bls.n	8014350 <_nxd_ipv6_interface_find+0x1c0>
            }
        }
    }

    /* No available interface. */
    return(NX_NO_INTERFACE_ADDRESS);
 80143e6:	2350      	movs	r3, #80	@ 0x50
}
 80143e8:	4618      	mov	r0, r3
 80143ea:	3728      	adds	r7, #40	@ 0x28
 80143ec:	46bd      	mov	sp, r7
 80143ee:	bd80      	pop	{r7, pc}

080143f0 <_nxd_ipv6_prefix_router_timer_tick>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID _nxd_ipv6_prefix_router_timer_tick(NX_IP *ip_ptr)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b088      	sub	sp, #32
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
NX_IPV6_PREFIX_ENTRY         *tmp, *prefix_entry;
NX_IPV6_DEFAULT_ROUTER_ENTRY *rt_entry;


    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_default_router_table_size;
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	f8b3 3cd0 	ldrh.w	r3, [r3, #3280]	@ 0xcd0
 80143fe:	61bb      	str	r3, [r7, #24]

    /* Check each entry in the default router table. */
    for (i = 0; table_size && (i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE); i++)
 8014400:	2300      	movs	r3, #0
 8014402:	61fb      	str	r3, [r7, #28]
 8014404:	e044      	b.n	8014490 <_nxd_ipv6_prefix_router_timer_tick+0xa0>
    {

        /* Set a local variable for convenience. */
        rt_entry = &ip_ptr -> nx_ipv6_default_router_table[i];
 8014406:	69fa      	ldr	r2, [r7, #28]
 8014408:	4613      	mov	r3, r2
 801440a:	00db      	lsls	r3, r3, #3
 801440c:	1a9b      	subs	r3, r3, r2
 801440e:	009b      	lsls	r3, r3, #2
 8014410:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 8014414:	687a      	ldr	r2, [r7, #4]
 8014416:	4413      	add	r3, r2
 8014418:	3304      	adds	r3, #4
 801441a:	613b      	str	r3, [r7, #16]

        /* Skip invalid or empty slots. */
        if ((rt_entry -> nx_ipv6_default_router_entry_flag & NX_IPV6_ROUTE_TYPE_VALID) == 0)
 801441c:	693b      	ldr	r3, [r7, #16]
 801441e:	781b      	ldrb	r3, [r3, #0]
 8014420:	b25b      	sxtb	r3, r3
 8014422:	2b00      	cmp	r3, #0
 8014424:	da30      	bge.n	8014488 <_nxd_ipv6_prefix_router_timer_tick+0x98>
        {
            continue;
        }

        /* Keep track of valid entries we've checked. */
        table_size--;
 8014426:	69bb      	ldr	r3, [r7, #24]
 8014428:	3b01      	subs	r3, #1
 801442a:	61bb      	str	r3, [r7, #24]

        /* Has the entry on the current table entry expired? */
        if (rt_entry -> nx_ipv6_default_router_entry_life_time == 0)
 801442c:	693b      	ldr	r3, [r7, #16]
 801442e:	885b      	ldrh	r3, [r3, #2]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d11c      	bne.n	801446e <_nxd_ipv6_prefix_router_timer_tick+0x7e>
        {

            /* Yes, the router has timed out. */
            /* Does this router have an entry in the ND cache table? */
            if (rt_entry -> nx_ipv6_default_router_entry_neighbor_cache_ptr)
 8014434:	693b      	ldr	r3, [r7, #16]
 8014436:	699b      	ldr	r3, [r3, #24]
 8014438:	2b00      	cmp	r3, #0
 801443a:	d003      	beq.n	8014444 <_nxd_ipv6_prefix_router_timer_tick+0x54>
            {

                /* Yes, clear out that entry, we are invalidating this entry. */
                rt_entry -> nx_ipv6_default_router_entry_neighbor_cache_ptr -> nx_nd_cache_is_router = NX_NULL;
 801443c:	693b      	ldr	r3, [r7, #16]
 801443e:	699b      	ldr	r3, [r3, #24]
 8014440:	2200      	movs	r2, #0
 8014442:	625a      	str	r2, [r3, #36]	@ 0x24
            }

            /* Clean any entries in the destination table for this router.  */
            _nx_invalidate_destination_entry(ip_ptr, rt_entry -> nx_ipv6_default_router_entry_router_address);
 8014444:	693b      	ldr	r3, [r7, #16]
 8014446:	3304      	adds	r3, #4
 8014448:	4619      	mov	r1, r3
 801444a:	6878      	ldr	r0, [r7, #4]
 801444c:	f7f6 fe56 	bl	800b0fc <_nx_invalidate_destination_entry>

            /* Invalidate the entry in the router table. */
            rt_entry -> nx_ipv6_default_router_entry_flag = 0;
 8014450:	693b      	ldr	r3, [r7, #16]
 8014452:	2200      	movs	r2, #0
 8014454:	701a      	strb	r2, [r3, #0]

            /* Clear the interface pointer .*/
            rt_entry -> nx_ipv6_default_router_entry_interface_ptr = NX_NULL;
 8014456:	693b      	ldr	r3, [r7, #16]
 8014458:	2200      	movs	r2, #0
 801445a:	615a      	str	r2, [r3, #20]

            /* Decrease the IP instance default router count. */
            ip_ptr -> nx_ipv6_default_router_table_size--;
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	f8b3 3cd0 	ldrh.w	r3, [r3, #3280]	@ 0xcd0
 8014462:	3b01      	subs	r3, #1
 8014464:	b29a      	uxth	r2, r3
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	f8a3 2cd0 	strh.w	r2, [r3, #3280]	@ 0xcd0
 801446c:	e00d      	b.n	801448a <_nxd_ipv6_prefix_router_timer_tick+0x9a>
        }
        else
        {
            /* Is this a static router (infinite timeout)? */
            if (rt_entry -> nx_ipv6_default_router_entry_life_time != 0xFFFF)
 801446e:	693b      	ldr	r3, [r7, #16]
 8014470:	885b      	ldrh	r3, [r3, #2]
 8014472:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014476:	4293      	cmp	r3, r2
 8014478:	d007      	beq.n	801448a <_nxd_ipv6_prefix_router_timer_tick+0x9a>
            {

                /* No, so decrement the lifetime by one tick.*/
                rt_entry -> nx_ipv6_default_router_entry_life_time--;
 801447a:	693b      	ldr	r3, [r7, #16]
 801447c:	885b      	ldrh	r3, [r3, #2]
 801447e:	3b01      	subs	r3, #1
 8014480:	b29a      	uxth	r2, r3
 8014482:	693b      	ldr	r3, [r7, #16]
 8014484:	805a      	strh	r2, [r3, #2]
 8014486:	e000      	b.n	801448a <_nxd_ipv6_prefix_router_timer_tick+0x9a>
            continue;
 8014488:	bf00      	nop
    for (i = 0; table_size && (i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE); i++)
 801448a:	69fb      	ldr	r3, [r7, #28]
 801448c:	3301      	adds	r3, #1
 801448e:	61fb      	str	r3, [r7, #28]
 8014490:	69bb      	ldr	r3, [r7, #24]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d002      	beq.n	801449c <_nxd_ipv6_prefix_router_timer_tick+0xac>
 8014496:	69fb      	ldr	r3, [r7, #28]
 8014498:	2b07      	cmp	r3, #7
 801449a:	d9b4      	bls.n	8014406 <_nxd_ipv6_prefix_router_timer_tick+0x16>
            }
        }
    }

    /* Set a pointer to the first prefix entry in the IP prefix list. */
    prefix_entry = ip_ptr -> nx_ipv6_prefix_list_ptr;
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	f8d3 3eb8 	ldr.w	r3, [r3, #3768]	@ 0xeb8
 80144a2:	617b      	str	r3, [r7, #20]

    /* Loop through the entire list. */
    while (prefix_entry)
 80144a4:	e017      	b.n	80144d6 <_nxd_ipv6_prefix_router_timer_tick+0xe6>
    {

        /* Set a placemarker at the current prefix. */
        tmp = prefix_entry;
 80144a6:	697b      	ldr	r3, [r7, #20]
 80144a8:	60fb      	str	r3, [r7, #12]

        /* Get a pointer to the next prefix. */
        prefix_entry = prefix_entry -> nx_ipv6_prefix_entry_next;
 80144aa:	697b      	ldr	r3, [r7, #20]
 80144ac:	69db      	ldr	r3, [r3, #28]
 80144ae:	617b      	str	r3, [r7, #20]

        /* Skip the static entries. */
        if (tmp -> nx_ipv6_prefix_entry_valid_lifetime != (UINT)0xFFFFFFFF)
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	695b      	ldr	r3, [r3, #20]
 80144b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144b8:	d00d      	beq.n	80144d6 <_nxd_ipv6_prefix_router_timer_tick+0xe6>
        {

            /* Has the prefix entry timeout expired? */
            if (tmp -> nx_ipv6_prefix_entry_valid_lifetime == 0)
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	695b      	ldr	r3, [r3, #20]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d104      	bne.n	80144cc <_nxd_ipv6_prefix_router_timer_tick+0xdc>
            {

                /* Yes, so delete it from the list. */
                _nx_ipv6_prefix_list_delete_entry(ip_ptr, tmp);
 80144c2:	68f9      	ldr	r1, [r7, #12]
 80144c4:	6878      	ldr	r0, [r7, #4]
 80144c6:	f7f9 fd33 	bl	800df30 <_nx_ipv6_prefix_list_delete_entry>
 80144ca:	e004      	b.n	80144d6 <_nxd_ipv6_prefix_router_timer_tick+0xe6>
            }
            else
            {

                /* Just decrement the time remaining. */
                tmp -> nx_ipv6_prefix_entry_valid_lifetime--;
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	695b      	ldr	r3, [r3, #20]
 80144d0:	1e5a      	subs	r2, r3, #1
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	615a      	str	r2, [r3, #20]
    while (prefix_entry)
 80144d6:	697b      	ldr	r3, [r7, #20]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d1e4      	bne.n	80144a6 <_nxd_ipv6_prefix_router_timer_tick+0xb6>
            }
        }
    }

    return;
 80144dc:	bf00      	nop
}
 80144de:	3720      	adds	r7, #32
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}

080144e4 <_nxd_ipv6_router_lookup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxd_ipv6_router_lookup(NX_IP *ip_ptr, NX_INTERFACE *if_ptr, ULONG *router_address, void **nd_cache_entry)
{
 80144e4:	b580      	push	{r7, lr}
 80144e6:	b08a      	sub	sp, #40	@ 0x28
 80144e8:	af00      	add	r7, sp, #0
 80144ea:	60f8      	str	r0, [r7, #12]
 80144ec:	60b9      	str	r1, [r7, #8]
 80144ee:	607a      	str	r2, [r7, #4]
 80144f0:	603b      	str	r3, [r7, #0]
UINT                          table_size;
UINT                          routers_checked;
NX_IPV6_DEFAULT_ROUTER_ENTRY *rt_entry;
ND_CACHE_ENTRY               *NDCacheEntry;

    NX_ASSERT(nd_cache_entry != NX_NULL)
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d104      	bne.n	8014502 <_nxd_ipv6_router_lookup+0x1e>
 80144f8:	f04f 30ff 	mov.w	r0, #4294967295
 80144fc:	f002 feb8 	bl	8017270 <_tx_thread_sleep>
 8014500:	e7fa      	b.n	80144f8 <_nxd_ipv6_router_lookup+0x14>

    /* Initialize cache pointer to NULL (if no router found). */
    *nd_cache_entry = NULL;
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	2200      	movs	r2, #0
 8014506:	601a      	str	r2, [r3, #0]

    /* Set a local variable for convenience. */
    table_size = ip_ptr -> nx_ipv6_default_router_table_size;
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	f8b3 3cd0 	ldrh.w	r3, [r3, #3280]	@ 0xcd0
 801450e:	623b      	str	r3, [r7, #32]

    /* Check if there have been any routers added to the table. */
    if (table_size == 0)
 8014510:	6a3b      	ldr	r3, [r7, #32]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d101      	bne.n	801451a <_nxd_ipv6_router_lookup+0x36>
    {

        /* Return a non zero (e.g. unsuccessful) error status. */
        return(NX_NOT_SUCCESSFUL);
 8014516:	2343      	movs	r3, #67	@ 0x43
 8014518:	e096      	b.n	8014648 <_nxd_ipv6_router_lookup+0x164>
    }

    /* Loop to check the router table.  */
    for (i = 0; table_size && (i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE); i++)
 801451a:	2300      	movs	r3, #0
 801451c:	627b      	str	r3, [r7, #36]	@ 0x24
 801451e:	e045      	b.n	80145ac <_nxd_ipv6_router_lookup+0xc8>
    {

        /* Local pointer for convenience. */
        rt_entry = &(ip_ptr -> nx_ipv6_default_router_table[i]);
 8014520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014522:	4613      	mov	r3, r2
 8014524:	00db      	lsls	r3, r3, #3
 8014526:	1a9b      	subs	r3, r3, r2
 8014528:	009b      	lsls	r3, r3, #2
 801452a:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 801452e:	68fa      	ldr	r2, [r7, #12]
 8014530:	4413      	add	r3, r2
 8014532:	3304      	adds	r3, #4
 8014534:	61bb      	str	r3, [r7, #24]

        /* Does this slot contain a valid router? */
        if ((rt_entry -> nx_ipv6_default_router_entry_flag & NX_IPV6_ROUTE_TYPE_VALID) &&
 8014536:	69bb      	ldr	r3, [r7, #24]
 8014538:	781b      	ldrb	r3, [r3, #0]
 801453a:	b25b      	sxtb	r3, r3
 801453c:	2b00      	cmp	r3, #0
 801453e:	da32      	bge.n	80145a6 <_nxd_ipv6_router_lookup+0xc2>
            (rt_entry -> nx_ipv6_default_router_entry_interface_ptr == if_ptr))
 8014540:	69bb      	ldr	r3, [r7, #24]
 8014542:	695b      	ldr	r3, [r3, #20]
        if ((rt_entry -> nx_ipv6_default_router_entry_flag & NX_IPV6_ROUTE_TYPE_VALID) &&
 8014544:	68ba      	ldr	r2, [r7, #8]
 8014546:	429a      	cmp	r2, r3
 8014548:	d12d      	bne.n	80145a6 <_nxd_ipv6_router_lookup+0xc2>
        {

            /* Keep track of valid entries we have checked. */
            NDCacheEntry = rt_entry -> nx_ipv6_default_router_entry_neighbor_cache_ptr;
 801454a:	69bb      	ldr	r3, [r7, #24]
 801454c:	699b      	ldr	r3, [r3, #24]
 801454e:	617b      	str	r3, [r7, #20]

            /* Is this router reachable? */
            if (!NDCacheEntry ||
 8014550:	697b      	ldr	r3, [r7, #20]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d007      	beq.n	8014566 <_nxd_ipv6_router_lookup+0x82>
                (NDCacheEntry -> nx_nd_cache_nd_status < ND_CACHE_STATE_REACHABLE) ||
 8014556:	697b      	ldr	r3, [r7, #20]
 8014558:	7e5b      	ldrb	r3, [r3, #25]
            if (!NDCacheEntry ||
 801455a:	2b01      	cmp	r3, #1
 801455c:	d903      	bls.n	8014566 <_nxd_ipv6_router_lookup+0x82>
                (NDCacheEntry -> nx_nd_cache_nd_status > ND_CACHE_STATE_PROBE))
 801455e:	697b      	ldr	r3, [r7, #20]
 8014560:	7e5b      	ldrb	r3, [r3, #25]
                (NDCacheEntry -> nx_nd_cache_nd_status < ND_CACHE_STATE_REACHABLE) ||
 8014562:	2b05      	cmp	r3, #5
 8014564:	d903      	bls.n	801456e <_nxd_ipv6_router_lookup+0x8a>
            {

                /* No, skip over. */
                table_size--;
 8014566:	6a3b      	ldr	r3, [r7, #32]
 8014568:	3b01      	subs	r3, #1
 801456a:	623b      	str	r3, [r7, #32]
                continue;
 801456c:	e01b      	b.n	80145a6 <_nxd_ipv6_router_lookup+0xc2>
            }

            /* Yes, copy this router address into the return pointer. */
            COPY_IPV6_ADDRESS(ip_ptr -> nx_ipv6_default_router_table[i].nx_ipv6_default_router_entry_router_address, router_address);
 801456e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014570:	4613      	mov	r3, r2
 8014572:	00db      	lsls	r3, r3, #3
 8014574:	1a9b      	subs	r3, r3, r2
 8014576:	009b      	lsls	r3, r3, #2
 8014578:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 801457c:	68fa      	ldr	r2, [r7, #12]
 801457e:	4413      	add	r3, r2
 8014580:	3308      	adds	r3, #8
 8014582:	6879      	ldr	r1, [r7, #4]
 8014584:	4618      	mov	r0, r3
 8014586:	f7f9 ff7b 	bl	800e480 <COPY_IPV6_ADDRESS>

            /* Copy the router's cache entry pointer to the supplied cache table pointer. */
            *nd_cache_entry = ip_ptr -> nx_ipv6_default_router_table[i].nx_ipv6_default_router_entry_neighbor_cache_ptr;
 801458a:	68f9      	ldr	r1, [r7, #12]
 801458c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801458e:	4613      	mov	r3, r2
 8014590:	00db      	lsls	r3, r3, #3
 8014592:	1a9b      	subs	r3, r3, r2
 8014594:	009b      	lsls	r3, r3, #2
 8014596:	440b      	add	r3, r1
 8014598:	f603 43ec 	addw	r3, r3, #3308	@ 0xcec
 801459c:	681a      	ldr	r2, [r3, #0]
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	601a      	str	r2, [r3, #0]

            /* We're done. Break out of the search. */
            return(NX_SUCCESS);
 80145a2:	2300      	movs	r3, #0
 80145a4:	e050      	b.n	8014648 <_nxd_ipv6_router_lookup+0x164>
    for (i = 0; table_size && (i < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE); i++)
 80145a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145a8:	3301      	adds	r3, #1
 80145aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80145ac:	6a3b      	ldr	r3, [r7, #32]
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d002      	beq.n	80145b8 <_nxd_ipv6_router_lookup+0xd4>
 80145b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145b4:	2b07      	cmp	r3, #7
 80145b6:	d9b3      	bls.n	8014520 <_nxd_ipv6_router_lookup+0x3c>
    /* If we are here, we did not find a suitable default router. Do a search
       of routers previously reachable. */

    /* Start at the round robin index so we don't always choose the first
       less-than-reachable router in the table. */
    i = ip_ptr -> nx_ipv6_default_router_table_round_robin_index;
 80145b8:	68fb      	ldr	r3, [r7, #12]
 80145ba:	f8d3 3db4 	ldr.w	r3, [r3, #3508]	@ 0xdb4
 80145be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a router with previously known reachability. */
    for (routers_checked = 0; routers_checked < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE; routers_checked++)
 80145c0:	2300      	movs	r3, #0
 80145c2:	61fb      	str	r3, [r7, #28]
 80145c4:	e03c      	b.n	8014640 <_nxd_ipv6_router_lookup+0x15c>
    {

        /* Local pointer for convenience. */
        rt_entry = &(ip_ptr -> nx_ipv6_default_router_table[i]);
 80145c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80145c8:	4613      	mov	r3, r2
 80145ca:	00db      	lsls	r3, r3, #3
 80145cc:	1a9b      	subs	r3, r3, r2
 80145ce:	009b      	lsls	r3, r3, #2
 80145d0:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 80145d4:	68fa      	ldr	r2, [r7, #12]
 80145d6:	4413      	add	r3, r2
 80145d8:	3304      	adds	r3, #4
 80145da:	61bb      	str	r3, [r7, #24]

        /* Does this slot contain a valid router? */
        if ((rt_entry -> nx_ipv6_default_router_entry_flag & NX_IPV6_ROUTE_TYPE_VALID) &&
 80145dc:	69bb      	ldr	r3, [r7, #24]
 80145de:	781b      	ldrb	r3, [r3, #0]
 80145e0:	b25b      	sxtb	r3, r3
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	da20      	bge.n	8014628 <_nxd_ipv6_router_lookup+0x144>
            (rt_entry -> nx_ipv6_default_router_entry_interface_ptr == if_ptr))
 80145e6:	69bb      	ldr	r3, [r7, #24]
 80145e8:	695b      	ldr	r3, [r3, #20]
        if ((rt_entry -> nx_ipv6_default_router_entry_flag & NX_IPV6_ROUTE_TYPE_VALID) &&
 80145ea:	68ba      	ldr	r2, [r7, #8]
 80145ec:	429a      	cmp	r2, r3
 80145ee:	d11b      	bne.n	8014628 <_nxd_ipv6_router_lookup+0x144>
        {

            /* Yes, copy this router to the return pointer. */
            COPY_IPV6_ADDRESS(rt_entry -> nx_ipv6_default_router_entry_router_address, router_address);
 80145f0:	69bb      	ldr	r3, [r7, #24]
 80145f2:	3304      	adds	r3, #4
 80145f4:	6879      	ldr	r1, [r7, #4]
 80145f6:	4618      	mov	r0, r3
 80145f8:	f7f9 ff42 	bl	800e480 <COPY_IPV6_ADDRESS>

            /* Copy the router's cache entry pointer to the supplied cache table pointer. */
            *nd_cache_entry = rt_entry -> nx_ipv6_default_router_entry_neighbor_cache_ptr;
 80145fc:	69bb      	ldr	r3, [r7, #24]
 80145fe:	699a      	ldr	r2, [r3, #24]
 8014600:	683b      	ldr	r3, [r7, #0]
 8014602:	601a      	str	r2, [r3, #0]

            /* Update the index so the same router is not chosen again if there
               any other less-than-reachable routers we can choose, RFC 2461 6.3.6. */
            ip_ptr -> nx_ipv6_default_router_table_round_robin_index++;
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	f8d3 3db4 	ldr.w	r3, [r3, #3508]	@ 0xdb4
 801460a:	1c5a      	adds	r2, r3, #1
 801460c:	68fb      	ldr	r3, [r7, #12]
 801460e:	f8c3 2db4 	str.w	r2, [r3, #3508]	@ 0xdb4

            /* Do we need wrap the index? */
            if (ip_ptr -> nx_ipv6_default_router_table_round_robin_index == NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE)
 8014612:	68fb      	ldr	r3, [r7, #12]
 8014614:	f8d3 3db4 	ldr.w	r3, [r3, #3508]	@ 0xdb4
 8014618:	2b08      	cmp	r3, #8
 801461a:	d103      	bne.n	8014624 <_nxd_ipv6_router_lookup+0x140>
            {

                /* Yes, start back at the first slot. */
                ip_ptr -> nx_ipv6_default_router_table_round_robin_index = 0;
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	2200      	movs	r2, #0
 8014620:	f8c3 2db4 	str.w	r2, [r3, #3508]	@ 0xdb4
            }

            /* We're done. Return successful outcome status. */
            return(NX_SUCCESS);
 8014624:	2300      	movs	r3, #0
 8014626:	e00f      	b.n	8014648 <_nxd_ipv6_router_lookup+0x164>
        }

        /* Are we past the end of the table? */
        if (i == NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE - 1)
 8014628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801462a:	2b07      	cmp	r3, #7
 801462c:	d102      	bne.n	8014634 <_nxd_ipv6_router_lookup+0x150>
        {
            /* Yes, wrap to the first slot.*/
            i = 0;
 801462e:	2300      	movs	r3, #0
 8014630:	627b      	str	r3, [r7, #36]	@ 0x24
 8014632:	e002      	b.n	801463a <_nxd_ipv6_router_lookup+0x156>
        }
        else
        {
            i++;
 8014634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014636:	3301      	adds	r3, #1
 8014638:	627b      	str	r3, [r7, #36]	@ 0x24
    for (routers_checked = 0; routers_checked < NX_IPV6_DEFAULT_ROUTER_TABLE_SIZE; routers_checked++)
 801463a:	69fb      	ldr	r3, [r7, #28]
 801463c:	3301      	adds	r3, #1
 801463e:	61fb      	str	r3, [r7, #28]
 8014640:	69fb      	ldr	r3, [r7, #28]
 8014642:	2b07      	cmp	r3, #7
 8014644:	d9bf      	bls.n	80145c6 <_nxd_ipv6_router_lookup+0xe2>
        }
    }

    /* Router not found. */
    return(NX_NOT_SUCCESSFUL);
 8014646:	2343      	movs	r3, #67	@ 0x43
}
 8014648:	4618      	mov	r0, r3
 801464a:	3728      	adds	r7, #40	@ 0x28
 801464c:	46bd      	mov	sp, r7
 801464e:	bd80      	pop	{r7, pc}

08014650 <_nxd_ipv6_router_solicitation_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
void _nxd_ipv6_router_solicitation_check(NX_IP *ip_ptr)
{
 8014650:	b580      	push	{r7, lr}
 8014652:	b084      	sub	sp, #16
 8014654:	af00      	add	r7, sp, #0
 8014656:	6078      	str	r0, [r7, #4]
UINT i;

    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 8014658:	2300      	movs	r3, #0
 801465a:	60fb      	str	r3, [r7, #12]
 801465c:	e081      	b.n	8014762 <_nxd_ipv6_router_solicitation_check+0x112>
    {
        if (ip_ptr -> nx_ip_interface[i].nx_interface_valid == NX_TRUE)
 801465e:	687a      	ldr	r2, [r7, #4]
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	214c      	movs	r1, #76	@ 0x4c
 8014664:	fb01 f303 	mul.w	r3, r1, r3
 8014668:	4413      	add	r3, r2
 801466a:	f603 4338 	addw	r3, r3, #3128	@ 0xc38
 801466e:	781b      	ldrb	r3, [r3, #0]
 8014670:	2b01      	cmp	r3, #1
 8014672:	d173      	bne.n	801475c <_nxd_ipv6_router_solicitation_check+0x10c>
        {

            /* Check if max number of router solicitation messages have been sent. */
            if (ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_count != 0)
 8014674:	687a      	ldr	r2, [r7, #4]
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	214c      	movs	r1, #76	@ 0x4c
 801467a:	fb01 f303 	mul.w	r3, r1, r3
 801467e:	4413      	add	r3, r2
 8014680:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 8014684:	681b      	ldr	r3, [r3, #0]
 8014686:	2b00      	cmp	r3, #0
 8014688:	d068      	beq.n	801475c <_nxd_ipv6_router_solicitation_check+0x10c>
            {

                /* Check on count down timer for sending out next router solicitation message. */
                ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_timer--;
 801468a:	687a      	ldr	r2, [r7, #4]
 801468c:	68fb      	ldr	r3, [r7, #12]
 801468e:	214c      	movs	r1, #76	@ 0x4c
 8014690:	fb01 f303 	mul.w	r3, r1, r3
 8014694:	4413      	add	r3, r2
 8014696:	f603 4368 	addw	r3, r3, #3176	@ 0xc68
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	1e5a      	subs	r2, r3, #1
 801469e:	6879      	ldr	r1, [r7, #4]
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	204c      	movs	r0, #76	@ 0x4c
 80146a4:	fb00 f303 	mul.w	r3, r0, r3
 80146a8:	440b      	add	r3, r1
 80146aa:	f603 4368 	addw	r3, r3, #3176	@ 0xc68
 80146ae:	601a      	str	r2, [r3, #0]
                if (ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_timer == 0)
 80146b0:	687a      	ldr	r2, [r7, #4]
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	214c      	movs	r1, #76	@ 0x4c
 80146b6:	fb01 f303 	mul.w	r3, r1, r3
 80146ba:	4413      	add	r3, r2
 80146bc:	f603 4368 	addw	r3, r3, #3176	@ 0xc68
 80146c0:	681b      	ldr	r3, [r3, #0]
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	d14a      	bne.n	801475c <_nxd_ipv6_router_solicitation_check+0x10c>
                {
                    if (_nx_icmpv6_send_rs(ip_ptr, i) &&
 80146c6:	68f9      	ldr	r1, [r7, #12]
 80146c8:	6878      	ldr	r0, [r7, #4]
 80146ca:	f7f6 fc15 	bl	800aef8 <_nx_icmpv6_send_rs>
 80146ce:	4603      	mov	r3, r0
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d01e      	beq.n	8014712 <_nxd_ipv6_router_solicitation_check+0xc2>
                        (ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_count ==
 80146d4:	687a      	ldr	r2, [r7, #4]
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	214c      	movs	r1, #76	@ 0x4c
 80146da:	fb01 f303 	mul.w	r3, r1, r3
 80146de:	4413      	add	r3, r2
 80146e0:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 80146e4:	681a      	ldr	r2, [r3, #0]
                         ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_max))
 80146e6:	6879      	ldr	r1, [r7, #4]
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	204c      	movs	r0, #76	@ 0x4c
 80146ec:	fb00 f303 	mul.w	r3, r0, r3
 80146f0:	440b      	add	r3, r1
 80146f2:	f603 435c 	addw	r3, r3, #3164	@ 0xc5c
 80146f6:	681b      	ldr	r3, [r3, #0]
                    if (_nx_icmpv6_send_rs(ip_ptr, i) &&
 80146f8:	429a      	cmp	r2, r3
 80146fa:	d10a      	bne.n	8014712 <_nxd_ipv6_router_solicitation_check+0xc2>
                    {

                        /* Initial RS is not sent successfully. */
                        /* Try it next round. */
                        ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_timer = 1;
 80146fc:	687a      	ldr	r2, [r7, #4]
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	214c      	movs	r1, #76	@ 0x4c
 8014702:	fb01 f303 	mul.w	r3, r1, r3
 8014706:	4413      	add	r3, r2
 8014708:	f603 4368 	addw	r3, r3, #3176	@ 0xc68
 801470c:	2201      	movs	r2, #1
 801470e:	601a      	str	r2, [r3, #0]
 8014710:	e024      	b.n	801475c <_nxd_ipv6_router_solicitation_check+0x10c>
                    }
                    else
                    {
                        ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_count--;
 8014712:	687a      	ldr	r2, [r7, #4]
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	214c      	movs	r1, #76	@ 0x4c
 8014718:	fb01 f303 	mul.w	r3, r1, r3
 801471c:	4413      	add	r3, r2
 801471e:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	1e5a      	subs	r2, r3, #1
 8014726:	6879      	ldr	r1, [r7, #4]
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	204c      	movs	r0, #76	@ 0x4c
 801472c:	fb00 f303 	mul.w	r3, r0, r3
 8014730:	440b      	add	r3, r1
 8014732:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 8014736:	601a      	str	r2, [r3, #0]
                        ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_timer = ip_ptr -> nx_ip_interface[i].nx_ipv6_rtr_solicitation_interval;
 8014738:	687a      	ldr	r2, [r7, #4]
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	214c      	movs	r1, #76	@ 0x4c
 801473e:	fb01 f303 	mul.w	r3, r1, r3
 8014742:	4413      	add	r3, r2
 8014744:	f603 4364 	addw	r3, r3, #3172	@ 0xc64
 8014748:	681a      	ldr	r2, [r3, #0]
 801474a:	6879      	ldr	r1, [r7, #4]
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	204c      	movs	r0, #76	@ 0x4c
 8014750:	fb00 f303 	mul.w	r3, r0, r3
 8014754:	440b      	add	r3, r1
 8014756:	f603 4368 	addw	r3, r3, #3176	@ 0xc68
 801475a:	601a      	str	r2, [r3, #0]
    for (i = 0; i < NX_MAX_PHYSICAL_INTERFACES; i++)
 801475c:	68fb      	ldr	r3, [r7, #12]
 801475e:	3301      	adds	r3, #1
 8014760:	60fb      	str	r3, [r7, #12]
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	2b00      	cmp	r3, #0
 8014766:	f43f af7a 	beq.w	801465e <_nxd_ipv6_router_solicitation_check+0xe>
                    }
                }
            }
        }
    }
}
 801476a:	bf00      	nop
 801476c:	bf00      	nop
 801476e:	3710      	adds	r7, #16
 8014770:	46bd      	mov	sp, r7
 8014772:	bd80      	pop	{r7, pc}

08014774 <_nxd_ipv6_search_onlink>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
INT _nxd_ipv6_search_onlink(NX_IP *ip_ptr, ULONG *dest_addr)
{
 8014774:	b580      	push	{r7, lr}
 8014776:	b086      	sub	sp, #24
 8014778:	af00      	add	r7, sp, #0
 801477a:	6078      	str	r0, [r7, #4]
 801477c:	6039      	str	r1, [r7, #0]
NXD_IPV6_ADDRESS     *ipv6_address;


    /* First special case is the link local address. All these
       addresses are onlink.  */
    if (IPv6_Address_Type(dest_addr) & IPV6_ADDRESS_LINKLOCAL)
 801477e:	6838      	ldr	r0, [r7, #0]
 8014780:	f7f9 febc 	bl	800e4fc <IPv6_Address_Type>
 8014784:	4603      	mov	r3, r0
 8014786:	f003 0301 	and.w	r3, r3, #1
 801478a:	2b00      	cmp	r3, #0
 801478c:	d001      	beq.n	8014792 <_nxd_ipv6_search_onlink+0x1e>
    {
        return(1);
 801478e:	2301      	movs	r3, #1
 8014790:	e03f      	b.n	8014812 <_nxd_ipv6_search_onlink+0x9e>
    }

    /* Set a local pointer for convenience. */
    prefix_entry = ip_ptr -> nx_ipv6_prefix_list_ptr;
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	f8d3 3eb8 	ldr.w	r3, [r3, #3768]	@ 0xeb8
 8014798:	613b      	str	r3, [r7, #16]

    /* Loop through the prefix table. Prefixes are the IPv6 equivalent of
       network domains in IPv4.  */
    while (prefix_entry)
 801479a:	e00e      	b.n	80147ba <_nxd_ipv6_search_onlink+0x46>
    {

        /* Check whether or not the destination address is matched. */
        if (CHECK_IP_ADDRESSES_BY_PREFIX(dest_addr,
                                         prefix_entry -> nx_ipv6_prefix_entry_network_address,
 801479c:	6939      	ldr	r1, [r7, #16]
        if (CHECK_IP_ADDRESSES_BY_PREFIX(dest_addr,
 801479e:	693b      	ldr	r3, [r7, #16]
 80147a0:	691b      	ldr	r3, [r3, #16]
 80147a2:	461a      	mov	r2, r3
 80147a4:	6838      	ldr	r0, [r7, #0]
 80147a6:	f7f9 fdc9 	bl	800e33c <CHECK_IP_ADDRESSES_BY_PREFIX>
 80147aa:	4603      	mov	r3, r0
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d001      	beq.n	80147b4 <_nxd_ipv6_search_onlink+0x40>
                                         prefix_entry -> nx_ipv6_prefix_entry_prefix_length))
        {
            return(1);
 80147b0:	2301      	movs	r3, #1
 80147b2:	e02e      	b.n	8014812 <_nxd_ipv6_search_onlink+0x9e>
        }

        /* No match. Try the next prefix. */
        prefix_entry = prefix_entry -> nx_ipv6_prefix_entry_next;
 80147b4:	693b      	ldr	r3, [r7, #16]
 80147b6:	69db      	ldr	r3, [r3, #28]
 80147b8:	613b      	str	r3, [r7, #16]
    while (prefix_entry)
 80147ba:	693b      	ldr	r3, [r7, #16]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d1ed      	bne.n	801479c <_nxd_ipv6_search_onlink+0x28>
    }

    /* If no matches found in the prefix list, search the manually configured IPv6 interface addresses. */
    for (addr_index = 0; addr_index < NX_MAX_IPV6_ADDRESSES; addr_index++)
 80147c0:	2300      	movs	r3, #0
 80147c2:	617b      	str	r3, [r7, #20]
 80147c4:	e021      	b.n	801480a <_nxd_ipv6_search_onlink+0x96>
    {

        ipv6_address = &ip_ptr -> nx_ipv6_address[addr_index];
 80147c6:	697b      	ldr	r3, [r7, #20]
 80147c8:	015b      	lsls	r3, r3, #5
 80147ca:	3310      	adds	r3, #16
 80147cc:	687a      	ldr	r2, [r7, #4]
 80147ce:	4413      	add	r3, r2
 80147d0:	60fb      	str	r3, [r7, #12]
        /* Skip invalid entries. */
        if (!(ipv6_address -> nxd_ipv6_address_valid))
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	781b      	ldrb	r3, [r3, #0]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d011      	beq.n	80147fe <_nxd_ipv6_search_onlink+0x8a>
        {
            continue;
        }

        /* Skip non-manually configured entires. */
        if (ipv6_address -> nxd_ipv6_address_ConfigurationMethod != NX_IPV6_ADDRESS_MANUAL_CONFIG)
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	7f5b      	ldrb	r3, [r3, #29]
 80147de:	2b01      	cmp	r3, #1
 80147e0:	d10f      	bne.n	8014802 <_nxd_ipv6_search_onlink+0x8e>
            continue;
        }

        /* Check whether or not the destination address is matched. */
        if (CHECK_IP_ADDRESSES_BY_PREFIX(dest_addr,
                                         ipv6_address -> nxd_ipv6_address,
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	f103 0108 	add.w	r1, r3, #8
                                         ipv6_address -> nxd_ipv6_address_prefix_length))
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	78db      	ldrb	r3, [r3, #3]
        if (CHECK_IP_ADDRESSES_BY_PREFIX(dest_addr,
 80147ec:	461a      	mov	r2, r3
 80147ee:	6838      	ldr	r0, [r7, #0]
 80147f0:	f7f9 fda4 	bl	800e33c <CHECK_IP_ADDRESSES_BY_PREFIX>
 80147f4:	4603      	mov	r3, r0
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d004      	beq.n	8014804 <_nxd_ipv6_search_onlink+0x90>
        {
            return(1);
 80147fa:	2301      	movs	r3, #1
 80147fc:	e009      	b.n	8014812 <_nxd_ipv6_search_onlink+0x9e>
            continue;
 80147fe:	bf00      	nop
 8014800:	e000      	b.n	8014804 <_nxd_ipv6_search_onlink+0x90>
            continue;
 8014802:	bf00      	nop
    for (addr_index = 0; addr_index < NX_MAX_IPV6_ADDRESSES; addr_index++)
 8014804:	697b      	ldr	r3, [r7, #20]
 8014806:	3301      	adds	r3, #1
 8014808:	617b      	str	r3, [r7, #20]
 801480a:	697b      	ldr	r3, [r7, #20]
 801480c:	2b02      	cmp	r3, #2
 801480e:	d9da      	bls.n	80147c6 <_nxd_ipv6_search_onlink+0x52>
        }
    }


    /* No matches found. Not an onlink address. */
    return(0);
 8014810:	2300      	movs	r3, #0
}
 8014812:	4618      	mov	r0, r3
 8014814:	3718      	adds	r7, #24
 8014816:	46bd      	mov	sp, r7
 8014818:	bd80      	pop	{r7, pc}
	...

0801481c <_nxe_arp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_arp_enable(NX_IP *ip_ptr, VOID *arp_cache_memory, ULONG arp_cache_size)
{
 801481c:	b580      	push	{r7, lr}
 801481e:	b088      	sub	sp, #32
 8014820:	af00      	add	r7, sp, #0
 8014822:	60f8      	str	r0, [r7, #12]
 8014824:	60b9      	str	r1, [r7, #8]
 8014826:	607a      	str	r2, [r7, #4]
#ifndef NX_DISABLE_IPV4
UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) || (arp_cache_memory == NX_NULL))
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	2b00      	cmp	r3, #0
 801482c:	d007      	beq.n	801483e <_nxe_arp_enable+0x22>
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	681b      	ldr	r3, [r3, #0]
 8014832:	4a1c      	ldr	r2, [pc, #112]	@ (80148a4 <_nxe_arp_enable+0x88>)
 8014834:	4293      	cmp	r3, r2
 8014836:	d102      	bne.n	801483e <_nxe_arp_enable+0x22>
 8014838:	68bb      	ldr	r3, [r7, #8]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d101      	bne.n	8014842 <_nxe_arp_enable+0x26>
    {
        return(NX_PTR_ERROR);
 801483e:	2307      	movs	r3, #7
 8014840:	e02c      	b.n	801489c <_nxe_arp_enable+0x80>
    }

    /* Check to see if ARP is already enabled.  */
    if (ip_ptr -> nx_ip_arp_allocate)
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	f8d3 3bf8 	ldr.w	r3, [r3, #3064]	@ 0xbf8
 8014848:	2b00      	cmp	r3, #0
 801484a:	d001      	beq.n	8014850 <_nxe_arp_enable+0x34>
    {
        return(NX_ALREADY_ENABLED);
 801484c:	2315      	movs	r3, #21
 801484e:	e025      	b.n	801489c <_nxe_arp_enable+0x80>
    }

    /* Check for invalid ARP cache size.  */
    if (arp_cache_size < sizeof(NX_ARP))
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	2b33      	cmp	r3, #51	@ 0x33
 8014854:	d801      	bhi.n	801485a <_nxe_arp_enable+0x3e>
    {
        return(NX_SIZE_ERROR);
 8014856:	2309      	movs	r3, #9
 8014858:	e020      	b.n	801489c <_nxe_arp_enable+0x80>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801485a:	f3ef 8305 	mrs	r3, IPSR
 801485e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014860:	69ba      	ldr	r2, [r7, #24]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 8014862:	4b11      	ldr	r3, [pc, #68]	@ (80148a8 <_nxe_arp_enable+0x8c>)
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	4313      	orrs	r3, r2
 8014868:	2b00      	cmp	r3, #0
 801486a:	d009      	beq.n	8014880 <_nxe_arp_enable+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801486c:	f3ef 8305 	mrs	r3, IPSR
 8014870:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014872:	697a      	ldr	r2, [r7, #20]
 8014874:	4b0c      	ldr	r3, [pc, #48]	@ (80148a8 <_nxe_arp_enable+0x8c>)
 8014876:	681b      	ldr	r3, [r3, #0]
 8014878:	4313      	orrs	r3, r2
 801487a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 801487e:	d304      	bcc.n	801488a <_nxe_arp_enable+0x6e>
 8014880:	4b0a      	ldr	r3, [pc, #40]	@ (80148ac <_nxe_arp_enable+0x90>)
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	4a0a      	ldr	r2, [pc, #40]	@ (80148b0 <_nxe_arp_enable+0x94>)
 8014886:	4293      	cmp	r3, r2
 8014888:	d101      	bne.n	801488e <_nxe_arp_enable+0x72>
 801488a:	2311      	movs	r3, #17
 801488c:	e006      	b.n	801489c <_nxe_arp_enable+0x80>

    /* Call actual ARP enable function.  */
    status =  _nx_arp_enable(ip_ptr, arp_cache_memory, arp_cache_size);
 801488e:	687a      	ldr	r2, [r7, #4]
 8014890:	68b9      	ldr	r1, [r7, #8]
 8014892:	68f8      	ldr	r0, [r7, #12]
 8014894:	f7f4 fc06 	bl	80090a4 <_nx_arp_enable>
 8014898:	61f8      	str	r0, [r7, #28]

    /* Return completion status.  */
    return(status);
 801489a:	69fb      	ldr	r3, [r7, #28]
    NX_PARAMETER_NOT_USED(arp_cache_memory);
    NX_PARAMETER_NOT_USED(arp_cache_size);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 801489c:	4618      	mov	r0, r3
 801489e:	3720      	adds	r7, #32
 80148a0:	46bd      	mov	sp, r7
 80148a2:	bd80      	pop	{r7, pc}
 80148a4:	49502020 	.word	0x49502020
 80148a8:	2400008c 	.word	0x2400008c
 80148ac:	240008a0 	.word	0x240008a0
 80148b0:	240009e8 	.word	0x240009e8

080148b4 <_nxe_icmp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_icmp_enable(NX_IP *ip_ptr)
{
 80148b4:	b580      	push	{r7, lr}
 80148b6:	b086      	sub	sp, #24
 80148b8:	af00      	add	r7, sp, #0
 80148ba:	6078      	str	r0, [r7, #4]
#ifndef NX_DISABLE_IPV4
UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID))
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d004      	beq.n	80148cc <_nxe_icmp_enable+0x18>
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	4a17      	ldr	r2, [pc, #92]	@ (8014924 <_nxe_icmp_enable+0x70>)
 80148c8:	4293      	cmp	r3, r2
 80148ca:	d001      	beq.n	80148d0 <_nxe_icmp_enable+0x1c>
    {
        return(NX_PTR_ERROR);
 80148cc:	2307      	movs	r3, #7
 80148ce:	e025      	b.n	801491c <_nxe_icmp_enable+0x68>
    }

    /* Check to see if ICMP is enabled.  */
    if (ip_ptr -> nx_ip_icmp_packet_receive)
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d001      	beq.n	80148de <_nxe_icmp_enable+0x2a>
    {
        return(NX_ALREADY_ENABLED);
 80148da:	2315      	movs	r3, #21
 80148dc:	e01e      	b.n	801491c <_nxe_icmp_enable+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80148de:	f3ef 8305 	mrs	r3, IPSR
 80148e2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80148e4:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 80148e6:	4b10      	ldr	r3, [pc, #64]	@ (8014928 <_nxe_icmp_enable+0x74>)
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	4313      	orrs	r3, r2
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d009      	beq.n	8014904 <_nxe_icmp_enable+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80148f0:	f3ef 8305 	mrs	r3, IPSR
 80148f4:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80148f6:	68fa      	ldr	r2, [r7, #12]
 80148f8:	4b0b      	ldr	r3, [pc, #44]	@ (8014928 <_nxe_icmp_enable+0x74>)
 80148fa:	681b      	ldr	r3, [r3, #0]
 80148fc:	4313      	orrs	r3, r2
 80148fe:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014902:	d304      	bcc.n	801490e <_nxe_icmp_enable+0x5a>
 8014904:	4b09      	ldr	r3, [pc, #36]	@ (801492c <_nxe_icmp_enable+0x78>)
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	4a09      	ldr	r2, [pc, #36]	@ (8014930 <_nxe_icmp_enable+0x7c>)
 801490a:	4293      	cmp	r3, r2
 801490c:	d101      	bne.n	8014912 <_nxe_icmp_enable+0x5e>
 801490e:	2311      	movs	r3, #17
 8014910:	e004      	b.n	801491c <_nxe_icmp_enable+0x68>

    /* Call actual ICMP enable function.  */
    status =  _nx_icmp_enable(ip_ptr);
 8014912:	6878      	ldr	r0, [r7, #4]
 8014914:	f7f5 fa4e 	bl	8009db4 <_nx_icmp_enable>
 8014918:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 801491a:	697b      	ldr	r3, [r7, #20]
#else /* NX_DISABLE_IPV4  */
    NX_PARAMETER_NOT_USED(ip_ptr);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 801491c:	4618      	mov	r0, r3
 801491e:	3718      	adds	r7, #24
 8014920:	46bd      	mov	sp, r7
 8014922:	bd80      	pop	{r7, pc}
 8014924:	49502020 	.word	0x49502020
 8014928:	2400008c 	.word	0x2400008c
 801492c:	240008a0 	.word	0x240008a0
 8014930:	240009e8 	.word	0x240009e8

08014934 <_nxe_icmp_ping>:
/*                                                                        */
/**************************************************************************/
UINT  _nxe_icmp_ping(NX_IP *ip_ptr, ULONG ip_address,
                     CHAR *data_ptr, ULONG data_size,
                     NX_PACKET **response_ptr, ULONG wait_option)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	b088      	sub	sp, #32
 8014938:	af02      	add	r7, sp, #8
 801493a:	60f8      	str	r0, [r7, #12]
 801493c:	60b9      	str	r1, [r7, #8]
 801493e:	607a      	str	r2, [r7, #4]
 8014940:	603b      	str	r3, [r7, #0]
#ifndef NX_DISABLE_IPV4
UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) || (response_ptr == NX_NULL))
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	2b00      	cmp	r3, #0
 8014946:	d007      	beq.n	8014958 <_nxe_icmp_ping+0x24>
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	4a1b      	ldr	r2, [pc, #108]	@ (80149bc <_nxe_icmp_ping+0x88>)
 801494e:	4293      	cmp	r3, r2
 8014950:	d102      	bne.n	8014958 <_nxe_icmp_ping+0x24>
 8014952:	6a3b      	ldr	r3, [r7, #32]
 8014954:	2b00      	cmp	r3, #0
 8014956:	d101      	bne.n	801495c <_nxe_icmp_ping+0x28>
    {
        return(NX_PTR_ERROR);
 8014958:	2307      	movs	r3, #7
 801495a:	e02b      	b.n	80149b4 <_nxe_icmp_ping+0x80>
    }

    /* Check for invalid IP address.  */
    if (!ip_address)
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d101      	bne.n	8014966 <_nxe_icmp_ping+0x32>
    {
        return(NX_IP_ADDRESS_ERROR);
 8014962:	2321      	movs	r3, #33	@ 0x21
 8014964:	e026      	b.n	80149b4 <_nxe_icmp_ping+0x80>
    }

    /* Check to see if ICMP is enabled.  */
    if (!ip_ptr -> nx_ip_icmp_packet_receive)
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	f8d3 386c 	ldr.w	r3, [r3, #2156]	@ 0x86c
 801496c:	2b00      	cmp	r3, #0
 801496e:	d101      	bne.n	8014974 <_nxe_icmp_ping+0x40>
    {
        return(NX_NOT_ENABLED);
 8014970:	2314      	movs	r3, #20
 8014972:	e01f      	b.n	80149b4 <_nxe_icmp_ping+0x80>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014974:	f3ef 8305 	mrs	r3, IPSR
 8014978:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801497a:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 801497c:	4b10      	ldr	r3, [pc, #64]	@ (80149c0 <_nxe_icmp_ping+0x8c>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	4313      	orrs	r3, r2
 8014982:	2b00      	cmp	r3, #0
 8014984:	d108      	bne.n	8014998 <_nxe_icmp_ping+0x64>
 8014986:	4b0f      	ldr	r3, [pc, #60]	@ (80149c4 <_nxe_icmp_ping+0x90>)
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d004      	beq.n	8014998 <_nxe_icmp_ping+0x64>
 801498e:	4b0d      	ldr	r3, [pc, #52]	@ (80149c4 <_nxe_icmp_ping+0x90>)
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	4a0d      	ldr	r2, [pc, #52]	@ (80149c8 <_nxe_icmp_ping+0x94>)
 8014994:	4293      	cmp	r3, r2
 8014996:	d101      	bne.n	801499c <_nxe_icmp_ping+0x68>
 8014998:	2311      	movs	r3, #17
 801499a:	e00b      	b.n	80149b4 <_nxe_icmp_ping+0x80>

    /* Call actual ICMP ping function.  */
    status =  _nx_icmp_ping(ip_ptr, ip_address, data_ptr, data_size,
 801499c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801499e:	9301      	str	r3, [sp, #4]
 80149a0:	6a3b      	ldr	r3, [r7, #32]
 80149a2:	9300      	str	r3, [sp, #0]
 80149a4:	683b      	ldr	r3, [r7, #0]
 80149a6:	687a      	ldr	r2, [r7, #4]
 80149a8:	68b9      	ldr	r1, [r7, #8]
 80149aa:	68f8      	ldr	r0, [r7, #12]
 80149ac:	f7f5 fbd0 	bl	800a150 <_nx_icmp_ping>
 80149b0:	6178      	str	r0, [r7, #20]
                            response_ptr, wait_option);

    /* Return completion status.  */
    return(status);
 80149b2:	697b      	ldr	r3, [r7, #20]
    NX_PARAMETER_NOT_USED(response_ptr);
    NX_PARAMETER_NOT_USED(wait_option);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 80149b4:	4618      	mov	r0, r3
 80149b6:	3718      	adds	r7, #24
 80149b8:	46bd      	mov	sp, r7
 80149ba:	bd80      	pop	{r7, pc}
 80149bc:	49502020 	.word	0x49502020
 80149c0:	2400008c 	.word	0x2400008c
 80149c4:	240008a0 	.word	0x240008a0
 80149c8:	240009e8 	.word	0x240009e8

080149cc <_nxe_ip_address_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_ip_address_get(NX_IP *ip_ptr, ULONG *ip_address, ULONG *network_mask)
{
 80149cc:	b580      	push	{r7, lr}
 80149ce:	b088      	sub	sp, #32
 80149d0:	af00      	add	r7, sp, #0
 80149d2:	60f8      	str	r0, [r7, #12]
 80149d4:	60b9      	str	r1, [r7, #8]
 80149d6:	607a      	str	r2, [r7, #4]
#ifndef NX_DISABLE_IPV4
UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) || (ip_address == NX_NULL) || (network_mask == NX_NULL))
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d00a      	beq.n	80149f4 <_nxe_ip_address_get+0x28>
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	4a18      	ldr	r2, [pc, #96]	@ (8014a44 <_nxe_ip_address_get+0x78>)
 80149e4:	4293      	cmp	r3, r2
 80149e6:	d105      	bne.n	80149f4 <_nxe_ip_address_get+0x28>
 80149e8:	68bb      	ldr	r3, [r7, #8]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d002      	beq.n	80149f4 <_nxe_ip_address_get+0x28>
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d101      	bne.n	80149f8 <_nxe_ip_address_get+0x2c>
    {
        return(NX_PTR_ERROR);
 80149f4:	2307      	movs	r3, #7
 80149f6:	e020      	b.n	8014a3a <_nxe_ip_address_get+0x6e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80149f8:	f3ef 8305 	mrs	r3, IPSR
 80149fc:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80149fe:	69ba      	ldr	r2, [r7, #24]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 8014a00:	4b11      	ldr	r3, [pc, #68]	@ (8014a48 <_nxe_ip_address_get+0x7c>)
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	4313      	orrs	r3, r2
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d009      	beq.n	8014a1e <_nxe_ip_address_get+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014a0a:	f3ef 8305 	mrs	r3, IPSR
 8014a0e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014a10:	697a      	ldr	r2, [r7, #20]
 8014a12:	4b0d      	ldr	r3, [pc, #52]	@ (8014a48 <_nxe_ip_address_get+0x7c>)
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	4313      	orrs	r3, r2
 8014a18:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014a1c:	d304      	bcc.n	8014a28 <_nxe_ip_address_get+0x5c>
 8014a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8014a4c <_nxe_ip_address_get+0x80>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	4a0b      	ldr	r2, [pc, #44]	@ (8014a50 <_nxe_ip_address_get+0x84>)
 8014a24:	4293      	cmp	r3, r2
 8014a26:	d101      	bne.n	8014a2c <_nxe_ip_address_get+0x60>
 8014a28:	2311      	movs	r3, #17
 8014a2a:	e006      	b.n	8014a3a <_nxe_ip_address_get+0x6e>

    /* Call actual IP address get function.  */
    status =  _nx_ip_address_get(ip_ptr, ip_address, network_mask);
 8014a2c:	687a      	ldr	r2, [r7, #4]
 8014a2e:	68b9      	ldr	r1, [r7, #8]
 8014a30:	68f8      	ldr	r0, [r7, #12]
 8014a32:	f7f6 fbb3 	bl	800b19c <_nx_ip_address_get>
 8014a36:	61f8      	str	r0, [r7, #28]

    /* Return completion status.  */
    return(status);
 8014a38:	69fb      	ldr	r3, [r7, #28]
    NX_PARAMETER_NOT_USED(ip_address);
    NX_PARAMETER_NOT_USED(network_mask);

    return(NX_NOT_SUPPORTED);
#endif /* !NX_DISABLE_IPV4  */
}
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	3720      	adds	r7, #32
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	49502020 	.word	0x49502020
 8014a48:	2400008c 	.word	0x2400008c
 8014a4c:	240008a0 	.word	0x240008a0
 8014a50:	240009e8 	.word	0x240009e8

08014a54 <_nxe_ip_create>:
/*                                                                        */
/**************************************************************************/
UINT  _nxe_ip_create(NX_IP *ip_ptr, CHAR *name, ULONG ip_address, ULONG network_mask,
                     NX_PACKET_POOL *default_pool, VOID (*ip_link_driver)(struct NX_IP_DRIVER_STRUCT *),
                     VOID *memory_ptr, ULONG memory_size, UINT priority, UINT ip_control_block_size)
{
 8014a54:	b580      	push	{r7, lr}
 8014a56:	b092      	sub	sp, #72	@ 0x48
 8014a58:	af06      	add	r7, sp, #24
 8014a5a:	60f8      	str	r0, [r7, #12]
 8014a5c:	60b9      	str	r1, [r7, #8]
 8014a5e:	607a      	str	r2, [r7, #4]
 8014a60:	603b      	str	r3, [r7, #0]

UINT       status;
UINT       old_threshold = 0;
 8014a62:	2300      	movs	r3, #0
 8014a64:	613b      	str	r3, [r7, #16]
UCHAR     *end_stack;
TX_THREAD *current_thread;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (default_pool == NX_NULL) ||
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d012      	beq.n	8014a92 <_nxe_ip_create+0x3e>
 8014a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d00f      	beq.n	8014a92 <_nxe_ip_create+0x3e>
        (default_pool -> nx_packet_pool_id != NX_PACKET_POOL_ID) || (ip_link_driver == NX_NULL) ||
 8014a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a74:	681b      	ldr	r3, [r3, #0]
    if ((ip_ptr == NX_NULL) || (default_pool == NX_NULL) ||
 8014a76:	4a59      	ldr	r2, [pc, #356]	@ (8014bdc <_nxe_ip_create+0x188>)
 8014a78:	4293      	cmp	r3, r2
 8014a7a:	d10a      	bne.n	8014a92 <_nxe_ip_create+0x3e>
        (default_pool -> nx_packet_pool_id != NX_PACKET_POOL_ID) || (ip_link_driver == NX_NULL) ||
 8014a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d007      	beq.n	8014a92 <_nxe_ip_create+0x3e>
 8014a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014a84:	2b00      	cmp	r3, #0
 8014a86:	d004      	beq.n	8014a92 <_nxe_ip_create+0x3e>
        (memory_ptr == NX_NULL) || (ip_control_block_size != (UINT)sizeof(NX_IP)))
 8014a88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014a8a:	f640 62d4 	movw	r2, #3796	@ 0xed4
 8014a8e:	4293      	cmp	r3, r2
 8014a90:	d001      	beq.n	8014a96 <_nxe_ip_create+0x42>
    {
        return(NX_PTR_ERROR);
 8014a92:	2307      	movs	r3, #7
 8014a94:	e09d      	b.n	8014bd2 <_nxe_ip_create+0x17e>
    }

    /* Check for a memory size error.  */
    if (memory_size < TX_MINIMUM_STACK)
 8014a96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014a98:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a9a:	d801      	bhi.n	8014aa0 <_nxe_ip_create+0x4c>
    {
        return(NX_SIZE_ERROR);
 8014a9c:	2309      	movs	r3, #9
 8014a9e:	e098      	b.n	8014bd2 <_nxe_ip_create+0x17e>
    }

    /* Check the priority specified.  */
    if (priority >= TX_MAX_PRIORITIES)
 8014aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014aa2:	2b1f      	cmp	r3, #31
 8014aa4:	d901      	bls.n	8014aaa <_nxe_ip_create+0x56>
    {
        return(NX_OPTION_ERROR);
 8014aa6:	230a      	movs	r3, #10
 8014aa8:	e093      	b.n	8014bd2 <_nxe_ip_create+0x17e>
    }

    /* Calculate the end of the stack area.  */
    end_stack =  ((UCHAR *)memory_ptr) + (memory_size - 1);
 8014aaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014aac:	3b01      	subs	r3, #1
 8014aae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014ab0:	4413      	add	r3, r2
 8014ab2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Pickup current thread pointer.  */
    current_thread =  tx_thread_identify();
 8014ab4:	f002 fac2 	bl	801703c <_tx_thread_identify>
 8014ab8:	6238      	str	r0, [r7, #32]

    /* Disable preemption temporarily.  */
    if (current_thread)
 8014aba:	6a3b      	ldr	r3, [r7, #32]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d006      	beq.n	8014ace <_nxe_ip_create+0x7a>
    {
        tx_thread_preemption_change(current_thread, 0, &old_threshold);
 8014ac0:	f107 0310 	add.w	r3, r7, #16
 8014ac4:	461a      	mov	r2, r3
 8014ac6:	2100      	movs	r1, #0
 8014ac8:	6a38      	ldr	r0, [r7, #32]
 8014aca:	f002 fb11 	bl	80170f0 <_tx_thread_preemption_change>
    }

    /* Loop to check for the IP instance already created.  */
    created_ip =     _nx_ip_created_ptr;
 8014ace:	4b44      	ldr	r3, [pc, #272]	@ (8014be0 <_nxe_ip_create+0x18c>)
 8014ad0:	681b      	ldr	r3, [r3, #0]
 8014ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    created_count =  _nx_ip_created_count;
 8014ad4:	4b43      	ldr	r3, [pc, #268]	@ (8014be4 <_nxe_ip_create+0x190>)
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (created_count--)
 8014ada:	e02b      	b.n	8014b34 <_nxe_ip_create+0xe0>
    {

        /* Is the new ip already created?  */
        /*lint -e{946} suppress pointer subtraction, since it is necessary. */
        if ((ip_ptr == created_ip) ||
 8014adc:	68fa      	ldr	r2, [r7, #12]
 8014ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d017      	beq.n	8014b14 <_nxe_ip_create+0xc0>
            ((memory_ptr >= created_ip -> nx_ip_thread.tx_thread_stack_start) && (memory_ptr < created_ip -> nx_ip_thread.tx_thread_stack_end)) ||
 8014ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae6:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	@ 0x6a8
        if ((ip_ptr == created_ip) ||
 8014aea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014aec:	429a      	cmp	r2, r3
 8014aee:	d305      	bcc.n	8014afc <_nxe_ip_create+0xa8>
            ((memory_ptr >= created_ip -> nx_ip_thread.tx_thread_stack_start) && (memory_ptr < created_ip -> nx_ip_thread.tx_thread_stack_end)) ||
 8014af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014af2:	f8d3 36ac 	ldr.w	r3, [r3, #1708]	@ 0x6ac
 8014af6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014af8:	429a      	cmp	r2, r3
 8014afa:	d30b      	bcc.n	8014b14 <_nxe_ip_create+0xc0>
            ((((VOID *)end_stack)  >= created_ip -> nx_ip_thread.tx_thread_stack_start) && (((VOID *)end_stack)  < created_ip -> nx_ip_thread.tx_thread_stack_end)))
 8014afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014afe:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	@ 0x6a8
            ((memory_ptr >= created_ip -> nx_ip_thread.tx_thread_stack_start) && (memory_ptr < created_ip -> nx_ip_thread.tx_thread_stack_end)) ||
 8014b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b04:	429a      	cmp	r2, r3
 8014b06:	d311      	bcc.n	8014b2c <_nxe_ip_create+0xd8>
            ((((VOID *)end_stack)  >= created_ip -> nx_ip_thread.tx_thread_stack_start) && (((VOID *)end_stack)  < created_ip -> nx_ip_thread.tx_thread_stack_end)))
 8014b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b0a:	f8d3 36ac 	ldr.w	r3, [r3, #1708]	@ 0x6ac
 8014b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b10:	429a      	cmp	r2, r3
 8014b12:	d20b      	bcs.n	8014b2c <_nxe_ip_create+0xd8>
        {

            /* Restore preemption.  */
            if (current_thread)
 8014b14:	6a3b      	ldr	r3, [r7, #32]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d006      	beq.n	8014b28 <_nxe_ip_create+0xd4>
            {

                /*lint -e{644} suppress variable might not be initialized, since "old_threshold" was initialized by previous tx_thread_preemption_change. */
                tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 8014b1a:	693b      	ldr	r3, [r7, #16]
 8014b1c:	f107 0210 	add.w	r2, r7, #16
 8014b20:	4619      	mov	r1, r3
 8014b22:	6a38      	ldr	r0, [r7, #32]
 8014b24:	f002 fae4 	bl	80170f0 <_tx_thread_preemption_change>
            }

            /* Duplicate ip created, return an error!  */
            return(NX_PTR_ERROR);
 8014b28:	2307      	movs	r3, #7
 8014b2a:	e052      	b.n	8014bd2 <_nxe_ip_create+0x17e>
        }

        /* Move to next entry.  */
        created_ip =  created_ip -> nx_ip_created_next;
 8014b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b2e:	f8d3 3c24 	ldr.w	r3, [r3, #3108]	@ 0xc24
 8014b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (created_count--)
 8014b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b36:	1e5a      	subs	r2, r3, #1
 8014b38:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d1ce      	bne.n	8014adc <_nxe_ip_create+0x88>
    }

    /* Restore preemption.  */
    if (current_thread)
 8014b3e:	6a3b      	ldr	r3, [r7, #32]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d006      	beq.n	8014b52 <_nxe_ip_create+0xfe>
    {

        /*lint -e{644} suppress variable might not be initialized, since "old_threshold" was initialized by previous tx_thread_preemption_change. */
        tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 8014b44:	693b      	ldr	r3, [r7, #16]
 8014b46:	f107 0210 	add.w	r2, r7, #16
 8014b4a:	4619      	mov	r1, r3
 8014b4c:	6a38      	ldr	r0, [r7, #32]
 8014b4e:	f002 facf 	bl	80170f0 <_tx_thread_preemption_change>
    }

    /* Check for invalid IP address.  Note that Interface with DHCP enabled
       would start with 0.0.0.0.  Therefore the 0 IP address is allowed. */
    if ((ip_address != 0) &&
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d010      	beq.n	8014b7a <_nxe_ip_create+0x126>
        ((ip_address & NX_IP_CLASS_A_MASK) != NX_IP_CLASS_A_TYPE) &&
 8014b58:	687b      	ldr	r3, [r7, #4]
    if ((ip_address != 0) &&
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	da0d      	bge.n	8014b7a <_nxe_ip_create+0x126>
        ((ip_address & NX_IP_CLASS_B_MASK) != NX_IP_CLASS_B_TYPE) &&
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
        ((ip_address & NX_IP_CLASS_A_MASK) != NX_IP_CLASS_A_TYPE) &&
 8014b64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b68:	d007      	beq.n	8014b7a <_nxe_ip_create+0x126>
        ((ip_address & NX_IP_CLASS_C_MASK) != NX_IP_CLASS_C_TYPE))
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
        ((ip_address & NX_IP_CLASS_B_MASK) != NX_IP_CLASS_B_TYPE) &&
 8014b70:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8014b74:	d001      	beq.n	8014b7a <_nxe_ip_create+0x126>
    {
        return(NX_IP_ADDRESS_ERROR);
 8014b76:	2321      	movs	r3, #33	@ 0x21
 8014b78:	e02b      	b.n	8014bd2 <_nxe_ip_create+0x17e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014b7a:	f3ef 8305 	mrs	r3, IPSR
 8014b7e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014b80:	69ba      	ldr	r2, [r7, #24]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 8014b82:	4b19      	ldr	r3, [pc, #100]	@ (8014be8 <_nxe_ip_create+0x194>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	4313      	orrs	r3, r2
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d009      	beq.n	8014ba0 <_nxe_ip_create+0x14c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014b8c:	f3ef 8305 	mrs	r3, IPSR
 8014b90:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014b92:	697a      	ldr	r2, [r7, #20]
 8014b94:	4b14      	ldr	r3, [pc, #80]	@ (8014be8 <_nxe_ip_create+0x194>)
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	4313      	orrs	r3, r2
 8014b9a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014b9e:	d304      	bcc.n	8014baa <_nxe_ip_create+0x156>
 8014ba0:	4b12      	ldr	r3, [pc, #72]	@ (8014bec <_nxe_ip_create+0x198>)
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	4a12      	ldr	r2, [pc, #72]	@ (8014bf0 <_nxe_ip_create+0x19c>)
 8014ba6:	4293      	cmp	r3, r2
 8014ba8:	d101      	bne.n	8014bae <_nxe_ip_create+0x15a>
 8014baa:	2311      	movs	r3, #17
 8014bac:	e011      	b.n	8014bd2 <_nxe_ip_create+0x17e>

    /* Call actual IP instance create function.  */
    status =  _nx_ip_create(ip_ptr, name, ip_address, network_mask, default_pool, ip_link_driver,
 8014bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014bb0:	9304      	str	r3, [sp, #16]
 8014bb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014bb4:	9303      	str	r3, [sp, #12]
 8014bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014bb8:	9302      	str	r3, [sp, #8]
 8014bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014bbc:	9301      	str	r3, [sp, #4]
 8014bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014bc0:	9300      	str	r3, [sp, #0]
 8014bc2:	683b      	ldr	r3, [r7, #0]
 8014bc4:	687a      	ldr	r2, [r7, #4]
 8014bc6:	68b9      	ldr	r1, [r7, #8]
 8014bc8:	68f8      	ldr	r0, [r7, #12]
 8014bca:	f7f6 fc29 	bl	800b420 <_nx_ip_create>
 8014bce:	61f8      	str	r0, [r7, #28]
                            memory_ptr, memory_size, priority);

    /* Return completion status.  */
    return(status);
 8014bd0:	69fb      	ldr	r3, [r7, #28]
}
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	3730      	adds	r7, #48	@ 0x30
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	bd80      	pop	{r7, pc}
 8014bda:	bf00      	nop
 8014bdc:	5041434b 	.word	0x5041434b
 8014be0:	24000834 	.word	0x24000834
 8014be4:	24000838 	.word	0x24000838
 8014be8:	2400008c 	.word	0x2400008c
 8014bec:	240008a0 	.word	0x240008a0
 8014bf0:	240009e8 	.word	0x240009e8

08014bf4 <_nxe_packet_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_packet_allocate(NX_PACKET_POOL *pool_ptr,  NX_PACKET **packet_ptr,
                           ULONG packet_type, ULONG wait_option)
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	b086      	sub	sp, #24
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	60f8      	str	r0, [r7, #12]
 8014bfc:	60b9      	str	r1, [r7, #8]
 8014bfe:	607a      	str	r2, [r7, #4]
 8014c00:	603b      	str	r3, [r7, #0]

UINT status;


    /* Check for invalid input pointers.  */
    if ((pool_ptr == NX_NULL) || (pool_ptr -> nx_packet_pool_id != NX_PACKET_POOL_ID) || (packet_ptr == NX_NULL))
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d007      	beq.n	8014c18 <_nxe_packet_allocate+0x24>
 8014c08:	68fb      	ldr	r3, [r7, #12]
 8014c0a:	681b      	ldr	r3, [r3, #0]
 8014c0c:	4a18      	ldr	r2, [pc, #96]	@ (8014c70 <_nxe_packet_allocate+0x7c>)
 8014c0e:	4293      	cmp	r3, r2
 8014c10:	d102      	bne.n	8014c18 <_nxe_packet_allocate+0x24>
 8014c12:	68bb      	ldr	r3, [r7, #8]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d101      	bne.n	8014c1c <_nxe_packet_allocate+0x28>
    {
        return(NX_PTR_ERROR);
 8014c18:	2307      	movs	r3, #7
 8014c1a:	e025      	b.n	8014c68 <_nxe_packet_allocate+0x74>
    }

    /* Check for an invalid packet type - for alignment purposes, it must be evenly divisible by the size
       of a ULONG.  */
    if (packet_type % sizeof(ULONG))
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	f003 0303 	and.w	r3, r3, #3
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	d001      	beq.n	8014c2a <_nxe_packet_allocate+0x36>
    {
        return(NX_OPTION_ERROR);
 8014c26:	230a      	movs	r3, #10
 8014c28:	e01e      	b.n	8014c68 <_nxe_packet_allocate+0x74>
    }

    /* Check for a thread caller if the wait option specifies suspension.  */
    NX_THREAD_WAIT_CALLER_CHECKING
 8014c2a:	683b      	ldr	r3, [r7, #0]
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d013      	beq.n	8014c58 <_nxe_packet_allocate+0x64>
 8014c30:	4b10      	ldr	r3, [pc, #64]	@ (8014c74 <_nxe_packet_allocate+0x80>)
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d00d      	beq.n	8014c54 <_nxe_packet_allocate+0x60>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014c38:	f3ef 8305 	mrs	r3, IPSR
 8014c3c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014c3e:	693a      	ldr	r2, [r7, #16]
 8014c40:	4b0d      	ldr	r3, [pc, #52]	@ (8014c78 <_nxe_packet_allocate+0x84>)
 8014c42:	681b      	ldr	r3, [r3, #0]
 8014c44:	4313      	orrs	r3, r2
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d104      	bne.n	8014c54 <_nxe_packet_allocate+0x60>
 8014c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8014c74 <_nxe_packet_allocate+0x80>)
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	4a0b      	ldr	r2, [pc, #44]	@ (8014c7c <_nxe_packet_allocate+0x88>)
 8014c50:	4293      	cmp	r3, r2
 8014c52:	d101      	bne.n	8014c58 <_nxe_packet_allocate+0x64>
 8014c54:	2311      	movs	r3, #17
 8014c56:	e007      	b.n	8014c68 <_nxe_packet_allocate+0x74>

    /* Call actual packet allocate function.  */
    status =  _nx_packet_allocate(pool_ptr,  packet_ptr, packet_type, wait_option);
 8014c58:	683b      	ldr	r3, [r7, #0]
 8014c5a:	687a      	ldr	r2, [r7, #4]
 8014c5c:	68b9      	ldr	r1, [r7, #8]
 8014c5e:	68f8      	ldr	r0, [r7, #12]
 8014c60:	f7f9 ff06 	bl	800ea70 <_nx_packet_allocate>
 8014c64:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8014c66:	697b      	ldr	r3, [r7, #20]
}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	3718      	adds	r7, #24
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	bd80      	pop	{r7, pc}
 8014c70:	5041434b 	.word	0x5041434b
 8014c74:	240008a0 	.word	0x240008a0
 8014c78:	2400008c 	.word	0x2400008c
 8014c7c:	240009e8 	.word	0x240009e8

08014c80 <_nxe_packet_data_retrieve>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_packet_data_retrieve(NX_PACKET *packet_ptr, VOID *buffer_start, ULONG *bytes_copied)
{
 8014c80:	b580      	push	{r7, lr}
 8014c82:	b086      	sub	sp, #24
 8014c84:	af00      	add	r7, sp, #0
 8014c86:	60f8      	str	r0, [r7, #12]
 8014c88:	60b9      	str	r1, [r7, #8]
 8014c8a:	607a      	str	r2, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((packet_ptr == NX_NULL) || (buffer_start == NX_NULL) || (bytes_copied == NX_NULL))
 8014c8c:	68fb      	ldr	r3, [r7, #12]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d005      	beq.n	8014c9e <_nxe_packet_data_retrieve+0x1e>
 8014c92:	68bb      	ldr	r3, [r7, #8]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d002      	beq.n	8014c9e <_nxe_packet_data_retrieve+0x1e>
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d101      	bne.n	8014ca2 <_nxe_packet_data_retrieve+0x22>
    {
        return(NX_PTR_ERROR);
 8014c9e:	2307      	movs	r3, #7
 8014ca0:	e006      	b.n	8014cb0 <_nxe_packet_data_retrieve+0x30>
    }

    /* Call actual packet data retrieve function.  */
    status =  _nx_packet_data_retrieve(packet_ptr, buffer_start, bytes_copied);
 8014ca2:	687a      	ldr	r2, [r7, #4]
 8014ca4:	68b9      	ldr	r1, [r7, #8]
 8014ca6:	68f8      	ldr	r0, [r7, #12]
 8014ca8:	f7fa f901 	bl	800eeae <_nx_packet_data_retrieve>
 8014cac:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8014cae:	697b      	ldr	r3, [r7, #20]
}
 8014cb0:	4618      	mov	r0, r3
 8014cb2:	3718      	adds	r7, #24
 8014cb4:	46bd      	mov	sp, r7
 8014cb6:	bd80      	pop	{r7, pc}

08014cb8 <_nxe_packet_pool_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_packet_pool_create(NX_PACKET_POOL *pool_ptr, CHAR *name_ptr, ULONG payload_size,
                              VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8014cb8:	b580      	push	{r7, lr}
 8014cba:	b094      	sub	sp, #80	@ 0x50
 8014cbc:	af02      	add	r7, sp, #8
 8014cbe:	60f8      	str	r0, [r7, #12]
 8014cc0:	60b9      	str	r1, [r7, #8]
 8014cc2:	607a      	str	r2, [r7, #4]
 8014cc4:	603b      	str	r3, [r7, #0]

UINT            status;
ULONG           rounded_payload_size;
ULONG           rounded_pool_size;
ULONG           header_size;
UINT            old_threshold = 0;
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	613b      	str	r3, [r7, #16]
VOID           *rounded_pool_start;
TX_THREAD      *current_thread;


    /* Check for invalid input pointers.  */
    if ((pool_ptr == NX_NULL) || (pool_start == NX_NULL) || (pool_control_block_size != (UINT)sizeof(NX_PACKET_POOL)))
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	d005      	beq.n	8014cdc <_nxe_packet_pool_create+0x24>
 8014cd0:	683b      	ldr	r3, [r7, #0]
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d002      	beq.n	8014cdc <_nxe_packet_pool_create+0x24>
 8014cd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014cd8:	2b3c      	cmp	r3, #60	@ 0x3c
 8014cda:	d001      	beq.n	8014ce0 <_nxe_packet_pool_create+0x28>
    {
        return(NX_PTR_ERROR);
 8014cdc:	2307      	movs	r3, #7
 8014cde:	e0a7      	b.n	8014e30 <_nxe_packet_pool_create+0x178>
    }

    /* Align the starting address to four bytes. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    rounded_pool_start = (VOID *)((((ALIGN_TYPE)pool_start + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 8014ce0:	683b      	ldr	r3, [r7, #0]
 8014ce2:	3303      	adds	r3, #3
 8014ce4:	f023 0303 	bic.w	r3, r3, #3
 8014ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Round the pool size down to something that is evenly divisible by alignment.  */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    rounded_pool_size = (ULONG)(((pool_size - ((ALIGN_TYPE)rounded_pool_start - (ALIGN_TYPE)pool_start)) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 8014cea:	683a      	ldr	r2, [r7, #0]
 8014cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014cee:	1ad2      	subs	r2, r2, r3
 8014cf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014cf2:	4413      	add	r3, r2
 8014cf4:	f023 0303 	bic.w	r3, r3, #3
 8014cf8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Calculate the address of payload. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    payload_address = (CHAR *)((ALIGN_TYPE)rounded_pool_start + sizeof(NX_PACKET));
 8014cfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014cfc:	333c      	adds	r3, #60	@ 0x3c
 8014cfe:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Align the address of payload. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    payload_address = (CHAR *)((((ALIGN_TYPE)payload_address + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT);
 8014d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d02:	3303      	adds	r3, #3
 8014d04:	f023 0303 	bic.w	r3, r3, #3
 8014d08:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Calculate the header size. */
    /*lint -e{923} suppress cast between ULONG and pointer.  */
    header_size = (ULONG)((ALIGN_TYPE)payload_address - (ALIGN_TYPE)rounded_pool_start);
 8014d0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d0e:	1ad3      	subs	r3, r2, r3
 8014d10:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Round the packet size up to something that helps guarantee proper alignment for header and payload.  */
    rounded_payload_size =  (ULONG)(((header_size + payload_size + NX_PACKET_ALIGNMENT  - 1) / NX_PACKET_ALIGNMENT) * NX_PACKET_ALIGNMENT - header_size);
 8014d12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	4413      	add	r3, r2
 8014d18:	3303      	adds	r3, #3
 8014d1a:	f023 0203 	bic.w	r2, r3, #3
 8014d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d20:	1ad3      	subs	r3, r2, r3
 8014d22:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check for an invalid pool and payload size.  */
    if ((pool_size <= NX_PACKET_ALIGNMENT) || (!payload_size) ||
 8014d24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d26:	2b04      	cmp	r3, #4
 8014d28:	d908      	bls.n	8014d3c <_nxe_packet_pool_create+0x84>
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d005      	beq.n	8014d3c <_nxe_packet_pool_create+0x84>
        ((rounded_payload_size + header_size) > rounded_pool_size))
 8014d30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d34:	4413      	add	r3, r2
    if ((pool_size <= NX_PACKET_ALIGNMENT) || (!payload_size) ||
 8014d36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014d38:	429a      	cmp	r2, r3
 8014d3a:	d201      	bcs.n	8014d40 <_nxe_packet_pool_create+0x88>
    {
        return(NX_SIZE_ERROR);
 8014d3c:	2309      	movs	r3, #9
 8014d3e:	e077      	b.n	8014e30 <_nxe_packet_pool_create+0x178>
    }

    /* Calculate the end of the pool memory area.  */
    end_memory =  ((CHAR *)pool_start) + (pool_size - 1);
 8014d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d42:	3b01      	subs	r3, #1
 8014d44:	683a      	ldr	r2, [r7, #0]
 8014d46:	4413      	add	r3, r2
 8014d48:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Pickup current thread pointer.  */
    current_thread =  tx_thread_identify();
 8014d4a:	f002 f977 	bl	801703c <_tx_thread_identify>
 8014d4e:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Disable preemption temporarily.  */
    if (current_thread)
 8014d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d006      	beq.n	8014d64 <_nxe_packet_pool_create+0xac>
    {
        tx_thread_preemption_change(current_thread, 0, &old_threshold);
 8014d56:	f107 0310 	add.w	r3, r7, #16
 8014d5a:	461a      	mov	r2, r3
 8014d5c:	2100      	movs	r1, #0
 8014d5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014d60:	f002 f9c6 	bl	80170f0 <_tx_thread_preemption_change>
    }

    /* Loop to check for the pool instance already created.  */
    created_pool =   _nx_packet_pool_created_ptr;
 8014d64:	4b34      	ldr	r3, [pc, #208]	@ (8014e38 <_nxe_packet_pool_create+0x180>)
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	647b      	str	r3, [r7, #68]	@ 0x44
    created_count =  _nx_packet_pool_created_count;
 8014d6a:	4b34      	ldr	r3, [pc, #208]	@ (8014e3c <_nxe_packet_pool_create+0x184>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	643b      	str	r3, [r7, #64]	@ 0x40
    while (created_count--)
 8014d70:	e02b      	b.n	8014dca <_nxe_packet_pool_create+0x112>
    {

        /* Calculate the created pool's end of memory.  */
        created_end =  created_pool -> nx_packet_pool_start + (created_pool -> nx_packet_pool_size - 1);
 8014d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014d74:	6a1a      	ldr	r2, [r3, #32]
 8014d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d7a:	3b01      	subs	r3, #1
 8014d7c:	4413      	add	r3, r2
 8014d7e:	61fb      	str	r3, [r7, #28]

        /* Is the new pool already created?  */
        /*lint -e{946} suppress pointer subtraction, since it is necessary. */
        if ((pool_ptr == created_pool) ||
 8014d80:	68fa      	ldr	r2, [r7, #12]
 8014d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014d84:	429a      	cmp	r2, r3
 8014d86:	d011      	beq.n	8014dac <_nxe_packet_pool_create+0xf4>
            ((pool_start >= (VOID *)created_pool -> nx_packet_pool_start) && (pool_start < (VOID *)created_end)) ||
 8014d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014d8a:	6a1b      	ldr	r3, [r3, #32]
        if ((pool_ptr == created_pool) ||
 8014d8c:	683a      	ldr	r2, [r7, #0]
 8014d8e:	429a      	cmp	r2, r3
 8014d90:	d303      	bcc.n	8014d9a <_nxe_packet_pool_create+0xe2>
            ((pool_start >= (VOID *)created_pool -> nx_packet_pool_start) && (pool_start < (VOID *)created_end)) ||
 8014d92:	683a      	ldr	r2, [r7, #0]
 8014d94:	69fb      	ldr	r3, [r7, #28]
 8014d96:	429a      	cmp	r2, r3
 8014d98:	d308      	bcc.n	8014dac <_nxe_packet_pool_create+0xf4>
            ((end_memory  >= created_pool -> nx_packet_pool_start) && (end_memory  < created_end)))
 8014d9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014d9c:	6a1b      	ldr	r3, [r3, #32]
            ((pool_start >= (VOID *)created_pool -> nx_packet_pool_start) && (pool_start < (VOID *)created_end)) ||
 8014d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014da0:	429a      	cmp	r2, r3
 8014da2:	d30f      	bcc.n	8014dc4 <_nxe_packet_pool_create+0x10c>
            ((end_memory  >= created_pool -> nx_packet_pool_start) && (end_memory  < created_end)))
 8014da4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014da6:	69fb      	ldr	r3, [r7, #28]
 8014da8:	429a      	cmp	r2, r3
 8014daa:	d20b      	bcs.n	8014dc4 <_nxe_packet_pool_create+0x10c>
        {

            /* Restore preemption.  */
            if (current_thread)
 8014dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d006      	beq.n	8014dc0 <_nxe_packet_pool_create+0x108>
            {

                /*lint -e{644} suppress variable might not be initialized, since "old_threshold" was initialized by previous tx_thread_preemption_change. */
                tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 8014db2:	693b      	ldr	r3, [r7, #16]
 8014db4:	f107 0210 	add.w	r2, r7, #16
 8014db8:	4619      	mov	r1, r3
 8014dba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014dbc:	f002 f998 	bl	80170f0 <_tx_thread_preemption_change>
            }

            /* Duplicate packet pool created, return an error!  */
            return(NX_PTR_ERROR);
 8014dc0:	2307      	movs	r3, #7
 8014dc2:	e035      	b.n	8014e30 <_nxe_packet_pool_create+0x178>
        }

        /* Move to next entry.  */
        created_pool =  created_pool -> nx_packet_pool_created_next;
 8014dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014dc8:	647b      	str	r3, [r7, #68]	@ 0x44
    while (created_count--)
 8014dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014dcc:	1e5a      	subs	r2, r3, #1
 8014dce:	643a      	str	r2, [r7, #64]	@ 0x40
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d1ce      	bne.n	8014d72 <_nxe_packet_pool_create+0xba>
    }

    /* Restore preemption.  */
    if (current_thread)
 8014dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d006      	beq.n	8014de8 <_nxe_packet_pool_create+0x130>
    {
        tx_thread_preemption_change(current_thread, old_threshold, &old_threshold);
 8014dda:	693b      	ldr	r3, [r7, #16]
 8014ddc:	f107 0210 	add.w	r2, r7, #16
 8014de0:	4619      	mov	r1, r3
 8014de2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014de4:	f002 f984 	bl	80170f0 <_tx_thread_preemption_change>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014de8:	f3ef 8305 	mrs	r3, IPSR
 8014dec:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8014dee:	69ba      	ldr	r2, [r7, #24]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 8014df0:	4b13      	ldr	r3, [pc, #76]	@ (8014e40 <_nxe_packet_pool_create+0x188>)
 8014df2:	681b      	ldr	r3, [r3, #0]
 8014df4:	4313      	orrs	r3, r2
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d009      	beq.n	8014e0e <_nxe_packet_pool_create+0x156>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014dfa:	f3ef 8305 	mrs	r3, IPSR
 8014dfe:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8014e00:	697a      	ldr	r2, [r7, #20]
 8014e02:	4b0f      	ldr	r3, [pc, #60]	@ (8014e40 <_nxe_packet_pool_create+0x188>)
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	4313      	orrs	r3, r2
 8014e08:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014e0c:	d304      	bcc.n	8014e18 <_nxe_packet_pool_create+0x160>
 8014e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8014e44 <_nxe_packet_pool_create+0x18c>)
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	4a0d      	ldr	r2, [pc, #52]	@ (8014e48 <_nxe_packet_pool_create+0x190>)
 8014e14:	4293      	cmp	r3, r2
 8014e16:	d101      	bne.n	8014e1c <_nxe_packet_pool_create+0x164>
 8014e18:	2311      	movs	r3, #17
 8014e1a:	e009      	b.n	8014e30 <_nxe_packet_pool_create+0x178>

    /* Call actual packet pool create function.  */
    status =  _nx_packet_pool_create(pool_ptr, name_ptr, payload_size, pool_start, pool_size);
 8014e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014e1e:	9300      	str	r3, [sp, #0]
 8014e20:	683b      	ldr	r3, [r7, #0]
 8014e22:	687a      	ldr	r2, [r7, #4]
 8014e24:	68b9      	ldr	r1, [r7, #8]
 8014e26:	68f8      	ldr	r0, [r7, #12]
 8014e28:	f7fa f8e0 	bl	800efec <_nx_packet_pool_create>
 8014e2c:	6238      	str	r0, [r7, #32]

    /* Return completion status.  */
    return(status);
 8014e2e:	6a3b      	ldr	r3, [r7, #32]
}
 8014e30:	4618      	mov	r0, r3
 8014e32:	3748      	adds	r7, #72	@ 0x48
 8014e34:	46bd      	mov	sp, r7
 8014e36:	bd80      	pop	{r7, pc}
 8014e38:	2400083c 	.word	0x2400083c
 8014e3c:	24000840 	.word	0x24000840
 8014e40:	2400008c 	.word	0x2400008c
 8014e44:	240008a0 	.word	0x240008a0
 8014e48:	240009e8 	.word	0x240009e8

08014e4c <_nxe_packet_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_packet_release(NX_PACKET **packet_ptr_ptr)
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	b084      	sub	sp, #16
 8014e50:	af00      	add	r7, sp, #0
 8014e52:	6078      	str	r0, [r7, #4]
UINT       status;
NX_PACKET *packet_ptr;


    /* Setup packet pointer.  */
    packet_ptr =  *packet_ptr_ptr;
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	60fb      	str	r3, [r7, #12]

    /* Simple integrity check on the packet.  */
    if ((packet_ptr == NX_NULL) || (packet_ptr -> nx_packet_pool_owner == NX_NULL) ||
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d009      	beq.n	8014e74 <_nxe_packet_release+0x28>
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	681b      	ldr	r3, [r3, #0]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d005      	beq.n	8014e74 <_nxe_packet_release+0x28>
        ((packet_ptr -> nx_packet_pool_owner) -> nx_packet_pool_id != NX_PACKET_POOL_ID))
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	681b      	ldr	r3, [r3, #0]
    if ((packet_ptr == NX_NULL) || (packet_ptr -> nx_packet_pool_owner == NX_NULL) ||
 8014e6e:	4a12      	ldr	r2, [pc, #72]	@ (8014eb8 <_nxe_packet_release+0x6c>)
 8014e70:	4293      	cmp	r3, r2
 8014e72:	d001      	beq.n	8014e78 <_nxe_packet_release+0x2c>
    {

        return(NX_PTR_ERROR);
 8014e74:	2307      	movs	r3, #7
 8014e76:	e01a      	b.n	8014eae <_nxe_packet_release+0x62>
    }

    /* Check for an invalid packet prepend pointer.  */
    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    if (packet_ptr -> nx_packet_prepend_ptr < packet_ptr -> nx_packet_data_start)
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	689a      	ldr	r2, [r3, #8]
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	691b      	ldr	r3, [r3, #16]
 8014e80:	429a      	cmp	r2, r3
 8014e82:	d201      	bcs.n	8014e88 <_nxe_packet_release+0x3c>
    {
        return(NX_UNDERFLOW);
 8014e84:	2302      	movs	r3, #2
 8014e86:	e012      	b.n	8014eae <_nxe_packet_release+0x62>
    }

    /* Check for an invalid packet append pointer.  */
    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    if (packet_ptr -> nx_packet_append_ptr > packet_ptr -> nx_packet_data_end)
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	68da      	ldr	r2, [r3, #12]
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	695b      	ldr	r3, [r3, #20]
 8014e90:	429a      	cmp	r2, r3
 8014e92:	d901      	bls.n	8014e98 <_nxe_packet_release+0x4c>
    {
        return(NX_OVERFLOW);
 8014e94:	2303      	movs	r3, #3
 8014e96:	e00a      	b.n	8014eae <_nxe_packet_release+0x62>
    }

    /* Call actual packet release function.  */
    status =  _nx_packet_release(packet_ptr);
 8014e98:	68f8      	ldr	r0, [r7, #12]
 8014e9a:	f7fa f989 	bl	800f1b0 <_nx_packet_release>
 8014e9e:	60b8      	str	r0, [r7, #8]

    /* Determine if the packet release was successful.  */
    if (status == NX_SUCCESS)
 8014ea0:	68bb      	ldr	r3, [r7, #8]
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d102      	bne.n	8014eac <_nxe_packet_release+0x60>
    {

        /* Yes, now clear the application's packet pointer so it can't be accidentally
           used again by the application.  This is only done when error checking is
           enabled.  */
        *packet_ptr_ptr =  NX_NULL;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	2200      	movs	r2, #0
 8014eaa:	601a      	str	r2, [r3, #0]
    }

    /* Return completion status.  */
    return(status);
 8014eac:	68bb      	ldr	r3, [r7, #8]
}
 8014eae:	4618      	mov	r0, r3
 8014eb0:	3710      	adds	r7, #16
 8014eb2:	46bd      	mov	sp, r7
 8014eb4:	bd80      	pop	{r7, pc}
 8014eb6:	bf00      	nop
 8014eb8:	5041434b 	.word	0x5041434b

08014ebc <_nxe_packet_transmit_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_packet_transmit_release(NX_PACKET **packet_ptr_ptr)
{
 8014ebc:	b580      	push	{r7, lr}
 8014ebe:	b084      	sub	sp, #16
 8014ec0:	af00      	add	r7, sp, #0
 8014ec2:	6078      	str	r0, [r7, #4]
UINT       status;
NX_PACKET *packet_ptr;


    /* Setup packet pointer.  */
    packet_ptr =  *packet_ptr_ptr;
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	681b      	ldr	r3, [r3, #0]
 8014ec8:	60fb      	str	r3, [r7, #12]

    /* Simple integrity check on the packet.  */
    if ((packet_ptr == NX_NULL) || (packet_ptr -> nx_packet_pool_owner == NX_NULL) ||
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	2b00      	cmp	r3, #0
 8014ece:	d009      	beq.n	8014ee4 <_nxe_packet_transmit_release+0x28>
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d005      	beq.n	8014ee4 <_nxe_packet_transmit_release+0x28>
        ((packet_ptr -> nx_packet_pool_owner) -> nx_packet_pool_id != NX_PACKET_POOL_ID))
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	681b      	ldr	r3, [r3, #0]
    if ((packet_ptr == NX_NULL) || (packet_ptr -> nx_packet_pool_owner == NX_NULL) ||
 8014ede:	4a12      	ldr	r2, [pc, #72]	@ (8014f28 <_nxe_packet_transmit_release+0x6c>)
 8014ee0:	4293      	cmp	r3, r2
 8014ee2:	d001      	beq.n	8014ee8 <_nxe_packet_transmit_release+0x2c>
    {

        return(NX_PTR_ERROR);
 8014ee4:	2307      	movs	r3, #7
 8014ee6:	e01a      	b.n	8014f1e <_nxe_packet_transmit_release+0x62>
    }

    /* Check for an invalid packet prepend pointer.  */
    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    if (packet_ptr -> nx_packet_prepend_ptr < packet_ptr -> nx_packet_data_start)
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	689a      	ldr	r2, [r3, #8]
 8014eec:	68fb      	ldr	r3, [r7, #12]
 8014eee:	691b      	ldr	r3, [r3, #16]
 8014ef0:	429a      	cmp	r2, r3
 8014ef2:	d201      	bcs.n	8014ef8 <_nxe_packet_transmit_release+0x3c>
    {
        return(NX_UNDERFLOW);
 8014ef4:	2302      	movs	r3, #2
 8014ef6:	e012      	b.n	8014f1e <_nxe_packet_transmit_release+0x62>
    }

    /* Check for an invalid packet append pointer.  */
    /*lint -e{946} suppress pointer subtraction, since it is necessary. */
    if (packet_ptr -> nx_packet_append_ptr > packet_ptr -> nx_packet_data_end)
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	68da      	ldr	r2, [r3, #12]
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	695b      	ldr	r3, [r3, #20]
 8014f00:	429a      	cmp	r2, r3
 8014f02:	d901      	bls.n	8014f08 <_nxe_packet_transmit_release+0x4c>
    {
        return(NX_OVERFLOW);
 8014f04:	2303      	movs	r3, #3
 8014f06:	e00a      	b.n	8014f1e <_nxe_packet_transmit_release+0x62>
    }

    /* Call actual packet transmit release function.  */
    status =  _nx_packet_transmit_release(packet_ptr);
 8014f08:	68f8      	ldr	r0, [r7, #12]
 8014f0a:	f7fa fa0b 	bl	800f324 <_nx_packet_transmit_release>
 8014f0e:	60b8      	str	r0, [r7, #8]

    /* Determine if the packet release was successful.  */
    if (status == NX_SUCCESS)
 8014f10:	68bb      	ldr	r3, [r7, #8]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d102      	bne.n	8014f1c <_nxe_packet_transmit_release+0x60>
    {

        /* Yes, now clear the application's packet pointer so it can't be accidentally
           used again by the application.  This is only done when error checking is
           enabled.  */
        *packet_ptr_ptr =  NX_NULL;
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	2200      	movs	r2, #0
 8014f1a:	601a      	str	r2, [r3, #0]
    }

    /* Return completion status.  */
    return(status);
 8014f1c:	68bb      	ldr	r3, [r7, #8]
}
 8014f1e:	4618      	mov	r0, r3
 8014f20:	3710      	adds	r7, #16
 8014f22:	46bd      	mov	sp, r7
 8014f24:	bd80      	pop	{r7, pc}
 8014f26:	bf00      	nop
 8014f28:	5041434b 	.word	0x5041434b

08014f2c <_nxe_tcp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_enable(NX_IP *ip_ptr)
{
 8014f2c:	b580      	push	{r7, lr}
 8014f2e:	b086      	sub	sp, #24
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	6078      	str	r0, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID))
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d004      	beq.n	8014f44 <_nxe_tcp_enable+0x18>
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	4a15      	ldr	r2, [pc, #84]	@ (8014f94 <_nxe_tcp_enable+0x68>)
 8014f40:	4293      	cmp	r3, r2
 8014f42:	d001      	beq.n	8014f48 <_nxe_tcp_enable+0x1c>
    {
        return(NX_PTR_ERROR);
 8014f44:	2307      	movs	r3, #7
 8014f46:	e020      	b.n	8014f8a <_nxe_tcp_enable+0x5e>
    }

    /* Check to see if TCP is already enabled.  */
    if (ip_ptr -> nx_ip_tcp_packet_receive)
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d001      	beq.n	8014f56 <_nxe_tcp_enable+0x2a>
    {
        return(NX_ALREADY_ENABLED);
 8014f52:	2315      	movs	r3, #21
 8014f54:	e019      	b.n	8014f8a <_nxe_tcp_enable+0x5e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014f56:	f3ef 8305 	mrs	r3, IPSR
 8014f5a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8014f5c:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_NOT_ISR_CALLER_CHECKING
 8014f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8014f98 <_nxe_tcp_enable+0x6c>)
 8014f60:	681b      	ldr	r3, [r3, #0]
 8014f62:	4313      	orrs	r3, r2
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d00b      	beq.n	8014f80 <_nxe_tcp_enable+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014f68:	f3ef 8305 	mrs	r3, IPSR
 8014f6c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8014f6e:	68fa      	ldr	r2, [r7, #12]
 8014f70:	4b09      	ldr	r3, [pc, #36]	@ (8014f98 <_nxe_tcp_enable+0x6c>)
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	4313      	orrs	r3, r2
 8014f76:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8014f7a:	d201      	bcs.n	8014f80 <_nxe_tcp_enable+0x54>
 8014f7c:	2311      	movs	r3, #17
 8014f7e:	e004      	b.n	8014f8a <_nxe_tcp_enable+0x5e>

    /* Call actual TCP enable function.  */
    status =  _nx_tcp_enable(ip_ptr);
 8014f80:	6878      	ldr	r0, [r7, #4]
 8014f82:	f7fa fd49 	bl	800fa18 <_nx_tcp_enable>
 8014f86:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8014f88:	697b      	ldr	r3, [r7, #20]
}
 8014f8a:	4618      	mov	r0, r3
 8014f8c:	3718      	adds	r7, #24
 8014f8e:	46bd      	mov	sp, r7
 8014f90:	bd80      	pop	{r7, pc}
 8014f92:	bf00      	nop
 8014f94:	49502020 	.word	0x49502020
 8014f98:	2400008c 	.word	0x2400008c

08014f9c <_nxe_tcp_server_socket_accept>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_server_socket_accept(NX_TCP_SOCKET *socket_ptr, ULONG wait_option)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b084      	sub	sp, #16
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
 8014fa4:	6039      	str	r1, [r7, #0]

UINT status;


    /* Check for invalid input pointers.  */
    if ((socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d004      	beq.n	8014fb6 <_nxe_tcp_server_socket_accept+0x1a>
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	4a15      	ldr	r2, [pc, #84]	@ (8015008 <_nxe_tcp_server_socket_accept+0x6c>)
 8014fb2:	4293      	cmp	r3, r2
 8014fb4:	d001      	beq.n	8014fba <_nxe_tcp_server_socket_accept+0x1e>
    {
        return(NX_PTR_ERROR);
 8014fb6:	2307      	movs	r3, #7
 8014fb8:	e022      	b.n	8015000 <_nxe_tcp_server_socket_accept+0x64>
    }

    /* Check to see if TCP is enabled.  */
    if (!(socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_packet_receive)
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8014fc0:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	d101      	bne.n	8014fcc <_nxe_tcp_server_socket_accept+0x30>
    {
        return(NX_NOT_ENABLED);
 8014fc8:	2314      	movs	r3, #20
 8014fca:	e019      	b.n	8015000 <_nxe_tcp_server_socket_accept+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014fcc:	f3ef 8305 	mrs	r3, IPSR
 8014fd0:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8014fd2:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 8014fd4:	4b0d      	ldr	r3, [pc, #52]	@ (801500c <_nxe_tcp_server_socket_accept+0x70>)
 8014fd6:	681b      	ldr	r3, [r3, #0]
 8014fd8:	4313      	orrs	r3, r2
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d108      	bne.n	8014ff0 <_nxe_tcp_server_socket_accept+0x54>
 8014fde:	4b0c      	ldr	r3, [pc, #48]	@ (8015010 <_nxe_tcp_server_socket_accept+0x74>)
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d004      	beq.n	8014ff0 <_nxe_tcp_server_socket_accept+0x54>
 8014fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8015010 <_nxe_tcp_server_socket_accept+0x74>)
 8014fe8:	681b      	ldr	r3, [r3, #0]
 8014fea:	4a0a      	ldr	r2, [pc, #40]	@ (8015014 <_nxe_tcp_server_socket_accept+0x78>)
 8014fec:	4293      	cmp	r3, r2
 8014fee:	d101      	bne.n	8014ff4 <_nxe_tcp_server_socket_accept+0x58>
 8014ff0:	2311      	movs	r3, #17
 8014ff2:	e005      	b.n	8015000 <_nxe_tcp_server_socket_accept+0x64>

    /* Call actual TCP server socket accept function.  */
    status =  _nx_tcp_server_socket_accept(socket_ptr, wait_option);
 8014ff4:	6839      	ldr	r1, [r7, #0]
 8014ff6:	6878      	ldr	r0, [r7, #4]
 8014ff8:	f7fb ff76 	bl	8010ee8 <_nx_tcp_server_socket_accept>
 8014ffc:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8014ffe:	68fb      	ldr	r3, [r7, #12]
}
 8015000:	4618      	mov	r0, r3
 8015002:	3710      	adds	r7, #16
 8015004:	46bd      	mov	sp, r7
 8015006:	bd80      	pop	{r7, pc}
 8015008:	54435020 	.word	0x54435020
 801500c:	2400008c 	.word	0x2400008c
 8015010:	240008a0 	.word	0x240008a0
 8015014:	240009e8 	.word	0x240009e8

08015018 <_nxe_tcp_server_socket_listen>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_server_socket_listen(NX_IP *ip_ptr, UINT port, NX_TCP_SOCKET *socket_ptr, UINT listen_queue_size,
                                    VOID (*tcp_listen_callback)(NX_TCP_SOCKET *socket_ptr, UINT port))
{
 8015018:	b580      	push	{r7, lr}
 801501a:	b088      	sub	sp, #32
 801501c:	af02      	add	r7, sp, #8
 801501e:	60f8      	str	r0, [r7, #12]
 8015020:	60b9      	str	r1, [r7, #8]
 8015022:	607a      	str	r2, [r7, #4]
 8015024:	603b      	str	r3, [r7, #0]

UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) ||
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	2b00      	cmp	r3, #0
 801502a:	d00c      	beq.n	8015046 <_nxe_tcp_server_socket_listen+0x2e>
 801502c:	68fb      	ldr	r3, [r7, #12]
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	4a1f      	ldr	r2, [pc, #124]	@ (80150b0 <_nxe_tcp_server_socket_listen+0x98>)
 8015032:	4293      	cmp	r3, r2
 8015034:	d107      	bne.n	8015046 <_nxe_tcp_server_socket_listen+0x2e>
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d004      	beq.n	8015046 <_nxe_tcp_server_socket_listen+0x2e>
        (socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	4a1c      	ldr	r2, [pc, #112]	@ (80150b4 <_nxe_tcp_server_socket_listen+0x9c>)
 8015042:	4293      	cmp	r3, r2
 8015044:	d001      	beq.n	801504a <_nxe_tcp_server_socket_listen+0x32>
    {
        return(NX_PTR_ERROR);
 8015046:	2307      	movs	r3, #7
 8015048:	e02d      	b.n	80150a6 <_nxe_tcp_server_socket_listen+0x8e>
    }

    /* Check to see if TCP is enabled.  */
    if (!ip_ptr -> nx_ip_tcp_packet_receive)
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 8015050:	2b00      	cmp	r3, #0
 8015052:	d101      	bne.n	8015058 <_nxe_tcp_server_socket_listen+0x40>
    {
        return(NX_NOT_ENABLED);
 8015054:	2314      	movs	r3, #20
 8015056:	e026      	b.n	80150a6 <_nxe_tcp_server_socket_listen+0x8e>
    }

    /* Check for an invalid port.  */
    if ((!port) || (((ULONG)port) > (ULONG)NX_MAX_PORT))
 8015058:	68bb      	ldr	r3, [r7, #8]
 801505a:	2b00      	cmp	r3, #0
 801505c:	d003      	beq.n	8015066 <_nxe_tcp_server_socket_listen+0x4e>
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015064:	d301      	bcc.n	801506a <_nxe_tcp_server_socket_listen+0x52>
    {
        return(NX_INVALID_PORT);
 8015066:	2346      	movs	r3, #70	@ 0x46
 8015068:	e01d      	b.n	80150a6 <_nxe_tcp_server_socket_listen+0x8e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801506a:	f3ef 8305 	mrs	r3, IPSR
 801506e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8015070:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 8015072:	4b11      	ldr	r3, [pc, #68]	@ (80150b8 <_nxe_tcp_server_socket_listen+0xa0>)
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	4313      	orrs	r3, r2
 8015078:	2b00      	cmp	r3, #0
 801507a:	d108      	bne.n	801508e <_nxe_tcp_server_socket_listen+0x76>
 801507c:	4b0f      	ldr	r3, [pc, #60]	@ (80150bc <_nxe_tcp_server_socket_listen+0xa4>)
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	2b00      	cmp	r3, #0
 8015082:	d004      	beq.n	801508e <_nxe_tcp_server_socket_listen+0x76>
 8015084:	4b0d      	ldr	r3, [pc, #52]	@ (80150bc <_nxe_tcp_server_socket_listen+0xa4>)
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	4a0d      	ldr	r2, [pc, #52]	@ (80150c0 <_nxe_tcp_server_socket_listen+0xa8>)
 801508a:	4293      	cmp	r3, r2
 801508c:	d101      	bne.n	8015092 <_nxe_tcp_server_socket_listen+0x7a>
 801508e:	2311      	movs	r3, #17
 8015090:	e009      	b.n	80150a6 <_nxe_tcp_server_socket_listen+0x8e>

    /* Call actual TCP server socket listen function.  */
    status =  _nx_tcp_server_socket_listen(ip_ptr, port, socket_ptr, listen_queue_size, tcp_listen_callback);
 8015092:	6a3b      	ldr	r3, [r7, #32]
 8015094:	9300      	str	r3, [sp, #0]
 8015096:	683b      	ldr	r3, [r7, #0]
 8015098:	687a      	ldr	r2, [r7, #4]
 801509a:	68b9      	ldr	r1, [r7, #8]
 801509c:	68f8      	ldr	r0, [r7, #12]
 801509e:	f7fc f80f 	bl	80110c0 <_nx_tcp_server_socket_listen>
 80150a2:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 80150a4:	697b      	ldr	r3, [r7, #20]
}
 80150a6:	4618      	mov	r0, r3
 80150a8:	3718      	adds	r7, #24
 80150aa:	46bd      	mov	sp, r7
 80150ac:	bd80      	pop	{r7, pc}
 80150ae:	bf00      	nop
 80150b0:	49502020 	.word	0x49502020
 80150b4:	54435020 	.word	0x54435020
 80150b8:	2400008c 	.word	0x2400008c
 80150bc:	240008a0 	.word	0x240008a0
 80150c0:	240009e8 	.word	0x240009e8

080150c4 <_nxe_tcp_server_socket_relisten>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_server_socket_relisten(NX_IP *ip_ptr, UINT port, NX_TCP_SOCKET *socket_ptr)
{
 80150c4:	b580      	push	{r7, lr}
 80150c6:	b086      	sub	sp, #24
 80150c8:	af00      	add	r7, sp, #0
 80150ca:	60f8      	str	r0, [r7, #12]
 80150cc:	60b9      	str	r1, [r7, #8]
 80150ce:	607a      	str	r2, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) ||
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d00c      	beq.n	80150f0 <_nxe_tcp_server_socket_relisten+0x2c>
 80150d6:	68fb      	ldr	r3, [r7, #12]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	4a1e      	ldr	r2, [pc, #120]	@ (8015154 <_nxe_tcp_server_socket_relisten+0x90>)
 80150dc:	4293      	cmp	r3, r2
 80150de:	d107      	bne.n	80150f0 <_nxe_tcp_server_socket_relisten+0x2c>
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d004      	beq.n	80150f0 <_nxe_tcp_server_socket_relisten+0x2c>
        (socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	681b      	ldr	r3, [r3, #0]
 80150ea:	4a1b      	ldr	r2, [pc, #108]	@ (8015158 <_nxe_tcp_server_socket_relisten+0x94>)
 80150ec:	4293      	cmp	r3, r2
 80150ee:	d001      	beq.n	80150f4 <_nxe_tcp_server_socket_relisten+0x30>
    {
        return(NX_PTR_ERROR);
 80150f0:	2307      	movs	r3, #7
 80150f2:	e02a      	b.n	801514a <_nxe_tcp_server_socket_relisten+0x86>
    }

    /* Check to see if TCP is enabled.  */
    if (!ip_ptr -> nx_ip_tcp_packet_receive)
 80150f4:	68fb      	ldr	r3, [r7, #12]
 80150f6:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d101      	bne.n	8015102 <_nxe_tcp_server_socket_relisten+0x3e>
    {
        return(NX_NOT_ENABLED);
 80150fe:	2314      	movs	r3, #20
 8015100:	e023      	b.n	801514a <_nxe_tcp_server_socket_relisten+0x86>
    }

    /* Check for an invalid port.  */
    if ((!port) || (((ULONG)port) > (ULONG)NX_MAX_PORT))
 8015102:	68bb      	ldr	r3, [r7, #8]
 8015104:	2b00      	cmp	r3, #0
 8015106:	d003      	beq.n	8015110 <_nxe_tcp_server_socket_relisten+0x4c>
 8015108:	68bb      	ldr	r3, [r7, #8]
 801510a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801510e:	d301      	bcc.n	8015114 <_nxe_tcp_server_socket_relisten+0x50>
    {
        return(NX_INVALID_PORT);
 8015110:	2346      	movs	r3, #70	@ 0x46
 8015112:	e01a      	b.n	801514a <_nxe_tcp_server_socket_relisten+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015114:	f3ef 8305 	mrs	r3, IPSR
 8015118:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801511a:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 801511c:	4b0f      	ldr	r3, [pc, #60]	@ (801515c <_nxe_tcp_server_socket_relisten+0x98>)
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	4313      	orrs	r3, r2
 8015122:	2b00      	cmp	r3, #0
 8015124:	d108      	bne.n	8015138 <_nxe_tcp_server_socket_relisten+0x74>
 8015126:	4b0e      	ldr	r3, [pc, #56]	@ (8015160 <_nxe_tcp_server_socket_relisten+0x9c>)
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	2b00      	cmp	r3, #0
 801512c:	d004      	beq.n	8015138 <_nxe_tcp_server_socket_relisten+0x74>
 801512e:	4b0c      	ldr	r3, [pc, #48]	@ (8015160 <_nxe_tcp_server_socket_relisten+0x9c>)
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	4a0c      	ldr	r2, [pc, #48]	@ (8015164 <_nxe_tcp_server_socket_relisten+0xa0>)
 8015134:	4293      	cmp	r3, r2
 8015136:	d101      	bne.n	801513c <_nxe_tcp_server_socket_relisten+0x78>
 8015138:	2311      	movs	r3, #17
 801513a:	e006      	b.n	801514a <_nxe_tcp_server_socket_relisten+0x86>

    /* Call actual TCP server socket relisten function.  */
    status =  _nx_tcp_server_socket_relisten(ip_ptr, port, socket_ptr);
 801513c:	687a      	ldr	r2, [r7, #4]
 801513e:	68b9      	ldr	r1, [r7, #8]
 8015140:	68f8      	ldr	r0, [r7, #12]
 8015142:	f7fc f872 	bl	801122a <_nx_tcp_server_socket_relisten>
 8015146:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8015148:	697b      	ldr	r3, [r7, #20]
}
 801514a:	4618      	mov	r0, r3
 801514c:	3718      	adds	r7, #24
 801514e:	46bd      	mov	sp, r7
 8015150:	bd80      	pop	{r7, pc}
 8015152:	bf00      	nop
 8015154:	49502020 	.word	0x49502020
 8015158:	54435020 	.word	0x54435020
 801515c:	2400008c 	.word	0x2400008c
 8015160:	240008a0 	.word	0x240008a0
 8015164:	240009e8 	.word	0x240009e8

08015168 <_nxe_tcp_server_socket_unaccept>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_server_socket_unaccept(NX_TCP_SOCKET *socket_ptr)
{
 8015168:	b580      	push	{r7, lr}
 801516a:	b084      	sub	sp, #16
 801516c:	af00      	add	r7, sp, #0
 801516e:	6078      	str	r0, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d004      	beq.n	8015180 <_nxe_tcp_server_socket_unaccept+0x18>
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	4a15      	ldr	r2, [pc, #84]	@ (80151d0 <_nxe_tcp_server_socket_unaccept+0x68>)
 801517c:	4293      	cmp	r3, r2
 801517e:	d001      	beq.n	8015184 <_nxe_tcp_server_socket_unaccept+0x1c>
    {
        return(NX_PTR_ERROR);
 8015180:	2307      	movs	r3, #7
 8015182:	e021      	b.n	80151c8 <_nxe_tcp_server_socket_unaccept+0x60>
    }

    /* Check to see if TCP is enabled.  */
    if (!(socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_packet_receive)
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801518a:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 801518e:	2b00      	cmp	r3, #0
 8015190:	d101      	bne.n	8015196 <_nxe_tcp_server_socket_unaccept+0x2e>
    {
        return(NX_NOT_ENABLED);
 8015192:	2314      	movs	r3, #20
 8015194:	e018      	b.n	80151c8 <_nxe_tcp_server_socket_unaccept+0x60>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015196:	f3ef 8305 	mrs	r3, IPSR
 801519a:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 801519c:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 801519e:	4b0d      	ldr	r3, [pc, #52]	@ (80151d4 <_nxe_tcp_server_socket_unaccept+0x6c>)
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	4313      	orrs	r3, r2
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	d108      	bne.n	80151ba <_nxe_tcp_server_socket_unaccept+0x52>
 80151a8:	4b0b      	ldr	r3, [pc, #44]	@ (80151d8 <_nxe_tcp_server_socket_unaccept+0x70>)
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	2b00      	cmp	r3, #0
 80151ae:	d004      	beq.n	80151ba <_nxe_tcp_server_socket_unaccept+0x52>
 80151b0:	4b09      	ldr	r3, [pc, #36]	@ (80151d8 <_nxe_tcp_server_socket_unaccept+0x70>)
 80151b2:	681b      	ldr	r3, [r3, #0]
 80151b4:	4a09      	ldr	r2, [pc, #36]	@ (80151dc <_nxe_tcp_server_socket_unaccept+0x74>)
 80151b6:	4293      	cmp	r3, r2
 80151b8:	d101      	bne.n	80151be <_nxe_tcp_server_socket_unaccept+0x56>
 80151ba:	2311      	movs	r3, #17
 80151bc:	e004      	b.n	80151c8 <_nxe_tcp_server_socket_unaccept+0x60>

    /* Call actual TCP server socket unaccept function.  */
    status =  _nx_tcp_server_socket_unaccept(socket_ptr);
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f7fc f9ab 	bl	801151a <_nx_tcp_server_socket_unaccept>
 80151c4:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 80151c6:	68fb      	ldr	r3, [r7, #12]
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3710      	adds	r7, #16
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bd80      	pop	{r7, pc}
 80151d0:	54435020 	.word	0x54435020
 80151d4:	2400008c 	.word	0x2400008c
 80151d8:	240008a0 	.word	0x240008a0
 80151dc:	240009e8 	.word	0x240009e8

080151e0 <_nxe_tcp_socket_create>:
UINT  _nxe_tcp_socket_create(NX_IP *ip_ptr, NX_TCP_SOCKET *socket_ptr, CHAR *name,
                             ULONG type_of_service, ULONG fragment, UINT time_to_live, ULONG window_size,
                             VOID (*tcp_urgent_data_callback)(NX_TCP_SOCKET *socket_ptr),
                             VOID (*tcp_disconnect_callback)(NX_TCP_SOCKET *socket_ptr),
                             UINT tcp_socket_size)
{
 80151e0:	b580      	push	{r7, lr}
 80151e2:	b090      	sub	sp, #64	@ 0x40
 80151e4:	af06      	add	r7, sp, #24
 80151e6:	60f8      	str	r0, [r7, #12]
 80151e8:	60b9      	str	r1, [r7, #8]
 80151ea:	607a      	str	r2, [r7, #4]
 80151ec:	603b      	str	r3, [r7, #0]
NX_TCP_SOCKET *created_socket;
ULONG          created_count;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID) || (socket_ptr == NX_NULL) ||
 80151ee:	68fb      	ldr	r3, [r7, #12]
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d00b      	beq.n	801520c <_nxe_tcp_socket_create+0x2c>
 80151f4:	68fb      	ldr	r3, [r7, #12]
 80151f6:	681b      	ldr	r3, [r3, #0]
 80151f8:	4a47      	ldr	r2, [pc, #284]	@ (8015318 <_nxe_tcp_socket_create+0x138>)
 80151fa:	4293      	cmp	r3, r2
 80151fc:	d106      	bne.n	801520c <_nxe_tcp_socket_create+0x2c>
 80151fe:	68bb      	ldr	r3, [r7, #8]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d003      	beq.n	801520c <_nxe_tcp_socket_create+0x2c>
 8015204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015206:	f5b3 7f9e 	cmp.w	r3, #316	@ 0x13c
 801520a:	d001      	beq.n	8015210 <_nxe_tcp_socket_create+0x30>
        (tcp_socket_size != (UINT)sizeof(NX_TCP_SOCKET)))
    {
        return(NX_PTR_ERROR);
 801520c:	2307      	movs	r3, #7
 801520e:	e07f      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015210:	f3ef 8305 	mrs	r3, IPSR
 8015214:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8015216:	69ba      	ldr	r2, [r7, #24]
    }

    /* Check for appropriate caller.  */
    NX_INIT_AND_THREADS_CALLER_CHECKING
 8015218:	4b40      	ldr	r3, [pc, #256]	@ (801531c <_nxe_tcp_socket_create+0x13c>)
 801521a:	681b      	ldr	r3, [r3, #0]
 801521c:	4313      	orrs	r3, r2
 801521e:	2b00      	cmp	r3, #0
 8015220:	d009      	beq.n	8015236 <_nxe_tcp_socket_create+0x56>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015222:	f3ef 8305 	mrs	r3, IPSR
 8015226:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8015228:	697a      	ldr	r2, [r7, #20]
 801522a:	4b3c      	ldr	r3, [pc, #240]	@ (801531c <_nxe_tcp_socket_create+0x13c>)
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	4313      	orrs	r3, r2
 8015230:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8015234:	d304      	bcc.n	8015240 <_nxe_tcp_socket_create+0x60>
 8015236:	4b3a      	ldr	r3, [pc, #232]	@ (8015320 <_nxe_tcp_socket_create+0x140>)
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	4a3a      	ldr	r2, [pc, #232]	@ (8015324 <_nxe_tcp_socket_create+0x144>)
 801523c:	4293      	cmp	r3, r2
 801523e:	d101      	bne.n	8015244 <_nxe_tcp_socket_create+0x64>
 8015240:	2311      	movs	r3, #17
 8015242:	e065      	b.n	8015310 <_nxe_tcp_socket_create+0x130>

    /* Get protection mutex.  */
    tx_mutex_get(&(ip_ptr -> nx_ip_protection), TX_WAIT_FOREVER);
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801524a:	f04f 31ff 	mov.w	r1, #4294967295
 801524e:	4618      	mov	r0, r3
 8015250:	f001 f960 	bl	8016514 <_tx_mutex_get>

    /* Pickup created count and created socket pointer.  */
    created_count =   ip_ptr -> nx_ip_tcp_created_sockets_count;
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	f8d3 39a4 	ldr.w	r3, [r3, #2468]	@ 0x9a4
 801525a:	623b      	str	r3, [r7, #32]
    created_socket =  ip_ptr -> nx_ip_tcp_created_sockets_ptr;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	f8d3 39a0 	ldr.w	r3, [r3, #2464]	@ 0x9a0
 8015262:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Loop to look for socket already created.  */
    while (created_count--)
 8015264:	e00f      	b.n	8015286 <_nxe_tcp_socket_create+0xa6>
    {

        /* Compare the new socket with the already created socket.  */
        if (socket_ptr == created_socket)
 8015266:	68ba      	ldr	r2, [r7, #8]
 8015268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801526a:	429a      	cmp	r2, r3
 801526c:	d107      	bne.n	801527e <_nxe_tcp_socket_create+0x9e>
        {

            /* Error, socket already created!  */

            /* Release protection mutex.  */
            tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 801526e:	68fb      	ldr	r3, [r7, #12]
 8015270:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8015274:	4618      	mov	r0, r3
 8015276:	f001 fbc5 	bl	8016a04 <_tx_mutex_put>

            /* Return error.  */
            return(NX_PTR_ERROR);
 801527a:	2307      	movs	r3, #7
 801527c:	e048      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
        }

        /* Move to next created socket.  */
        created_socket =  created_socket -> nx_tcp_socket_created_next;
 801527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015280:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8015284:	627b      	str	r3, [r7, #36]	@ 0x24
    while (created_count--)
 8015286:	6a3b      	ldr	r3, [r7, #32]
 8015288:	1e5a      	subs	r2, r3, #1
 801528a:	623a      	str	r2, [r7, #32]
 801528c:	2b00      	cmp	r3, #0
 801528e:	d1ea      	bne.n	8015266 <_nxe_tcp_socket_create+0x86>
    }

    /* Release protection mutex.  */
    tx_mutex_put(&(ip_ptr -> nx_ip_protection));
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8015296:	4618      	mov	r0, r3
 8015298:	f001 fbb4 	bl	8016a04 <_tx_mutex_put>

    /* Check to see if TCP is enabled.  */
    if (!ip_ptr -> nx_ip_tcp_packet_receive)
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d101      	bne.n	80152aa <_nxe_tcp_socket_create+0xca>
    {
        return(NX_NOT_ENABLED);
 80152a6:	2314      	movs	r3, #20
 80152a8:	e032      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    }

    /* Check for valid type of service.  */
    if (type_of_service & ~(NX_IP_TOS_MASK))
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d001      	beq.n	80152b8 <_nxe_tcp_socket_create+0xd8>
    {
        return(NX_OPTION_ERROR);
 80152b4:	230a      	movs	r3, #10
 80152b6:	e02b      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    }

    /* Check for valid fragment option.  */
    if ((fragment != NX_FRAGMENT_OKAY) &&
 80152b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d005      	beq.n	80152ca <_nxe_tcp_socket_create+0xea>
 80152be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80152c4:	d001      	beq.n	80152ca <_nxe_tcp_socket_create+0xea>
        (fragment != NX_DONT_FRAGMENT))
    {
        return(NX_OPTION_ERROR);
 80152c6:	230a      	movs	r3, #10
 80152c8:	e022      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    }

    /* Check for valid time to live option.  */
    if (((ULONG)time_to_live) > NX_IP_TIME_TO_LIVE_MASK)
 80152ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152cc:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 80152d0:	d901      	bls.n	80152d6 <_nxe_tcp_socket_create+0xf6>
    {
        return(NX_OPTION_ERROR);
 80152d2:	230a      	movs	r3, #10
 80152d4:	e01c      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    }

    /* Check for valid window size.  */
    if (!window_size)
 80152d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d101      	bne.n	80152e0 <_nxe_tcp_socket_create+0x100>
    {
        return(NX_OPTION_ERROR);
 80152dc:	230a      	movs	r3, #10
 80152de:	e017      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
    }

#ifndef  NX_ENABLE_TCP_WINDOW_SCALING
    if (window_size > NX_LOWER_16_MASK)
 80152e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80152e6:	d301      	bcc.n	80152ec <_nxe_tcp_socket_create+0x10c>
    {
        return(NX_OPTION_ERROR);
 80152e8:	230a      	movs	r3, #10
 80152ea:	e011      	b.n	8015310 <_nxe_tcp_socket_create+0x130>
        return(NX_OPTION_ERROR);
    }
#endif /* NX_ENABLE_TCP_WINDOW_SCALING  */

    /* Call actual TCP socket create function.  */
    status =  _nx_tcp_socket_create(ip_ptr, socket_ptr, name, type_of_service, fragment, time_to_live,
 80152ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80152ee:	9304      	str	r3, [sp, #16]
 80152f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80152f2:	9303      	str	r3, [sp, #12]
 80152f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152f6:	9302      	str	r3, [sp, #8]
 80152f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152fa:	9301      	str	r3, [sp, #4]
 80152fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152fe:	9300      	str	r3, [sp, #0]
 8015300:	683b      	ldr	r3, [r7, #0]
 8015302:	687a      	ldr	r2, [r7, #4]
 8015304:	68b9      	ldr	r1, [r7, #8]
 8015306:	68f8      	ldr	r0, [r7, #12]
 8015308:	f7fc fa4a 	bl	80117a0 <_nx_tcp_socket_create>
 801530c:	61f8      	str	r0, [r7, #28]
                                    window_size, tcp_urgent_data_callback, tcp_disconnect_callback);

    /* Return completion status.  */
    return(status);
 801530e:	69fb      	ldr	r3, [r7, #28]
}
 8015310:	4618      	mov	r0, r3
 8015312:	3728      	adds	r7, #40	@ 0x28
 8015314:	46bd      	mov	sp, r7
 8015316:	bd80      	pop	{r7, pc}
 8015318:	49502020 	.word	0x49502020
 801531c:	2400008c 	.word	0x2400008c
 8015320:	240008a0 	.word	0x240008a0
 8015324:	240009e8 	.word	0x240009e8

08015328 <_nxe_tcp_socket_disconnect>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_socket_disconnect(NX_TCP_SOCKET *socket_ptr, ULONG wait_option)
{
 8015328:	b580      	push	{r7, lr}
 801532a:	b084      	sub	sp, #16
 801532c:	af00      	add	r7, sp, #0
 801532e:	6078      	str	r0, [r7, #4]
 8015330:	6039      	str	r1, [r7, #0]

UINT status;


    /* Check for invalid input pointers.  */
    if ((socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID))
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d004      	beq.n	8015342 <_nxe_tcp_socket_disconnect+0x1a>
 8015338:	687b      	ldr	r3, [r7, #4]
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	4a15      	ldr	r2, [pc, #84]	@ (8015394 <_nxe_tcp_socket_disconnect+0x6c>)
 801533e:	4293      	cmp	r3, r2
 8015340:	d001      	beq.n	8015346 <_nxe_tcp_socket_disconnect+0x1e>
    {
        return(NX_PTR_ERROR);
 8015342:	2307      	movs	r3, #7
 8015344:	e022      	b.n	801538c <_nxe_tcp_socket_disconnect+0x64>
    }

    /* Check to see if TCP is enabled.  */
    if (!(socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_packet_receive)
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801534c:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 8015350:	2b00      	cmp	r3, #0
 8015352:	d101      	bne.n	8015358 <_nxe_tcp_socket_disconnect+0x30>
    {
        return(NX_NOT_ENABLED);
 8015354:	2314      	movs	r3, #20
 8015356:	e019      	b.n	801538c <_nxe_tcp_socket_disconnect+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015358:	f3ef 8305 	mrs	r3, IPSR
 801535c:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 801535e:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 8015360:	4b0d      	ldr	r3, [pc, #52]	@ (8015398 <_nxe_tcp_socket_disconnect+0x70>)
 8015362:	681b      	ldr	r3, [r3, #0]
 8015364:	4313      	orrs	r3, r2
 8015366:	2b00      	cmp	r3, #0
 8015368:	d108      	bne.n	801537c <_nxe_tcp_socket_disconnect+0x54>
 801536a:	4b0c      	ldr	r3, [pc, #48]	@ (801539c <_nxe_tcp_socket_disconnect+0x74>)
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d004      	beq.n	801537c <_nxe_tcp_socket_disconnect+0x54>
 8015372:	4b0a      	ldr	r3, [pc, #40]	@ (801539c <_nxe_tcp_socket_disconnect+0x74>)
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	4a0a      	ldr	r2, [pc, #40]	@ (80153a0 <_nxe_tcp_socket_disconnect+0x78>)
 8015378:	4293      	cmp	r3, r2
 801537a:	d101      	bne.n	8015380 <_nxe_tcp_socket_disconnect+0x58>
 801537c:	2311      	movs	r3, #17
 801537e:	e005      	b.n	801538c <_nxe_tcp_socket_disconnect+0x64>

    /* Call actual TCP socket disconnect function.  */
    status =  _nx_tcp_socket_disconnect(socket_ptr, wait_option);
 8015380:	6839      	ldr	r1, [r7, #0]
 8015382:	6878      	ldr	r0, [r7, #4]
 8015384:	f7fc fadc 	bl	8011940 <_nx_tcp_socket_disconnect>
 8015388:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 801538a:	68fb      	ldr	r3, [r7, #12]
}
 801538c:	4618      	mov	r0, r3
 801538e:	3710      	adds	r7, #16
 8015390:	46bd      	mov	sp, r7
 8015392:	bd80      	pop	{r7, pc}
 8015394:	54435020 	.word	0x54435020
 8015398:	2400008c 	.word	0x2400008c
 801539c:	240008a0 	.word	0x240008a0
 80153a0:	240009e8 	.word	0x240009e8

080153a4 <_nxe_tcp_socket_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_tcp_socket_receive(NX_TCP_SOCKET *socket_ptr, NX_PACKET **packet_ptr, ULONG wait_option)
{
 80153a4:	b580      	push	{r7, lr}
 80153a6:	b086      	sub	sp, #24
 80153a8:	af00      	add	r7, sp, #0
 80153aa:	60f8      	str	r0, [r7, #12]
 80153ac:	60b9      	str	r1, [r7, #8]
 80153ae:	607a      	str	r2, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((socket_ptr == NX_NULL) || (socket_ptr -> nx_tcp_socket_id != NX_TCP_ID) || (packet_ptr == NX_NULL))
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d007      	beq.n	80153c6 <_nxe_tcp_socket_receive+0x22>
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	4a18      	ldr	r2, [pc, #96]	@ (801541c <_nxe_tcp_socket_receive+0x78>)
 80153bc:	4293      	cmp	r3, r2
 80153be:	d102      	bne.n	80153c6 <_nxe_tcp_socket_receive+0x22>
 80153c0:	68bb      	ldr	r3, [r7, #8]
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d101      	bne.n	80153ca <_nxe_tcp_socket_receive+0x26>
    {
        return(NX_PTR_ERROR);
 80153c6:	2307      	movs	r3, #7
 80153c8:	e023      	b.n	8015412 <_nxe_tcp_socket_receive+0x6e>
    }

    /* Check to see if TCP is enabled.  */
    if (!(socket_ptr -> nx_tcp_socket_ip_ptr) -> nx_ip_tcp_packet_receive)
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80153d0:	f8d3 39a8 	ldr.w	r3, [r3, #2472]	@ 0x9a8
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d101      	bne.n	80153dc <_nxe_tcp_socket_receive+0x38>
    {
        return(NX_NOT_ENABLED);
 80153d8:	2314      	movs	r3, #20
 80153da:	e01a      	b.n	8015412 <_nxe_tcp_socket_receive+0x6e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80153dc:	f3ef 8305 	mrs	r3, IPSR
 80153e0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80153e2:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_THREADS_ONLY_CALLER_CHECKING
 80153e4:	4b0e      	ldr	r3, [pc, #56]	@ (8015420 <_nxe_tcp_socket_receive+0x7c>)
 80153e6:	681b      	ldr	r3, [r3, #0]
 80153e8:	4313      	orrs	r3, r2
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d108      	bne.n	8015400 <_nxe_tcp_socket_receive+0x5c>
 80153ee:	4b0d      	ldr	r3, [pc, #52]	@ (8015424 <_nxe_tcp_socket_receive+0x80>)
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d004      	beq.n	8015400 <_nxe_tcp_socket_receive+0x5c>
 80153f6:	4b0b      	ldr	r3, [pc, #44]	@ (8015424 <_nxe_tcp_socket_receive+0x80>)
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	4a0b      	ldr	r2, [pc, #44]	@ (8015428 <_nxe_tcp_socket_receive+0x84>)
 80153fc:	4293      	cmp	r3, r2
 80153fe:	d101      	bne.n	8015404 <_nxe_tcp_socket_receive+0x60>
 8015400:	2311      	movs	r3, #17
 8015402:	e006      	b.n	8015412 <_nxe_tcp_socket_receive+0x6e>

    /* Call actual TCP socket receive function.  */
    status =  _nx_tcp_socket_receive(socket_ptr, packet_ptr, wait_option);
 8015404:	687a      	ldr	r2, [r7, #4]
 8015406:	68b9      	ldr	r1, [r7, #8]
 8015408:	68f8      	ldr	r0, [r7, #12]
 801540a:	f7fc fd7f 	bl	8011f0c <_nx_tcp_socket_receive>
 801540e:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8015410:	697b      	ldr	r3, [r7, #20]
}
 8015412:	4618      	mov	r0, r3
 8015414:	3718      	adds	r7, #24
 8015416:	46bd      	mov	sp, r7
 8015418:	bd80      	pop	{r7, pc}
 801541a:	bf00      	nop
 801541c:	54435020 	.word	0x54435020
 8015420:	2400008c 	.word	0x2400008c
 8015424:	240008a0 	.word	0x240008a0
 8015428:	240009e8 	.word	0x240009e8

0801542c <_nxe_udp_enable>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _nxe_udp_enable(NX_IP *ip_ptr)
{
 801542c:	b580      	push	{r7, lr}
 801542e:	b086      	sub	sp, #24
 8015430:	af00      	add	r7, sp, #0
 8015432:	6078      	str	r0, [r7, #4]

UINT status;


    /* Check for invalid input pointers.  */
    if ((ip_ptr == NX_NULL) || (ip_ptr -> nx_ip_id != NX_IP_ID))
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d004      	beq.n	8015444 <_nxe_udp_enable+0x18>
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	4a15      	ldr	r2, [pc, #84]	@ (8015494 <_nxe_udp_enable+0x68>)
 8015440:	4293      	cmp	r3, r2
 8015442:	d001      	beq.n	8015448 <_nxe_udp_enable+0x1c>
    {
        return(NX_PTR_ERROR);
 8015444:	2307      	movs	r3, #7
 8015446:	e020      	b.n	801548a <_nxe_udp_enable+0x5e>
    }

    /* Check to see if UDP is enabled.  */
    if (ip_ptr -> nx_ip_udp_packet_receive)
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
 801544e:	2b00      	cmp	r3, #0
 8015450:	d001      	beq.n	8015456 <_nxe_udp_enable+0x2a>
    {
        return(NX_ALREADY_ENABLED);
 8015452:	2315      	movs	r3, #21
 8015454:	e019      	b.n	801548a <_nxe_udp_enable+0x5e>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015456:	f3ef 8305 	mrs	r3, IPSR
 801545a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 801545c:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for appropriate caller.  */
    NX_NOT_ISR_CALLER_CHECKING
 801545e:	4b0e      	ldr	r3, [pc, #56]	@ (8015498 <_nxe_udp_enable+0x6c>)
 8015460:	681b      	ldr	r3, [r3, #0]
 8015462:	4313      	orrs	r3, r2
 8015464:	2b00      	cmp	r3, #0
 8015466:	d00b      	beq.n	8015480 <_nxe_udp_enable+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8015468:	f3ef 8305 	mrs	r3, IPSR
 801546c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 801546e:	68fa      	ldr	r2, [r7, #12]
 8015470:	4b09      	ldr	r3, [pc, #36]	@ (8015498 <_nxe_udp_enable+0x6c>)
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	4313      	orrs	r3, r2
 8015476:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 801547a:	d201      	bcs.n	8015480 <_nxe_udp_enable+0x54>
 801547c:	2311      	movs	r3, #17
 801547e:	e004      	b.n	801548a <_nxe_udp_enable+0x5e>

    /* Call actual UDP enable function.  */
    status =  _nx_udp_enable(ip_ptr);
 8015480:	6878      	ldr	r0, [r7, #4]
 8015482:	f7fe fbcb 	bl	8013c1c <_nx_udp_enable>
 8015486:	6178      	str	r0, [r7, #20]

    /* Return completion status.  */
    return(status);
 8015488:	697b      	ldr	r3, [r7, #20]
}
 801548a:	4618      	mov	r0, r3
 801548c:	3718      	adds	r7, #24
 801548e:	46bd      	mov	sp, r7
 8015490:	bd80      	pop	{r7, pc}
 8015492:	bf00      	nop
 8015494:	49502020 	.word	0x49502020
 8015498:	2400008c 	.word	0x2400008c

0801549c <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 801549c:	b580      	push	{r7, lr}
 801549e:	b096      	sub	sp, #88	@ 0x58
 80154a0:	af00      	add	r7, sp, #0
 80154a2:	60f8      	str	r0, [r7, #12]
 80154a4:	60b9      	str	r1, [r7, #8]
 80154a6:	607a      	str	r2, [r7, #4]
 80154a8:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	3303      	adds	r3, #3
 80154ae:	f023 0303 	bic.w	r3, r3, #3
 80154b2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80154b4:	f3ef 8310 	mrs	r3, PRIMASK
 80154b8:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 80154ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 80154bc:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80154be:	b672      	cpsid	i
    return(int_posture);
 80154c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80154c2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80154c4:	4b55      	ldr	r3, [pc, #340]	@ (801561c <_tx_byte_allocate+0x180>)
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 80154ca:	2300      	movs	r3, #0
 80154cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80154ce:	68fb      	ldr	r3, [r7, #12]
 80154d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80154d2:	621a      	str	r2, [r3, #32]
 80154d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80154d6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80154d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154da:	f383 8810 	msr	PRIMASK, r3
}
 80154de:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80154e0:	6879      	ldr	r1, [r7, #4]
 80154e2:	68f8      	ldr	r0, [r7, #12]
 80154e4:	f000 f9b2 	bl	801584c <_tx_byte_pool_search>
 80154e8:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80154ea:	f3ef 8310 	mrs	r3, PRIMASK
 80154ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80154f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80154f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80154f4:	b672      	cpsid	i
    return(int_posture);
 80154f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 80154f8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 80154fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d002      	beq.n	8015506 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8015500:	2301      	movs	r3, #1
 8015502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015504:	e006      	b.n	8015514 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	6a1b      	ldr	r3, [r3, #32]
 801550a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801550c:	429a      	cmp	r2, r3
 801550e:	d101      	bne.n	8015514 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8015510:	2301      	movs	r3, #1
 8015512:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8015514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015516:	2b00      	cmp	r3, #0
 8015518:	d0d9      	beq.n	80154ce <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 801551a:	68bb      	ldr	r3, [r7, #8]
 801551c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801551e:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8015520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015522:	2b00      	cmp	r3, #0
 8015524:	d008      	beq.n	8015538 <_tx_byte_allocate+0x9c>
 8015526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015528:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801552a:	6a3b      	ldr	r3, [r7, #32]
 801552c:	f383 8810 	msr	PRIMASK, r3
}
 8015530:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8015532:	2300      	movs	r3, #0
 8015534:	653b      	str	r3, [r7, #80]	@ 0x50
 8015536:	e06c      	b.n	8015612 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d061      	beq.n	8015602 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 801553e:	4b38      	ldr	r3, [pc, #224]	@ (8015620 <_tx_byte_allocate+0x184>)
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	2b00      	cmp	r3, #0
 8015544:	d007      	beq.n	8015556 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8015546:	2310      	movs	r3, #16
 8015548:	653b      	str	r3, [r7, #80]	@ 0x50
 801554a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801554c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801554e:	69fb      	ldr	r3, [r7, #28]
 8015550:	f383 8810 	msr	PRIMASK, r3
}
 8015554:	e05d      	b.n	8015612 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8015556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015558:	4a32      	ldr	r2, [pc, #200]	@ (8015624 <_tx_byte_allocate+0x188>)
 801555a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 801555c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801555e:	68fa      	ldr	r2, [r7, #12]
 8015560:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8015562:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015564:	68ba      	ldr	r2, [r7, #8]
 8015566:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8015568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801556a:	687a      	ldr	r2, [r7, #4]
 801556c:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 801556e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015570:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015574:	1c5a      	adds	r2, r3, #1
 8015576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015578:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015580:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015586:	1c5a      	adds	r2, r3, #1
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 801558c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801558e:	2b00      	cmp	r3, #0
 8015590:	d109      	bne.n	80155a6 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015596:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8015598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801559a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801559c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 801559e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80155a2:	675a      	str	r2, [r3, #116]	@ 0x74
 80155a4:	e011      	b.n	80155ca <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80155ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80155b0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80155b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80155b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80155b6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80155b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80155bc:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80155be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80155c2:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80155c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80155c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80155c8:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 80155ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155cc:	2209      	movs	r2, #9
 80155ce:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80155d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155d2:	2201      	movs	r2, #1
 80155d4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80155d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155d8:	683a      	ldr	r2, [r7, #0]
 80155da:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80155dc:	4b10      	ldr	r3, [pc, #64]	@ (8015620 <_tx_byte_allocate+0x184>)
 80155de:	681b      	ldr	r3, [r3, #0]
 80155e0:	3301      	adds	r3, #1
 80155e2:	4a0f      	ldr	r2, [pc, #60]	@ (8015620 <_tx_byte_allocate+0x184>)
 80155e4:	6013      	str	r3, [r2, #0]
 80155e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80155e8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80155ea:	69bb      	ldr	r3, [r7, #24]
 80155ec:	f383 8810 	msr	PRIMASK, r3
}
 80155f0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80155f2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80155f4:	f001 fff6 	bl	80175e4 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80155f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80155fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8015600:	e007      	b.n	8015612 <_tx_byte_allocate+0x176>
 8015602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015604:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015606:	697b      	ldr	r3, [r7, #20]
 8015608:	f383 8810 	msr	PRIMASK, r3
}
 801560c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 801560e:	2310      	movs	r3, #16
 8015610:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8015612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8015614:	4618      	mov	r0, r3
 8015616:	3758      	adds	r7, #88	@ 0x58
 8015618:	46bd      	mov	sp, r7
 801561a:	bd80      	pop	{r7, pc}
 801561c:	240008a0 	.word	0x240008a0
 8015620:	24000938 	.word	0x24000938
 8015624:	08015629 	.word	0x08015629

08015628 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b08e      	sub	sp, #56	@ 0x38
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]
 8015630:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015632:	f3ef 8310 	mrs	r3, PRIMASK
 8015636:	623b      	str	r3, [r7, #32]
    return(posture);
 8015638:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 801563a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801563c:	b672      	cpsid	i
    return(int_posture);
 801563e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8015640:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015646:	4a33      	ldr	r2, [pc, #204]	@ (8015714 <_tx_byte_pool_cleanup+0xec>)
 8015648:	4293      	cmp	r3, r2
 801564a:	d158      	bne.n	80156fe <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015652:	683a      	ldr	r2, [r7, #0]
 8015654:	429a      	cmp	r2, r3
 8015656:	d152      	bne.n	80156fe <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801565c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 801565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015660:	2b00      	cmp	r3, #0
 8015662:	d04c      	beq.n	80156fe <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8015664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	4a2b      	ldr	r2, [pc, #172]	@ (8015718 <_tx_byte_pool_cleanup+0xf0>)
 801566a:	4293      	cmp	r3, r2
 801566c:	d147      	bne.n	80156fe <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 801566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015672:	2b00      	cmp	r3, #0
 8015674:	d043      	beq.n	80156fe <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	2200      	movs	r2, #0
 801567a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 801567c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801567e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015680:	1e5a      	subs	r2, r3, #1
 8015682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015684:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8015686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801568a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 801568c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801568e:	2b00      	cmp	r3, #0
 8015690:	d103      	bne.n	801569a <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8015692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015694:	2200      	movs	r2, #0
 8015696:	625a      	str	r2, [r3, #36]	@ 0x24
 8015698:	e013      	b.n	80156c2 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801569e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80156a4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80156a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80156aa:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80156ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80156b0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 80156b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80156b6:	687a      	ldr	r2, [r7, #4]
 80156b8:	429a      	cmp	r2, r3
 80156ba:	d102      	bne.n	80156c2 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 80156bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80156c0:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80156c6:	2b09      	cmp	r3, #9
 80156c8:	d119      	bne.n	80156fe <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	2210      	movs	r2, #16
 80156ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80156d2:	4b12      	ldr	r3, [pc, #72]	@ (801571c <_tx_byte_pool_cleanup+0xf4>)
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	3301      	adds	r3, #1
 80156d8:	4a10      	ldr	r2, [pc, #64]	@ (801571c <_tx_byte_pool_cleanup+0xf4>)
 80156da:	6013      	str	r3, [r2, #0]
 80156dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156de:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80156e0:	693b      	ldr	r3, [r7, #16]
 80156e2:	f383 8810 	msr	PRIMASK, r3
}
 80156e6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80156e8:	6878      	ldr	r0, [r7, #4]
 80156ea:	f001 fe7b 	bl	80173e4 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80156ee:	f3ef 8310 	mrs	r3, PRIMASK
 80156f2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80156f4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80156f6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80156f8:	b672      	cpsid	i
    return(int_posture);
 80156fa:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80156fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80156fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015700:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015702:	68fb      	ldr	r3, [r7, #12]
 8015704:	f383 8810 	msr	PRIMASK, r3
}
 8015708:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 801570a:	bf00      	nop
 801570c:	3738      	adds	r7, #56	@ 0x38
 801570e:	46bd      	mov	sp, r7
 8015710:	bd80      	pop	{r7, pc}
 8015712:	bf00      	nop
 8015714:	08015629 	.word	0x08015629
 8015718:	42595445 	.word	0x42595445
 801571c:	24000938 	.word	0x24000938

08015720 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8015720:	b580      	push	{r7, lr}
 8015722:	b08e      	sub	sp, #56	@ 0x38
 8015724:	af00      	add	r7, sp, #0
 8015726:	60f8      	str	r0, [r7, #12]
 8015728:	60b9      	str	r1, [r7, #8]
 801572a:	607a      	str	r2, [r7, #4]
 801572c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 801572e:	2234      	movs	r2, #52	@ 0x34
 8015730:	2100      	movs	r1, #0
 8015732:	68f8      	ldr	r0, [r7, #12]
 8015734:	f003 fa5c 	bl	8018bf0 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8015738:	683b      	ldr	r3, [r7, #0]
 801573a:	f023 0303 	bic.w	r3, r3, #3
 801573e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8015740:	68fb      	ldr	r3, [r7, #12]
 8015742:	68ba      	ldr	r2, [r7, #8]
 8015744:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	687a      	ldr	r2, [r7, #4]
 801574a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	683a      	ldr	r2, [r7, #0]
 8015750:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	687a      	ldr	r2, [r7, #4]
 8015756:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8015758:	68fb      	ldr	r3, [r7, #12]
 801575a:	687a      	ldr	r2, [r7, #4]
 801575c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 801575e:	683b      	ldr	r3, [r7, #0]
 8015760:	f1a3 0208 	sub.w	r2, r3, #8
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	2202      	movs	r2, #2
 801576c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8015772:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015774:	683b      	ldr	r3, [r7, #0]
 8015776:	4413      	add	r3, r2
 8015778:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801577a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801577c:	3b04      	subs	r3, #4
 801577e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8015784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8015788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801578a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801578c:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 801578e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015790:	3b04      	subs	r3, #4
 8015792:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8015794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015796:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8015798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801579a:	687a      	ldr	r2, [r7, #4]
 801579c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80157a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80157a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80157aa:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80157b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157b2:	3304      	adds	r3, #4
 80157b4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80157b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80157ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157bc:	4a1f      	ldr	r2, [pc, #124]	@ (801583c <_tx_byte_pool_create+0x11c>)
 80157be:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	2200      	movs	r2, #0
 80157c4:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80157c6:	f3ef 8310 	mrs	r3, PRIMASK
 80157ca:	61bb      	str	r3, [r7, #24]
    return(posture);
 80157cc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80157ce:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80157d0:	b672      	cpsid	i
    return(int_posture);
 80157d2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80157d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	4a19      	ldr	r2, [pc, #100]	@ (8015840 <_tx_byte_pool_create+0x120>)
 80157da:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80157dc:	4b19      	ldr	r3, [pc, #100]	@ (8015844 <_tx_byte_pool_create+0x124>)
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d109      	bne.n	80157f8 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80157e4:	4a18      	ldr	r2, [pc, #96]	@ (8015848 <_tx_byte_pool_create+0x128>)
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	68fa      	ldr	r2, [r7, #12]
 80157ee:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80157f0:	68fb      	ldr	r3, [r7, #12]
 80157f2:	68fa      	ldr	r2, [r7, #12]
 80157f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80157f6:	e011      	b.n	801581c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80157f8:	4b13      	ldr	r3, [pc, #76]	@ (8015848 <_tx_byte_pool_create+0x128>)
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80157fe:	6a3b      	ldr	r3, [r7, #32]
 8015800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015802:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8015804:	6a3b      	ldr	r3, [r7, #32]
 8015806:	68fa      	ldr	r2, [r7, #12]
 8015808:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 801580a:	69fb      	ldr	r3, [r7, #28]
 801580c:	68fa      	ldr	r2, [r7, #12]
 801580e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	69fa      	ldr	r2, [r7, #28]
 8015814:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8015816:	68fb      	ldr	r3, [r7, #12]
 8015818:	6a3a      	ldr	r2, [r7, #32]
 801581a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 801581c:	4b09      	ldr	r3, [pc, #36]	@ (8015844 <_tx_byte_pool_create+0x124>)
 801581e:	681b      	ldr	r3, [r3, #0]
 8015820:	3301      	adds	r3, #1
 8015822:	4a08      	ldr	r2, [pc, #32]	@ (8015844 <_tx_byte_pool_create+0x124>)
 8015824:	6013      	str	r3, [r2, #0]
 8015826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015828:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801582a:	693b      	ldr	r3, [r7, #16]
 801582c:	f383 8810 	msr	PRIMASK, r3
}
 8015830:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8015832:	2300      	movs	r3, #0
}
 8015834:	4618      	mov	r0, r3
 8015836:	3738      	adds	r7, #56	@ 0x38
 8015838:	46bd      	mov	sp, r7
 801583a:	bd80      	pop	{r7, pc}
 801583c:	ffffeeee 	.word	0xffffeeee
 8015840:	42595445 	.word	0x42595445
 8015844:	24000894 	.word	0x24000894
 8015848:	24000890 	.word	0x24000890

0801584c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 801584c:	b480      	push	{r7}
 801584e:	b097      	sub	sp, #92	@ 0x5c
 8015850:	af00      	add	r7, sp, #0
 8015852:	6078      	str	r0, [r7, #4]
 8015854:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8015856:	2300      	movs	r3, #0
 8015858:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801585a:	f3ef 8310 	mrs	r3, PRIMASK
 801585e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8015860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8015862:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015864:	b672      	cpsid	i
    return(int_posture);
 8015866:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8015868:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	689a      	ldr	r2, [r3, #8]
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	68db      	ldr	r3, [r3, #12]
 8015872:	3b02      	subs	r3, #2
 8015874:	00db      	lsls	r3, r3, #3
 8015876:	4413      	add	r3, r2
 8015878:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 801587a:	683a      	ldr	r2, [r7, #0]
 801587c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801587e:	429a      	cmp	r2, r3
 8015880:	d308      	bcc.n	8015894 <_tx_byte_pool_search+0x48>
 8015882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015884:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015886:	69fb      	ldr	r3, [r7, #28]
 8015888:	f383 8810 	msr	PRIMASK, r3
}
 801588c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 801588e:	2300      	movs	r3, #0
 8015890:	653b      	str	r3, [r7, #80]	@ 0x50
 8015892:	e0dd      	b.n	8015a50 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8015894:	4b72      	ldr	r3, [pc, #456]	@ (8015a60 <_tx_byte_pool_search+0x214>)
 8015896:	681b      	ldr	r3, [r3, #0]
 8015898:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801589e:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	695b      	ldr	r3, [r3, #20]
 80158a4:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	68db      	ldr	r3, [r3, #12]
 80158aa:	3301      	adds	r3, #1
 80158ac:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 80158ae:	2300      	movs	r3, #0
 80158b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80158b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158b4:	3304      	adds	r3, #4
 80158b6:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80158b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ba:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80158bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	4a68      	ldr	r2, [pc, #416]	@ (8015a64 <_tx_byte_pool_search+0x218>)
 80158c2:	4293      	cmp	r3, r2
 80158c4:	d143      	bne.n	801594e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 80158c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d104      	bne.n	80158d6 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80158d0:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 80158d2:	2301      	movs	r3, #1
 80158d4:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80158d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158d8:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 80158da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158dc:	681b      	ldr	r3, [r3, #0]
 80158de:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80158e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80158e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80158e4:	1ad3      	subs	r3, r2, r3
 80158e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80158e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80158ea:	3b08      	subs	r3, #8
 80158ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 80158ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80158f0:	683b      	ldr	r3, [r7, #0]
 80158f2:	429a      	cmp	r2, r3
 80158f4:	d257      	bcs.n	80159a6 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 80158f6:	2300      	movs	r3, #0
 80158f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80158fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158fc:	3304      	adds	r3, #4
 80158fe:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8015900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015902:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8015904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015906:	681b      	ldr	r3, [r3, #0]
 8015908:	4a56      	ldr	r2, [pc, #344]	@ (8015a64 <_tx_byte_pool_search+0x218>)
 801590a:	4293      	cmp	r3, r2
 801590c:	d113      	bne.n	8015936 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801590e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015910:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8015912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015914:	681a      	ldr	r2, [r3, #0]
 8015916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015918:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 801591a:	687b      	ldr	r3, [r7, #4]
 801591c:	68db      	ldr	r3, [r3, #12]
 801591e:	1e5a      	subs	r2, r3, #1
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	695b      	ldr	r3, [r3, #20]
 8015928:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801592a:	429a      	cmp	r2, r3
 801592c:	d114      	bne.n	8015958 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015932:	615a      	str	r2, [r3, #20]
 8015934:	e010      	b.n	8015958 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8015936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015938:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 801593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8015940:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015942:	2b00      	cmp	r3, #0
 8015944:	d008      	beq.n	8015958 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8015946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015948:	3b01      	subs	r3, #1
 801594a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801594c:	e004      	b.n	8015958 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801594e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015950:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8015952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8015958:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801595a:	2b00      	cmp	r3, #0
 801595c:	d002      	beq.n	8015964 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 801595e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015960:	3b01      	subs	r3, #1
 8015962:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015966:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015968:	693b      	ldr	r3, [r7, #16]
 801596a:	f383 8810 	msr	PRIMASK, r3
}
 801596e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015970:	f3ef 8310 	mrs	r3, PRIMASK
 8015974:	61bb      	str	r3, [r7, #24]
    return(posture);
 8015976:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8015978:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 801597a:	b672      	cpsid	i
    return(int_posture);
 801597c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 801597e:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	6a1b      	ldr	r3, [r3, #32]
 8015984:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015986:	429a      	cmp	r2, r3
 8015988:	d009      	beq.n	801599e <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	695b      	ldr	r3, [r3, #20]
 801598e:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	68db      	ldr	r3, [r3, #12]
 8015994:	3301      	adds	r3, #1
 8015996:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801599c:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 801599e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d186      	bne.n	80158b2 <_tx_byte_pool_search+0x66>
 80159a4:	e000      	b.n	80159a8 <_tx_byte_pool_search+0x15c>
                    break;
 80159a6:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 80159a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d048      	beq.n	8015a40 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 80159ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80159b0:	683b      	ldr	r3, [r7, #0]
 80159b2:	1ad3      	subs	r3, r2, r3
 80159b4:	2b13      	cmp	r3, #19
 80159b6:	d91e      	bls.n	80159f6 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80159b8:	683b      	ldr	r3, [r7, #0]
 80159ba:	3308      	adds	r3, #8
 80159bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80159be:	4413      	add	r3, r2
 80159c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80159c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159c4:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80159c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80159c8:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 80159ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159cc:	681a      	ldr	r2, [r3, #0]
 80159ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159d0:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80159d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159d4:	3304      	adds	r3, #4
 80159d6:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80159d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159da:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 80159dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80159de:	4a21      	ldr	r2, [pc, #132]	@ (8015a64 <_tx_byte_pool_search+0x218>)
 80159e0:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	68db      	ldr	r3, [r3, #12]
 80159e6:	1c5a      	adds	r2, r3, #1
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80159ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159f0:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80159f2:	683b      	ldr	r3, [r7, #0]
 80159f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80159f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80159f8:	3304      	adds	r3, #4
 80159fa:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80159fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159fe:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8015a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a02:	687a      	ldr	r2, [r7, #4]
 8015a04:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	689a      	ldr	r2, [r3, #8]
 8015a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015a0c:	1ad3      	subs	r3, r2, r3
 8015a0e:	f1a3 0208 	sub.w	r2, r3, #8
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	695b      	ldr	r3, [r3, #20]
 8015a1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015a1c:	429a      	cmp	r2, r3
 8015a1e:	d105      	bne.n	8015a2c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8015a20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015a22:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8015a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a26:	681a      	ldr	r2, [r3, #0]
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	615a      	str	r2, [r3, #20]
 8015a2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015a2e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	f383 8810 	msr	PRIMASK, r3
}
 8015a36:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8015a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015a3a:	3308      	adds	r3, #8
 8015a3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8015a3e:	e007      	b.n	8015a50 <_tx_byte_pool_search+0x204>
 8015a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015a42:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015a44:	68bb      	ldr	r3, [r7, #8]
 8015a46:	f383 8810 	msr	PRIMASK, r3
}
 8015a4a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8015a4c:	2300      	movs	r3, #0
 8015a4e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8015a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8015a52:	4618      	mov	r0, r3
 8015a54:	375c      	adds	r7, #92	@ 0x5c
 8015a56:	46bd      	mov	sp, r7
 8015a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a5c:	4770      	bx	lr
 8015a5e:	bf00      	nop
 8015a60:	240008a0 	.word	0x240008a0
 8015a64:	ffffeeee 	.word	0xffffeeee

08015a68 <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8015a68:	b580      	push	{r7, lr}
 8015a6a:	b08e      	sub	sp, #56	@ 0x38
 8015a6c:	af00      	add	r7, sp, #0
 8015a6e:	6078      	str	r0, [r7, #4]
 8015a70:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015a72:	f3ef 8310 	mrs	r3, PRIMASK
 8015a76:	61fb      	str	r3, [r7, #28]
    return(posture);
 8015a78:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8015a7a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015a7c:	b672      	cpsid	i
    return(int_posture);
 8015a7e:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 8015a80:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 8015a82:	687b      	ldr	r3, [r7, #4]
 8015a84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015a86:	4a38      	ldr	r2, [pc, #224]	@ (8015b68 <_tx_event_flags_cleanup+0x100>)
 8015a88:	4293      	cmp	r3, r2
 8015a8a:	d162      	bne.n	8015b52 <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015a92:	683a      	ldr	r2, [r7, #0]
 8015a94:	429a      	cmp	r2, r3
 8015a96:	d15c      	bne.n	8015b52 <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015a9c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 8015a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d056      	beq.n	8015b52 <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 8015aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	4a30      	ldr	r2, [pc, #192]	@ (8015b6c <_tx_event_flags_cleanup+0x104>)
 8015aaa:	4293      	cmp	r3, r2
 8015aac:	d151      	bne.n	8015b52 <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8015aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ab0:	695b      	ldr	r3, [r3, #20]
 8015ab2:	2b00      	cmp	r3, #0
 8015ab4:	d04d      	beq.n	8015b52 <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	2200      	movs	r2, #0
 8015aba:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8015abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015abe:	695b      	ldr	r3, [r3, #20]
 8015ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 8015ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ac4:	691b      	ldr	r3, [r3, #16]
 8015ac6:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 8015ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d020      	beq.n	8015b10 <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 8015ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ad0:	3b01      	subs	r3, #1
 8015ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 8015ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015ad8:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8015ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d103      	bne.n	8015ae8 <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8015ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	611a      	str	r2, [r3, #16]
 8015ae6:	e016      	b.n	8015b16 <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015aec:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015af2:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8015af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015af6:	6a3a      	ldr	r2, [r7, #32]
 8015af8:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8015afa:	6a3b      	ldr	r3, [r7, #32]
 8015afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015afe:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 8015b00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	429a      	cmp	r2, r3
 8015b06:	d106      	bne.n	8015b16 <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 8015b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015b0c:	611a      	str	r2, [r3, #16]
 8015b0e:	e002      	b.n	8015b16 <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8015b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b12:	2201      	movs	r2, #1
 8015b14:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015b1a:	2b07      	cmp	r3, #7
 8015b1c:	d119      	bne.n	8015b52 <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	2207      	movs	r2, #7
 8015b22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8015b26:	4b12      	ldr	r3, [pc, #72]	@ (8015b70 <_tx_event_flags_cleanup+0x108>)
 8015b28:	681b      	ldr	r3, [r3, #0]
 8015b2a:	3301      	adds	r3, #1
 8015b2c:	4a10      	ldr	r2, [pc, #64]	@ (8015b70 <_tx_event_flags_cleanup+0x108>)
 8015b2e:	6013      	str	r3, [r2, #0]
 8015b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b32:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	f383 8810 	msr	PRIMASK, r3
}
 8015b3a:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 8015b3c:	6878      	ldr	r0, [r7, #4]
 8015b3e:	f001 fc51 	bl	80173e4 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015b42:	f3ef 8310 	mrs	r3, PRIMASK
 8015b46:	617b      	str	r3, [r7, #20]
    return(posture);
 8015b48:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8015b4a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015b4c:	b672      	cpsid	i
    return(int_posture);
 8015b4e:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8015b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8015b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b54:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015b56:	68bb      	ldr	r3, [r7, #8]
 8015b58:	f383 8810 	msr	PRIMASK, r3
}
 8015b5c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8015b5e:	bf00      	nop
 8015b60:	3738      	adds	r7, #56	@ 0x38
 8015b62:	46bd      	mov	sp, r7
 8015b64:	bd80      	pop	{r7, pc}
 8015b66:	bf00      	nop
 8015b68:	08015a69 	.word	0x08015a69
 8015b6c:	4456444e 	.word	0x4456444e
 8015b70:	24000938 	.word	0x24000938

08015b74 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b088      	sub	sp, #32
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	6078      	str	r0, [r7, #4]
 8015b7c:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 8015b7e:	2224      	movs	r2, #36	@ 0x24
 8015b80:	2100      	movs	r1, #0
 8015b82:	6878      	ldr	r0, [r7, #4]
 8015b84:	f003 f834 	bl	8018bf0 <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	683a      	ldr	r2, [r7, #0]
 8015b8c:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8015b92:	613b      	str	r3, [r7, #16]
    return(posture);
 8015b94:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8015b96:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015b98:	b672      	cpsid	i
    return(int_posture);
 8015b9a:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 8015b9c:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	4a18      	ldr	r2, [pc, #96]	@ (8015c04 <_tx_event_flags_create+0x90>)
 8015ba2:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8015ba4:	4b18      	ldr	r3, [pc, #96]	@ (8015c08 <_tx_event_flags_create+0x94>)
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d109      	bne.n	8015bc0 <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 8015bac:	4a17      	ldr	r2, [pc, #92]	@ (8015c0c <_tx_event_flags_create+0x98>)
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	687a      	ldr	r2, [r7, #4]
 8015bb6:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	687a      	ldr	r2, [r7, #4]
 8015bbc:	61da      	str	r2, [r3, #28]
 8015bbe:	e011      	b.n	8015be4 <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 8015bc0:	4b12      	ldr	r3, [pc, #72]	@ (8015c0c <_tx_event_flags_create+0x98>)
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 8015bc6:	69bb      	ldr	r3, [r7, #24]
 8015bc8:	69db      	ldr	r3, [r3, #28]
 8015bca:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 8015bcc:	69bb      	ldr	r3, [r7, #24]
 8015bce:	687a      	ldr	r2, [r7, #4]
 8015bd0:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 8015bd2:	697b      	ldr	r3, [r7, #20]
 8015bd4:	687a      	ldr	r2, [r7, #4]
 8015bd6:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	697a      	ldr	r2, [r7, #20]
 8015bdc:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	69ba      	ldr	r2, [r7, #24]
 8015be2:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 8015be4:	4b08      	ldr	r3, [pc, #32]	@ (8015c08 <_tx_event_flags_create+0x94>)
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	3301      	adds	r3, #1
 8015bea:	4a07      	ldr	r2, [pc, #28]	@ (8015c08 <_tx_event_flags_create+0x94>)
 8015bec:	6013      	str	r3, [r2, #0]
 8015bee:	69fb      	ldr	r3, [r7, #28]
 8015bf0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015bf2:	68bb      	ldr	r3, [r7, #8]
 8015bf4:	f383 8810 	msr	PRIMASK, r3
}
 8015bf8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8015bfa:	2300      	movs	r3, #0
}
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	3720      	adds	r7, #32
 8015c00:	46bd      	mov	sp, r7
 8015c02:	bd80      	pop	{r7, pc}
 8015c04:	4456444e 	.word	0x4456444e
 8015c08:	2400087c 	.word	0x2400087c
 8015c0c:	24000878 	.word	0x24000878

08015c10 <_tx_event_flags_get>:
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b096      	sub	sp, #88	@ 0x58
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	60f8      	str	r0, [r7, #12]
 8015c18:	60b9      	str	r1, [r7, #8]
 8015c1a:	607a      	str	r2, [r7, #4]
 8015c1c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8015c22:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8015c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8015c26:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015c28:	b672      	cpsid	i
    return(int_posture);
 8015c2a:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 8015c2c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	689b      	ldr	r3, [r3, #8]
 8015c32:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return the actual event flags and apply delayed clearing.  */
    *actual_flags_ptr =  current_flags & ~group_ptr -> tx_event_flags_group_delayed_clear;
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	6a1b      	ldr	r3, [r3, #32]
 8015c38:	43da      	mvns	r2, r3
 8015c3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015c3c:	401a      	ands	r2, r3
 8015c3e:	683b      	ldr	r3, [r7, #0]
 8015c40:	601a      	str	r2, [r3, #0]

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	f003 0302 	and.w	r3, r3, #2
 8015c48:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	6a1b      	ldr	r3, [r3, #32]
 8015c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 8015c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d004      	beq.n	8015c60 <_tx_event_flags_get+0x50>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 8015c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c58:	43db      	mvns	r3, r3
 8015c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015c5c:	4013      	ands	r3, r2
 8015c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 8015c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015c62:	2b02      	cmp	r3, #2
 8015c64:	d10a      	bne.n	8015c7c <_tx_event_flags_get+0x6c>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8015c66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015c68:	68bb      	ldr	r3, [r7, #8]
 8015c6a:	4013      	ands	r3, r2
 8015c6c:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 8015c6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015c70:	68bb      	ldr	r3, [r7, #8]
 8015c72:	429a      	cmp	r2, r3
 8015c74:	d006      	beq.n	8015c84 <_tx_event_flags_get+0x74>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 8015c76:	2300      	movs	r3, #0
 8015c78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015c7a:	e003      	b.n	8015c84 <_tx_event_flags_get+0x74>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8015c7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015c7e:	68bb      	ldr	r3, [r7, #8]
 8015c80:	4013      	ands	r3, r2
 8015c82:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 8015c84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d026      	beq.n	8015cd8 <_tx_event_flags_get+0xc8>
    {

        /* Yes, this request can be handled immediately.  */

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	f003 0301 	and.w	r3, r3, #1
 8015c90:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 8015c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c94:	2b01      	cmp	r3, #1
 8015c96:	d11c      	bne.n	8015cd2 <_tx_event_flags_get+0xc2>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 8015c98:	2300      	movs	r3, #0
 8015c9a:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8015c9c:	68fb      	ldr	r3, [r7, #12]
 8015c9e:	695b      	ldr	r3, [r3, #20]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d005      	beq.n	8015cb0 <_tx_event_flags_get+0xa0>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8015ca4:	68fb      	ldr	r3, [r7, #12]
 8015ca6:	691b      	ldr	r3, [r3, #16]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d101      	bne.n	8015cb0 <_tx_event_flags_get+0xa0>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 8015cac:	2301      	movs	r3, #1
 8015cae:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 8015cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015cb2:	2b01      	cmp	r3, #1
 8015cb4:	d106      	bne.n	8015cc4 <_tx_event_flags_get+0xb4>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 8015cb6:	68fb      	ldr	r3, [r7, #12]
 8015cb8:	6a1a      	ldr	r2, [r3, #32]
 8015cba:	68bb      	ldr	r3, [r7, #8]
 8015cbc:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	621a      	str	r2, [r3, #32]
 8015cc2:	e006      	b.n	8015cd2 <_tx_event_flags_get+0xc2>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	689a      	ldr	r2, [r3, #8]
 8015cc8:	68bb      	ldr	r3, [r7, #8]
 8015cca:	43db      	mvns	r3, r3
 8015ccc:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 8015cce:	68fb      	ldr	r3, [r7, #12]
 8015cd0:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8015cd2:	2300      	movs	r3, #0
 8015cd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8015cd6:	e073      	b.n	8015dc0 <_tx_event_flags_get+0x1b0>
#endif
    else
    {
        /* flags_satisfied is 0.  */
        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8015cd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d06e      	beq.n	8015dbc <_tx_event_flags_get+0x1ac>
        {

            /* Determine if the preempt disable flag is non-zero OR the requested events is 0.  */
            if ((_tx_thread_preempt_disable != ((UINT) 0)) || (requested_flags == (UINT) 0))
 8015cde:	4b3e      	ldr	r3, [pc, #248]	@ (8015dd8 <_tx_event_flags_get+0x1c8>)
 8015ce0:	681b      	ldr	r3, [r3, #0]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d102      	bne.n	8015cec <_tx_event_flags_get+0xdc>
 8015ce6:	68bb      	ldr	r3, [r7, #8]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d102      	bne.n	8015cf2 <_tx_event_flags_get+0xe2>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point,
                   or if requested_flags is 0, return error completion.  */
                status =  TX_NO_EVENTS;
 8015cec:	2307      	movs	r3, #7
 8015cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8015cf0:	e066      	b.n	8015dc0 <_tx_event_flags_get+0x1b0>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 8015cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8015ddc <_tx_event_flags_get+0x1cc>)
 8015cf4:	681b      	ldr	r3, [r3, #0]
 8015cf6:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 8015cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015cfa:	4a39      	ldr	r2, [pc, #228]	@ (8015de0 <_tx_event_flags_get+0x1d0>)
 8015cfc:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 8015cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d00:	68ba      	ldr	r2, [r7, #8]
 8015d02:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 8015d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d06:	687a      	ldr	r2, [r7, #4]
 8015d08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 8015d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d0e:	683a      	ldr	r2, [r7, #0]
 8015d10:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 8015d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d14:	68fa      	ldr	r2, [r7, #12]
 8015d16:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8015d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015d1e:	1c5a      	adds	r2, r3, #1
 8015d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d22:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	695b      	ldr	r3, [r3, #20]
 8015d2a:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8015d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d109      	bne.n	8015d46 <_tx_event_flags_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d36:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 8015d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d3c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 8015d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d42:	675a      	str	r2, [r3, #116]	@ 0x74
 8015d44:	e011      	b.n	8015d6a <_tx_event_flags_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	691b      	ldr	r3, [r3, #16]
 8015d4a:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8015d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d50:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8015d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8015d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015d5c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8015d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d62:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8015d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d68:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 8015d6a:	68fb      	ldr	r3, [r7, #12]
 8015d6c:	695b      	ldr	r3, [r3, #20]
 8015d6e:	1c5a      	adds	r2, r3, #1
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 8015d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d76:	2207      	movs	r2, #7
 8015d78:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8015d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d7c:	2201      	movs	r2, #1
 8015d7e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8015d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d82:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015d84:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8015d86:	4b14      	ldr	r3, [pc, #80]	@ (8015dd8 <_tx_event_flags_get+0x1c8>)
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	3301      	adds	r3, #1
 8015d8c:	4a12      	ldr	r2, [pc, #72]	@ (8015dd8 <_tx_event_flags_get+0x1c8>)
 8015d8e:	6013      	str	r3, [r2, #0]
 8015d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015d92:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015d94:	697b      	ldr	r3, [r7, #20]
 8015d96:	f383 8810 	msr	PRIMASK, r3
}
 8015d9a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8015d9c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015d9e:	f001 fc21 	bl	80175e4 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015da2:	f3ef 8310 	mrs	r3, PRIMASK
 8015da6:	61fb      	str	r3, [r7, #28]
    return(posture);
 8015da8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8015daa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8015dac:	b672      	cpsid	i
    return(int_posture);
 8015dae:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 8015db0:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8015db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015db8:	653b      	str	r3, [r7, #80]	@ 0x50
 8015dba:	e001      	b.n	8015dc0 <_tx_event_flags_get+0x1b0>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 8015dbc:	2307      	movs	r3, #7
 8015dbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8015dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015dc2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015dc4:	693b      	ldr	r3, [r7, #16]
 8015dc6:	f383 8810 	msr	PRIMASK, r3
}
 8015dca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 8015dcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8015dce:	4618      	mov	r0, r3
 8015dd0:	3758      	adds	r7, #88	@ 0x58
 8015dd2:	46bd      	mov	sp, r7
 8015dd4:	bd80      	pop	{r7, pc}
 8015dd6:	bf00      	nop
 8015dd8:	24000938 	.word	0x24000938
 8015ddc:	240008a0 	.word	0x240008a0
 8015de0:	08015a69 	.word	0x08015a69

08015de4 <_tx_event_flags_set>:
/*                                            check logic, resulting in   */
/*                                            version 6.1.11              */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 8015de4:	b580      	push	{r7, lr}
 8015de6:	b0a6      	sub	sp, #152	@ 0x98
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	60f8      	str	r0, [r7, #12]
 8015dec:	60b9      	str	r1, [r7, #8]
 8015dee:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015df0:	f3ef 8310 	mrs	r3, PRIMASK
 8015df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8015df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8015df8:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8015dfa:	b672      	cpsid	i
    return(int_posture);
 8015dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 8015dfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	f003 0302 	and.w	r3, r3, #2
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d023      	beq.n	8015e54 <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8015e10:	68fb      	ldr	r3, [r7, #12]
 8015e12:	695b      	ldr	r3, [r3, #20]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d005      	beq.n	8015e24 <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	691b      	ldr	r3, [r3, #16]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d101      	bne.n	8015e24 <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8015e20:	2301      	movs	r3, #1
 8015e22:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8015e24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015e26:	2b01      	cmp	r3, #1
 8015e28:	d107      	bne.n	8015e3a <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 8015e2a:	68fb      	ldr	r3, [r7, #12]
 8015e2c:	6a1a      	ldr	r2, [r3, #32]
 8015e2e:	68bb      	ldr	r3, [r7, #8]
 8015e30:	43db      	mvns	r3, r3
 8015e32:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	621a      	str	r2, [r3, #32]
 8015e38:	e005      	b.n	8015e46 <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	689a      	ldr	r2, [r3, #8]
 8015e3e:	68bb      	ldr	r3, [r7, #8]
 8015e40:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8015e42:	68fb      	ldr	r3, [r7, #12]
 8015e44:	609a      	str	r2, [r3, #8]
 8015e46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015e4a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015e4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015e4e:	f383 8810 	msr	PRIMASK, r3
}
 8015e52:	e1d2      	b.n	80161fa <_tx_event_flags_set+0x416>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 8015e54:	68fb      	ldr	r3, [r7, #12]
 8015e56:	689a      	ldr	r2, [r3, #8]
 8015e58:	68bb      	ldr	r3, [r7, #8]
 8015e5a:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 8015e5c:	68fb      	ldr	r3, [r7, #12]
 8015e5e:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8015e60:	68fb      	ldr	r3, [r7, #12]
 8015e62:	6a1b      	ldr	r3, [r3, #32]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d006      	beq.n	8015e76 <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 8015e68:	68fb      	ldr	r3, [r7, #12]
 8015e6a:	6a1a      	ldr	r2, [r3, #32]
 8015e6c:	68bb      	ldr	r3, [r7, #8]
 8015e6e:	43db      	mvns	r3, r3
 8015e70:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8015e72:	68fb      	ldr	r3, [r7, #12]
 8015e74:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 8015e76:	2300      	movs	r3, #0
 8015e78:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	695b      	ldr	r3, [r3, #20]
 8015e7e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	691b      	ldr	r3, [r3, #16]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	f000 81a4 	beq.w	80161d4 <_tx_event_flags_set+0x3f0>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 8015e8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015e90:	2b01      	cmp	r3, #1
 8015e92:	d167      	bne.n	8015f64 <_tx_event_flags_set+0x180>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 8015e94:	68fb      	ldr	r3, [r7, #12]
 8015e96:	691b      	ldr	r3, [r3, #16]
 8015e98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	689b      	ldr	r3, [r3, #8]
 8015ea0:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8015ea2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015ea6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015ea8:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 8015eaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015eb2:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 8015eb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015eb6:	f003 0302 	and.w	r3, r3, #2
 8015eba:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 8015ebc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015ebe:	2b02      	cmp	r3, #2
 8015ec0:	d10a      	bne.n	8015ed8 <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8015ec2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015ec6:	4013      	ands	r3, r2
 8015ec8:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 8015eca:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8015ecc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015ece:	429a      	cmp	r2, r3
 8015ed0:	d006      	beq.n	8015ee0 <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 8015ed2:	2300      	movs	r3, #0
 8015ed4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015ed6:	e003      	b.n	8015ee0 <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8015ed8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015eda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015edc:	4013      	ands	r3, r2
 8015ede:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 8015ee0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	f000 817d 	beq.w	80161e2 <_tx_event_flags_set+0x3fe>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8015ee8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015eec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015eee:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 8015ef0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015ef2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015ef4:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8015ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015ef8:	f003 0301 	and.w	r3, r3, #1
 8015efc:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 8015efe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015f00:	2b01      	cmp	r3, #1
 8015f02:	d106      	bne.n	8015f12 <_tx_event_flags_set+0x12e>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	689a      	ldr	r2, [r3, #8]
 8015f08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015f0a:	43db      	mvns	r3, r3
 8015f0c:	401a      	ands	r2, r3
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8015f12:	68fb      	ldr	r3, [r7, #12]
 8015f14:	2200      	movs	r2, #0
 8015f16:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 8015f18:	68fb      	ldr	r3, [r7, #12]
 8015f1a:	2200      	movs	r2, #0
 8015f1c:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8015f1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015f22:	2200      	movs	r2, #0
 8015f24:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8015f26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 8015f30:	4ba7      	ldr	r3, [pc, #668]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	3301      	adds	r3, #1
 8015f36:	4aa6      	ldr	r2, [pc, #664]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 8015f38:	6013      	str	r3, [r2, #0]
 8015f3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f42:	f383 8810 	msr	PRIMASK, r3
}
 8015f46:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8015f48:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8015f4c:	f001 fa4a 	bl	80173e4 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015f50:	f3ef 8310 	mrs	r3, PRIMASK
 8015f54:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8015f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8015f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8015f5a:	b672      	cpsid	i
    return(int_posture);
 8015f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 8015f5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015f62:	e13e      	b.n	80161e2 <_tx_event_flags_set+0x3fe>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	691b      	ldr	r3, [r3, #16]
 8015f68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 8015f6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015f70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8015f74:	68fb      	ldr	r3, [r7, #12]
 8015f76:	2200      	movs	r2, #0
 8015f78:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 8015f80:	2300      	movs	r3, #0
 8015f82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	689b      	ldr	r3, [r3, #8]
 8015f8a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 8015f8c:	4b90      	ldr	r3, [pc, #576]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 8015f8e:	681b      	ldr	r3, [r3, #0]
 8015f90:	3301      	adds	r3, #1
 8015f92:	4a8f      	ldr	r2, [pc, #572]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 8015f94:	6013      	str	r3, [r2, #0]

                /* Since we have temporarily disabled preemption globally, set the preempt 
                   check flag to check for any preemption condition - including from 
                   unrelated ISR processing.  */
                preempt_check =  TX_TRUE;
 8015f96:	2301      	movs	r3, #1
 8015f98:	677b      	str	r3, [r7, #116]	@ 0x74
 8015f9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8015fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fa2:	f383 8810 	msr	PRIMASK, r3
}
 8015fa6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8015fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8015fac:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8015fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8015fb0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8015fb2:	b672      	cpsid	i
    return(int_posture);
 8015fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 8015fb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	68db      	ldr	r3, [r3, #12]
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d00f      	beq.n	8015fe2 <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 8015fc2:	68fb      	ldr	r3, [r7, #12]
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 8015fc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015fcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8015fd0:	68fb      	ldr	r3, [r7, #12]
 8015fd2:	695b      	ldr	r3, [r3, #20]
 8015fd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 8015fd8:	68fb      	ldr	r3, [r7, #12]
 8015fda:	689b      	ldr	r3, [r3, #8]
 8015fdc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015fde:	4313      	orrs	r3, r2
 8015fe0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8015fe2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8015fea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015fee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015ff0:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 8015ff2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015ffa:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 8015ffc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015ffe:	f003 0302 	and.w	r3, r3, #2
 8016002:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 8016004:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016006:	2b02      	cmp	r3, #2
 8016008:	d10a      	bne.n	8016020 <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 801600a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801600c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801600e:	4013      	ands	r3, r2
 8016010:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 8016012:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016014:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016016:	429a      	cmp	r2, r3
 8016018:	d006      	beq.n	8016028 <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 801601a:	2300      	movs	r3, #0
 801601c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801601e:	e003      	b.n	8016028 <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8016020:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016024:	4013      	ands	r3, r2
 8016026:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8016028:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801602c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801602e:	2b07      	cmp	r3, #7
 8016030:	d001      	beq.n	8016036 <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8016032:	2301      	movs	r3, #1
 8016034:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8016036:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016038:	2b00      	cmp	r3, #0
 801603a:	d069      	beq.n	8016110 <_tx_event_flags_set+0x32c>

                        /* Yes, this request can be handled now.  */

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 801603c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016042:	2b07      	cmp	r3, #7
 8016044:	d11d      	bne.n	8016082 <_tx_event_flags_set+0x29e>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8016046:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801604a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801604c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 801604e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016050:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016052:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8016054:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016056:	f003 0301 	and.w	r3, r3, #1
 801605a:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 801605c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801605e:	2b01      	cmp	r3, #1
 8016060:	d106      	bne.n	8016070 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8016062:	68fb      	ldr	r3, [r7, #12]
 8016064:	689a      	ldr	r2, [r3, #8]
 8016066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016068:	43db      	mvns	r3, r3
 801606a:	401a      	ands	r2, r3
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8016070:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016074:	2200      	movs	r2, #0
 8016076:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8016078:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801607c:	2200      	movs	r2, #0
 801607e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8016082:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016088:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 801608c:	429a      	cmp	r2, r3
 801608e:	d103      	bne.n	8016098 <_tx_event_flags_set+0x2b4>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 8016090:	2300      	movs	r3, #0
 8016092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016096:	e018      	b.n	80160ca <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8016098:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801609c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801609e:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80160a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80160a6:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80160a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80160aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80160ac:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80160ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80160b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80160b2:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 80160b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80160b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160bc:	429a      	cmp	r2, r3
 80160be:	d104      	bne.n	80160ca <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 80160c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80160c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 80160ca:	68fb      	ldr	r3, [r7, #12]
 80160cc:	695b      	ldr	r3, [r3, #20]
 80160ce:	1e5a      	subs	r2, r3, #1
 80160d0:	68fb      	ldr	r3, [r7, #12]
 80160d2:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 80160d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d10c      	bne.n	80160f6 <_tx_event_flags_set+0x312>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 80160dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 80160e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 80160ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80160f0:	2200      	movs	r2, #0
 80160f2:	671a      	str	r2, [r3, #112]	@ 0x70
 80160f4:	e00c      	b.n	8016110 <_tx_event_flags_set+0x32c>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 80160f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80160fa:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80160fe:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 8016100:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016104:	2200      	movs	r2, #0
 8016106:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 8016108:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801610c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 8016110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 8016116:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801611a:	3b01      	subs	r3, #1
 801611c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 8016120:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016124:	2b00      	cmp	r3, #0
 8016126:	f47f af38 	bne.w	8015f9a <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016130:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	6a1b      	ldr	r3, [r3, #32]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d00a      	beq.n	8016150 <_tx_event_flags_set+0x36c>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	689a      	ldr	r2, [r3, #8]
 801613e:	68fb      	ldr	r3, [r7, #12]
 8016140:	6a1b      	ldr	r3, [r3, #32]
 8016142:	43db      	mvns	r3, r3
 8016144:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	2200      	movs	r2, #0
 801614e:	621a      	str	r2, [r3, #32]
 8016150:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016154:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016158:	f383 8810 	msr	PRIMASK, r3
}
 801615c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 801615e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8016162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 8016166:	e01f      	b.n	80161a8 <_tx_event_flags_set+0x3c4>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8016168:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801616c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801616e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016170:	f3ef 8310 	mrs	r3, PRIMASK
 8016174:	623b      	str	r3, [r7, #32]
    return(posture);
 8016176:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8016178:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801617a:	b672      	cpsid	i
    return(int_posture);
 801617c:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 801617e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 8016182:	4b13      	ldr	r3, [pc, #76]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	3301      	adds	r3, #1
 8016188:	4a11      	ldr	r2, [pc, #68]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 801618a:	6013      	str	r3, [r2, #0]
 801618c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016190:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016194:	f383 8810 	msr	PRIMASK, r3
}
 8016198:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 801619a:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 801619e:	f001 f921 	bl	80173e4 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 80161a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80161a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 80161a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d1db      	bne.n	8016168 <_tx_event_flags_set+0x384>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80161b0:	f3ef 8310 	mrs	r3, PRIMASK
 80161b4:	61bb      	str	r3, [r7, #24]
    return(posture);
 80161b6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80161b8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80161ba:	b672      	cpsid	i
    return(int_posture);
 80161bc:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 80161be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 80161c2:	4b03      	ldr	r3, [pc, #12]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	3b01      	subs	r3, #1
 80161c8:	4a01      	ldr	r2, [pc, #4]	@ (80161d0 <_tx_event_flags_set+0x3ec>)
 80161ca:	6013      	str	r3, [r2, #0]
 80161cc:	e009      	b.n	80161e2 <_tx_event_flags_set+0x3fe>
 80161ce:	bf00      	nop
 80161d0:	24000938 	.word	0x24000938
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80161d4:	68fb      	ldr	r3, [r7, #12]
 80161d6:	695b      	ldr	r3, [r3, #20]
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d002      	beq.n	80161e2 <_tx_event_flags_set+0x3fe>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 80161dc:	68fb      	ldr	r3, [r7, #12]
 80161de:	2201      	movs	r2, #1
 80161e0:	60da      	str	r2, [r3, #12]
 80161e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80161e6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	f383 8810 	msr	PRIMASK, r3
}
 80161ee:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 80161f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80161f2:	2b01      	cmp	r3, #1
 80161f4:	d101      	bne.n	80161fa <_tx_event_flags_set+0x416>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 80161f6:	f001 f8bb 	bl	8017370 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 80161fa:	2300      	movs	r3, #0
}
 80161fc:	4618      	mov	r0, r3
 80161fe:	3798      	adds	r7, #152	@ 0x98
 8016200:	46bd      	mov	sp, r7
 8016202:	bd80      	pop	{r7, pc}

08016204 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8016204:	b580      	push	{r7, lr}
 8016206:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8016208:	f000 ff36 	bl	8017078 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 801620c:	f001 fc16 	bl	8017a3c <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8016210:	4b12      	ldr	r3, [pc, #72]	@ (801625c <_tx_initialize_high_level+0x58>)
 8016212:	2200      	movs	r2, #0
 8016214:	601a      	str	r2, [r3, #0]
 8016216:	4b12      	ldr	r3, [pc, #72]	@ (8016260 <_tx_initialize_high_level+0x5c>)
 8016218:	2200      	movs	r2, #0
 801621a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 801621c:	4b11      	ldr	r3, [pc, #68]	@ (8016264 <_tx_initialize_high_level+0x60>)
 801621e:	2200      	movs	r2, #0
 8016220:	601a      	str	r2, [r3, #0]
 8016222:	4b11      	ldr	r3, [pc, #68]	@ (8016268 <_tx_initialize_high_level+0x64>)
 8016224:	2200      	movs	r2, #0
 8016226:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8016228:	4b10      	ldr	r3, [pc, #64]	@ (801626c <_tx_initialize_high_level+0x68>)
 801622a:	2200      	movs	r2, #0
 801622c:	601a      	str	r2, [r3, #0]
 801622e:	4b10      	ldr	r3, [pc, #64]	@ (8016270 <_tx_initialize_high_level+0x6c>)
 8016230:	2200      	movs	r2, #0
 8016232:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8016234:	4b0f      	ldr	r3, [pc, #60]	@ (8016274 <_tx_initialize_high_level+0x70>)
 8016236:	2200      	movs	r2, #0
 8016238:	601a      	str	r2, [r3, #0]
 801623a:	4b0f      	ldr	r3, [pc, #60]	@ (8016278 <_tx_initialize_high_level+0x74>)
 801623c:	2200      	movs	r2, #0
 801623e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8016240:	4b0e      	ldr	r3, [pc, #56]	@ (801627c <_tx_initialize_high_level+0x78>)
 8016242:	2200      	movs	r2, #0
 8016244:	601a      	str	r2, [r3, #0]
 8016246:	4b0e      	ldr	r3, [pc, #56]	@ (8016280 <_tx_initialize_high_level+0x7c>)
 8016248:	2200      	movs	r2, #0
 801624a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 801624c:	4b0d      	ldr	r3, [pc, #52]	@ (8016284 <_tx_initialize_high_level+0x80>)
 801624e:	2200      	movs	r2, #0
 8016250:	601a      	str	r2, [r3, #0]
 8016252:	4b0d      	ldr	r3, [pc, #52]	@ (8016288 <_tx_initialize_high_level+0x84>)
 8016254:	2200      	movs	r2, #0
 8016256:	601a      	str	r2, [r3, #0]
#endif
}
 8016258:	bf00      	nop
 801625a:	bd80      	pop	{r7, pc}
 801625c:	24000868 	.word	0x24000868
 8016260:	2400086c 	.word	0x2400086c
 8016264:	24000870 	.word	0x24000870
 8016268:	24000874 	.word	0x24000874
 801626c:	24000878 	.word	0x24000878
 8016270:	2400087c 	.word	0x2400087c
 8016274:	24000888 	.word	0x24000888
 8016278:	2400088c 	.word	0x2400088c
 801627c:	24000890 	.word	0x24000890
 8016280:	24000894 	.word	0x24000894
 8016284:	24000880 	.word	0x24000880
 8016288:	24000884 	.word	0x24000884

0801628c <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 801628c:	b580      	push	{r7, lr}
 801628e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8016290:	4b10      	ldr	r3, [pc, #64]	@ (80162d4 <_tx_initialize_kernel_enter+0x48>)
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8016298:	d00c      	beq.n	80162b4 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 801629a:	4b0e      	ldr	r3, [pc, #56]	@ (80162d4 <_tx_initialize_kernel_enter+0x48>)
 801629c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80162a0:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80162a2:	f7ea f81d 	bl	80002e0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80162a6:	f7ff ffad 	bl	8016204 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80162aa:	4b0b      	ldr	r3, [pc, #44]	@ (80162d8 <_tx_initialize_kernel_enter+0x4c>)
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	3301      	adds	r3, #1
 80162b0:	4a09      	ldr	r2, [pc, #36]	@ (80162d8 <_tx_initialize_kernel_enter+0x4c>)
 80162b2:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80162b4:	4b07      	ldr	r3, [pc, #28]	@ (80162d4 <_tx_initialize_kernel_enter+0x48>)
 80162b6:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80162ba:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80162bc:	4b07      	ldr	r3, [pc, #28]	@ (80162dc <_tx_initialize_kernel_enter+0x50>)
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	4618      	mov	r0, r3
 80162c2:	f7ea fb13 	bl	80008ec <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 80162c6:	4b03      	ldr	r3, [pc, #12]	@ (80162d4 <_tx_initialize_kernel_enter+0x48>)
 80162c8:	2200      	movs	r2, #0
 80162ca:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 80162cc:	f7ea f848 	bl	8000360 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80162d0:	bf00      	nop
 80162d2:	bd80      	pop	{r7, pc}
 80162d4:	2400008c 	.word	0x2400008c
 80162d8:	24000938 	.word	0x24000938
 80162dc:	24000898 	.word	0x24000898

080162e0 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 80162e0:	b580      	push	{r7, lr}
 80162e2:	b08e      	sub	sp, #56	@ 0x38
 80162e4:	af00      	add	r7, sp, #0
 80162e6:	6078      	str	r0, [r7, #4]
 80162e8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80162ea:	f3ef 8310 	mrs	r3, PRIMASK
 80162ee:	623b      	str	r3, [r7, #32]
    return(posture);
 80162f0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80162f2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80162f4:	b672      	cpsid	i
    return(int_posture);
 80162f6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 80162f8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80162fe:	4a33      	ldr	r2, [pc, #204]	@ (80163cc <_tx_mutex_cleanup+0xec>)
 8016300:	4293      	cmp	r3, r2
 8016302:	d158      	bne.n	80163b6 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801630a:	683a      	ldr	r2, [r7, #0]
 801630c:	429a      	cmp	r2, r3
 801630e:	d152      	bne.n	80163b6 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016314:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8016316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016318:	2b00      	cmp	r3, #0
 801631a:	d04c      	beq.n	80163b6 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 801631c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801631e:	681b      	ldr	r3, [r3, #0]
 8016320:	4a2b      	ldr	r2, [pc, #172]	@ (80163d0 <_tx_mutex_cleanup+0xf0>)
 8016322:	4293      	cmp	r3, r2
 8016324:	d147      	bne.n	80163b6 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8016326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016328:	69db      	ldr	r3, [r3, #28]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d043      	beq.n	80163b6 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	2200      	movs	r2, #0
 8016332:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8016334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016336:	69db      	ldr	r3, [r3, #28]
 8016338:	1e5a      	subs	r2, r3, #1
 801633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801633c:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 801633e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016340:	69db      	ldr	r3, [r3, #28]
 8016342:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8016344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016346:	2b00      	cmp	r3, #0
 8016348:	d103      	bne.n	8016352 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 801634a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801634c:	2200      	movs	r2, #0
 801634e:	619a      	str	r2, [r3, #24]
 8016350:	e013      	b.n	801637a <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016356:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801635c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 801635e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016362:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8016364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016366:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016368:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 801636a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801636c:	699b      	ldr	r3, [r3, #24]
 801636e:	687a      	ldr	r2, [r7, #4]
 8016370:	429a      	cmp	r2, r3
 8016372:	d102      	bne.n	801637a <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8016374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016376:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016378:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801637e:	2b0d      	cmp	r3, #13
 8016380:	d119      	bne.n	80163b6 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	221d      	movs	r2, #29
 8016386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 801638a:	4b12      	ldr	r3, [pc, #72]	@ (80163d4 <_tx_mutex_cleanup+0xf4>)
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	3301      	adds	r3, #1
 8016390:	4a10      	ldr	r2, [pc, #64]	@ (80163d4 <_tx_mutex_cleanup+0xf4>)
 8016392:	6013      	str	r3, [r2, #0]
 8016394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016396:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016398:	693b      	ldr	r3, [r7, #16]
 801639a:	f383 8810 	msr	PRIMASK, r3
}
 801639e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80163a0:	6878      	ldr	r0, [r7, #4]
 80163a2:	f001 f81f 	bl	80173e4 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80163a6:	f3ef 8310 	mrs	r3, PRIMASK
 80163aa:	61bb      	str	r3, [r7, #24]
    return(posture);
 80163ac:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80163ae:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80163b0:	b672      	cpsid	i
    return(int_posture);
 80163b2:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80163b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80163b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80163b8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80163ba:	68fb      	ldr	r3, [r7, #12]
 80163bc:	f383 8810 	msr	PRIMASK, r3
}
 80163c0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80163c2:	bf00      	nop
 80163c4:	3738      	adds	r7, #56	@ 0x38
 80163c6:	46bd      	mov	sp, r7
 80163c8:	bd80      	pop	{r7, pc}
 80163ca:	bf00      	nop
 80163cc:	080162e1 	.word	0x080162e1
 80163d0:	4d555445 	.word	0x4d555445
 80163d4:	24000938 	.word	0x24000938

080163d8 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 80163d8:	b580      	push	{r7, lr}
 80163da:	b08a      	sub	sp, #40	@ 0x28
 80163dc:	af00      	add	r7, sp, #0
 80163de:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80163e0:	f3ef 8310 	mrs	r3, PRIMASK
 80163e4:	61fb      	str	r3, [r7, #28]
    return(posture);
 80163e6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80163e8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80163ea:	b672      	cpsid	i
    return(int_posture);
 80163ec:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 80163ee:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80163f0:	4b1a      	ldr	r3, [pc, #104]	@ (801645c <_tx_mutex_thread_release+0x84>)
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	3301      	adds	r3, #1
 80163f6:	4a19      	ldr	r2, [pc, #100]	@ (801645c <_tx_mutex_thread_release+0x84>)
 80163f8:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016400:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8016402:	6a3b      	ldr	r3, [r7, #32]
 8016404:	2b00      	cmp	r3, #0
 8016406:	d017      	beq.n	8016438 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8016408:	6a3b      	ldr	r3, [r7, #32]
 801640a:	2201      	movs	r2, #1
 801640c:	609a      	str	r2, [r3, #8]
 801640e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016410:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016412:	68fb      	ldr	r3, [r7, #12]
 8016414:	f383 8810 	msr	PRIMASK, r3
}
 8016418:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 801641a:	6a38      	ldr	r0, [r7, #32]
 801641c:	f000 faf2 	bl	8016a04 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016420:	f3ef 8310 	mrs	r3, PRIMASK
 8016424:	617b      	str	r3, [r7, #20]
    return(posture);
 8016426:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8016428:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 801642a:	b672      	cpsid	i
    return(int_posture);
 801642c:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 801642e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016436:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 8016438:	6a3b      	ldr	r3, [r7, #32]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d1dd      	bne.n	80163fa <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 801643e:	4b07      	ldr	r3, [pc, #28]	@ (801645c <_tx_mutex_thread_release+0x84>)
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	3b01      	subs	r3, #1
 8016444:	4a05      	ldr	r2, [pc, #20]	@ (801645c <_tx_mutex_thread_release+0x84>)
 8016446:	6013      	str	r3, [r2, #0]
 8016448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801644a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801644c:	68bb      	ldr	r3, [r7, #8]
 801644e:	f383 8810 	msr	PRIMASK, r3
}
 8016452:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 8016454:	bf00      	nop
 8016456:	3728      	adds	r7, #40	@ 0x28
 8016458:	46bd      	mov	sp, r7
 801645a:	bd80      	pop	{r7, pc}
 801645c:	24000938 	.word	0x24000938

08016460 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 8016460:	b580      	push	{r7, lr}
 8016462:	b08a      	sub	sp, #40	@ 0x28
 8016464:	af00      	add	r7, sp, #0
 8016466:	60f8      	str	r0, [r7, #12]
 8016468:	60b9      	str	r1, [r7, #8]
 801646a:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 801646c:	2234      	movs	r2, #52	@ 0x34
 801646e:	2100      	movs	r1, #0
 8016470:	68f8      	ldr	r0, [r7, #12]
 8016472:	f002 fbbd 	bl	8018bf0 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	68ba      	ldr	r2, [r7, #8]
 801647a:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 801647c:	68fb      	ldr	r3, [r7, #12]
 801647e:	687a      	ldr	r2, [r7, #4]
 8016480:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016482:	f3ef 8310 	mrs	r3, PRIMASK
 8016486:	61bb      	str	r3, [r7, #24]
    return(posture);
 8016488:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 801648a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 801648c:	b672      	cpsid	i
    return(int_posture);
 801648e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8016490:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8016492:	68fb      	ldr	r3, [r7, #12]
 8016494:	4a1a      	ldr	r2, [pc, #104]	@ (8016500 <_tx_mutex_create+0xa0>)
 8016496:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8016498:	4b1a      	ldr	r3, [pc, #104]	@ (8016504 <_tx_mutex_create+0xa4>)
 801649a:	4a1b      	ldr	r2, [pc, #108]	@ (8016508 <_tx_mutex_create+0xa8>)
 801649c:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 801649e:	4b1b      	ldr	r3, [pc, #108]	@ (801650c <_tx_mutex_create+0xac>)
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d109      	bne.n	80164ba <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 80164a6:	4a1a      	ldr	r2, [pc, #104]	@ (8016510 <_tx_mutex_create+0xb0>)
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 80164ac:	68fb      	ldr	r3, [r7, #12]
 80164ae:	68fa      	ldr	r2, [r7, #12]
 80164b0:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	68fa      	ldr	r2, [r7, #12]
 80164b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80164b8:	e011      	b.n	80164de <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 80164ba:	4b15      	ldr	r3, [pc, #84]	@ (8016510 <_tx_mutex_create+0xb0>)
 80164bc:	681b      	ldr	r3, [r3, #0]
 80164be:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 80164c0:	6a3b      	ldr	r3, [r7, #32]
 80164c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164c4:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 80164c6:	6a3b      	ldr	r3, [r7, #32]
 80164c8:	68fa      	ldr	r2, [r7, #12]
 80164ca:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 80164cc:	69fb      	ldr	r3, [r7, #28]
 80164ce:	68fa      	ldr	r2, [r7, #12]
 80164d0:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 80164d2:	68fb      	ldr	r3, [r7, #12]
 80164d4:	69fa      	ldr	r2, [r7, #28]
 80164d6:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	6a3a      	ldr	r2, [r7, #32]
 80164dc:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 80164de:	4b0b      	ldr	r3, [pc, #44]	@ (801650c <_tx_mutex_create+0xac>)
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	3301      	adds	r3, #1
 80164e4:	4a09      	ldr	r2, [pc, #36]	@ (801650c <_tx_mutex_create+0xac>)
 80164e6:	6013      	str	r3, [r2, #0]
 80164e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164ea:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80164ec:	693b      	ldr	r3, [r7, #16]
 80164ee:	f383 8810 	msr	PRIMASK, r3
}
 80164f2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80164f4:	2300      	movs	r3, #0
}
 80164f6:	4618      	mov	r0, r3
 80164f8:	3728      	adds	r7, #40	@ 0x28
 80164fa:	46bd      	mov	sp, r7
 80164fc:	bd80      	pop	{r7, pc}
 80164fe:	bf00      	nop
 8016500:	4d555445 	.word	0x4d555445
 8016504:	2400093c 	.word	0x2400093c
 8016508:	080163d9 	.word	0x080163d9
 801650c:	24000884 	.word	0x24000884
 8016510:	24000880 	.word	0x24000880

08016514 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8016514:	b580      	push	{r7, lr}
 8016516:	b092      	sub	sp, #72	@ 0x48
 8016518:	af00      	add	r7, sp, #0
 801651a:	6078      	str	r0, [r7, #4]
 801651c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801651e:	f3ef 8310 	mrs	r3, PRIMASK
 8016522:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8016524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8016526:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016528:	b672      	cpsid	i
    return(int_posture);
 801652a:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 801652c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801652e:	4b7a      	ldr	r3, [pc, #488]	@ (8016718 <_tx_mutex_get+0x204>)
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	689b      	ldr	r3, [r3, #8]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d144      	bne.n	80165c6 <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	2201      	movs	r2, #1
 8016540:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016546:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8016548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801654a:	2b00      	cmp	r3, #0
 801654c:	d032      	beq.n	80165b4 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	691b      	ldr	r3, [r3, #16]
 8016552:	2b01      	cmp	r3, #1
 8016554:	d106      	bne.n	8016564 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8016556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	2220      	movs	r2, #32
 8016562:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8016564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016566:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801656a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 801656c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801656e:	2b00      	cmp	r3, #0
 8016570:	d00f      	beq.n	8016592 <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 8016572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016576:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8016578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801657a:	687a      	ldr	r2, [r7, #4]
 801657c:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 801657e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016580:	687a      	ldr	r2, [r7, #4]
 8016582:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016588:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801658e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8016590:	e009      	b.n	80165a6 <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8016592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016594:	687a      	ldr	r2, [r7, #4]
 8016596:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	687a      	ldr	r2, [r7, #4]
 801659e:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	687a      	ldr	r2, [r7, #4]
 80165a4:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 80165a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80165a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80165ac:	1c5a      	adds	r2, r3, #1
 80165ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80165b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80165b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165b6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80165b8:	69fb      	ldr	r3, [r7, #28]
 80165ba:	f383 8810 	msr	PRIMASK, r3
}
 80165be:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80165c0:	2300      	movs	r3, #0
 80165c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80165c4:	e0a2      	b.n	801670c <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	68db      	ldr	r3, [r3, #12]
 80165ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80165cc:	429a      	cmp	r2, r3
 80165ce:	d10d      	bne.n	80165ec <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	689b      	ldr	r3, [r3, #8]
 80165d4:	1c5a      	adds	r2, r3, #1
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	609a      	str	r2, [r3, #8]
 80165da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165dc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80165de:	69bb      	ldr	r3, [r7, #24]
 80165e0:	f383 8810 	msr	PRIMASK, r3
}
 80165e4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 80165e6:	2300      	movs	r3, #0
 80165e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80165ea:	e08f      	b.n	801670c <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80165ec:	683b      	ldr	r3, [r7, #0]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	f000 8084 	beq.w	80166fc <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80165f4:	4b49      	ldr	r3, [pc, #292]	@ (801671c <_tx_mutex_get+0x208>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d008      	beq.n	801660e <_tx_mutex_get+0xfa>
 80165fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165fe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016600:	697b      	ldr	r3, [r7, #20]
 8016602:	f383 8810 	msr	PRIMASK, r3
}
 8016606:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8016608:	231d      	movs	r3, #29
 801660a:	647b      	str	r3, [r7, #68]	@ 0x44
 801660c:	e07e      	b.n	801670c <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	68db      	ldr	r3, [r3, #12]
 8016612:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8016614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016616:	4a42      	ldr	r2, [pc, #264]	@ (8016720 <_tx_mutex_get+0x20c>)
 8016618:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 801661a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801661c:	687a      	ldr	r2, [r7, #4]
 801661e:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8016620:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016622:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8016626:	1c5a      	adds	r2, r3, #1
 8016628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801662a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	69db      	ldr	r3, [r3, #28]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d109      	bne.n	801664a <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801663a:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 801663c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801663e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016640:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8016642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016644:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016646:	675a      	str	r2, [r3, #116]	@ 0x74
 8016648:	e011      	b.n	801666e <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	699b      	ldr	r3, [r3, #24]
 801664e:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8016650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016652:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016654:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8016656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801665a:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 801665c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801665e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016660:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8016662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016666:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8016668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801666a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801666c:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	69db      	ldr	r3, [r3, #28]
 8016672:	1c5a      	adds	r2, r3, #1
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8016678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801667a:	220d      	movs	r2, #13
 801667c:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801667e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016680:	2201      	movs	r2, #1
 8016682:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8016684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016686:	683a      	ldr	r2, [r7, #0]
 8016688:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801668a:	4b24      	ldr	r3, [pc, #144]	@ (801671c <_tx_mutex_get+0x208>)
 801668c:	681b      	ldr	r3, [r3, #0]
 801668e:	3301      	adds	r3, #1
 8016690:	4a22      	ldr	r2, [pc, #136]	@ (801671c <_tx_mutex_get+0x208>)
 8016692:	6013      	str	r3, [r2, #0]
 8016694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016696:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016698:	693b      	ldr	r3, [r7, #16]
 801669a:	f383 8810 	msr	PRIMASK, r3
}
 801669e:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	691b      	ldr	r3, [r3, #16]
 80166a4:	2b01      	cmp	r3, #1
 80166a6:	d121      	bne.n	80166ec <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80166ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166b0:	429a      	cmp	r2, r3
 80166b2:	d903      	bls.n	80166bc <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 80166b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 80166bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80166c6:	429a      	cmp	r2, r3
 80166c8:	d204      	bcs.n	80166d4 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 80166ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 80166d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166dc:	429a      	cmp	r2, r3
 80166de:	d905      	bls.n	80166ec <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 80166e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166e4:	4619      	mov	r1, r3
 80166e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80166e8:	f000 f8ce 	bl	8016888 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80166ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80166ee:	f000 ff79 	bl	80175e4 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80166f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80166f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80166f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80166fa:	e007      	b.n	801670c <_tx_mutex_get+0x1f8>
 80166fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166fe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	f383 8810 	msr	PRIMASK, r3
}
 8016706:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8016708:	231d      	movs	r3, #29
 801670a:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 801670c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 801670e:	4618      	mov	r0, r3
 8016710:	3748      	adds	r7, #72	@ 0x48
 8016712:	46bd      	mov	sp, r7
 8016714:	bd80      	pop	{r7, pc}
 8016716:	bf00      	nop
 8016718:	240008a0 	.word	0x240008a0
 801671c:	24000938 	.word	0x24000938
 8016720:	080162e1 	.word	0x080162e1

08016724 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8016724:	b580      	push	{r7, lr}
 8016726:	b092      	sub	sp, #72	@ 0x48
 8016728:	af00      	add	r7, sp, #0
 801672a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801672c:	f3ef 8310 	mrs	r3, PRIMASK
 8016730:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8016732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8016734:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016736:	b672      	cpsid	i
    return(int_posture);
 8016738:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 801673a:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	69db      	ldr	r3, [r3, #28]
 8016740:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8016742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016744:	2b01      	cmp	r3, #1
 8016746:	d805      	bhi.n	8016754 <_tx_mutex_prioritize+0x30>
 8016748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801674a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801674c:	69fb      	ldr	r3, [r7, #28]
 801674e:	f383 8810 	msr	PRIMASK, r3
}
 8016752:	e092      	b.n	801687a <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8016754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016756:	2b02      	cmp	r3, #2
 8016758:	d114      	bne.n	8016784 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	699b      	ldr	r3, [r3, #24]
 801675e:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8016760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016764:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8016766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801676a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801676e:	429a      	cmp	r2, r3
 8016770:	d202      	bcs.n	8016778 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016776:	619a      	str	r2, [r3, #24]
 8016778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801677a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801677c:	69bb      	ldr	r3, [r7, #24]
 801677e:	f383 8810 	msr	PRIMASK, r3
}
 8016782:	e07a      	b.n	801687a <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	699b      	ldr	r3, [r3, #24]
 8016788:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 801678a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801678c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 801678e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016792:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8016794:	4b3b      	ldr	r3, [pc, #236]	@ (8016884 <_tx_mutex_prioritize+0x160>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	3301      	adds	r3, #1
 801679a:	4a3a      	ldr	r2, [pc, #232]	@ (8016884 <_tx_mutex_prioritize+0x160>)
 801679c:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 801679e:	2300      	movs	r3, #0
 80167a0:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 80167a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80167a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80167a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80167a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167aa:	429a      	cmp	r2, r3
 80167ac:	d201      	bcs.n	80167b2 <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 80167ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80167b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80167b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167b4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80167b6:	68fb      	ldr	r3, [r7, #12]
 80167b8:	f383 8810 	msr	PRIMASK, r3
}
 80167bc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80167be:	f3ef 8310 	mrs	r3, PRIMASK
 80167c2:	617b      	str	r3, [r7, #20]
    return(posture);
 80167c4:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80167c6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80167c8:	b672      	cpsid	i
    return(int_posture);
 80167ca:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80167cc:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	699b      	ldr	r3, [r3, #24]
 80167d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80167d4:	429a      	cmp	r2, r3
 80167d6:	d002      	beq.n	80167de <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 80167d8:	2301      	movs	r3, #1
 80167da:	633b      	str	r3, [r7, #48]	@ 0x30
 80167dc:	e006      	b.n	80167ec <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	69db      	ldr	r3, [r3, #28]
 80167e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80167e4:	429a      	cmp	r2, r3
 80167e6:	d001      	beq.n	80167ec <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 80167e8:	2301      	movs	r3, #1
 80167ea:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 80167ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	d103      	bne.n	80167fa <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80167f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80167f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80167f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80167f8:	e00c      	b.n	8016814 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	699b      	ldr	r3, [r3, #24]
 80167fe:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	69db      	ldr	r3, [r3, #28]
 8016804:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8016806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016808:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 801680a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801680c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801680e:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8016810:	2300      	movs	r3, #0
 8016812:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 8016814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016818:	429a      	cmp	r2, r3
 801681a:	d1c2      	bne.n	80167a2 <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 801681c:	4b19      	ldr	r3, [pc, #100]	@ (8016884 <_tx_mutex_prioritize+0x160>)
 801681e:	681b      	ldr	r3, [r3, #0]
 8016820:	3b01      	subs	r3, #1
 8016822:	4a18      	ldr	r2, [pc, #96]	@ (8016884 <_tx_mutex_prioritize+0x160>)
 8016824:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8016826:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801682a:	429a      	cmp	r2, r3
 801682c:	d01d      	beq.n	801686a <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 801682e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016832:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8016834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016836:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016838:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 801683a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801683c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801683e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8016840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016842:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016844:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8016846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801684a:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 801684c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801684e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016850:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8016852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016854:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016856:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8016858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801685a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801685c:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 801685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016860:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016862:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016868:	619a      	str	r2, [r3, #24]
 801686a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801686c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801686e:	68bb      	ldr	r3, [r7, #8]
 8016870:	f383 8810 	msr	PRIMASK, r3
}
 8016874:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8016876:	f000 fd7b 	bl	8017370 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 801687a:	2300      	movs	r3, #0
#endif
}
 801687c:	4618      	mov	r0, r3
 801687e:	3748      	adds	r7, #72	@ 0x48
 8016880:	46bd      	mov	sp, r7
 8016882:	bd80      	pop	{r7, pc}
 8016884:	24000938 	.word	0x24000938

08016888 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8016888:	b580      	push	{r7, lr}
 801688a:	b090      	sub	sp, #64	@ 0x40
 801688c:	af00      	add	r7, sp, #0
 801688e:	6078      	str	r0, [r7, #4]
 8016890:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016892:	f3ef 8310 	mrs	r3, PRIMASK
 8016896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8016898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 801689a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 801689c:	b672      	cpsid	i
    return(int_posture);
 801689e:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80168a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 80168a2:	687b      	ldr	r3, [r7, #4]
 80168a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d017      	beq.n	80168da <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	683a      	ldr	r2, [r7, #0]
 80168ae:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80168b6:	683a      	ldr	r2, [r7, #0]
 80168b8:	429a      	cmp	r2, r3
 80168ba:	d905      	bls.n	80168c8 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80168c6:	e002      	b.n	80168ce <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	683a      	ldr	r2, [r7, #0]
 80168cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80168ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80168d0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80168d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168d4:	f383 8810 	msr	PRIMASK, r3
}
 80168d8:	e089      	b.n	80169ee <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 80168da:	4b47      	ldr	r3, [pc, #284]	@ (80169f8 <_tx_mutex_priority_change+0x170>)
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168e4:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 80168e6:	4b45      	ldr	r3, [pc, #276]	@ (80169fc <_tx_mutex_priority_change+0x174>)
 80168e8:	681b      	ldr	r3, [r3, #0]
 80168ea:	3302      	adds	r3, #2
 80168ec:	4a43      	ldr	r2, [pc, #268]	@ (80169fc <_tx_mutex_priority_change+0x174>)
 80168ee:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	220e      	movs	r2, #14
 80168f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	2201      	movs	r2, #1
 80168fa:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	2200      	movs	r2, #0
 8016900:	64da      	str	r2, [r3, #76]	@ 0x4c
 8016902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016904:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016906:	69bb      	ldr	r3, [r7, #24]
 8016908:	f383 8810 	msr	PRIMASK, r3
}
 801690c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 801690e:	6878      	ldr	r0, [r7, #4]
 8016910:	f000 fe68 	bl	80175e4 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016914:	f3ef 8310 	mrs	r3, PRIMASK
 8016918:	623b      	str	r3, [r7, #32]
    return(posture);
 801691a:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 801691c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 801691e:	b672      	cpsid	i
    return(int_posture);
 8016920:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8016922:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	683a      	ldr	r2, [r7, #0]
 8016928:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8016930:	683a      	ldr	r2, [r7, #0]
 8016932:	429a      	cmp	r2, r3
 8016934:	d905      	bls.n	8016942 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8016940:	e002      	b.n	8016948 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	683a      	ldr	r2, [r7, #0]
 8016946:	63da      	str	r2, [r3, #60]	@ 0x3c
 8016948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801694a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	f383 8810 	msr	PRIMASK, r3
}
 8016952:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8016954:	6878      	ldr	r0, [r7, #4]
 8016956:	f000 fd45 	bl	80173e4 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801695a:	f3ef 8310 	mrs	r3, PRIMASK
 801695e:	617b      	str	r3, [r7, #20]
    return(posture);
 8016960:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8016962:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016964:	b672      	cpsid	i
    return(int_posture);
 8016966:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8016968:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 801696a:	4b23      	ldr	r3, [pc, #140]	@ (80169f8 <_tx_mutex_priority_change+0x170>)
 801696c:	681b      	ldr	r3, [r3, #0]
 801696e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8016970:	687a      	ldr	r2, [r7, #4]
 8016972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016974:	429a      	cmp	r2, r3
 8016976:	d034      	beq.n	80169e2 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801697c:	2b00      	cmp	r3, #0
 801697e:	d130      	bne.n	80169e2 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016988:	429a      	cmp	r2, r3
 801698a:	d811      	bhi.n	80169b0 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 801698c:	687a      	ldr	r2, [r7, #4]
 801698e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016990:	429a      	cmp	r2, r3
 8016992:	d126      	bne.n	80169e2 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8016994:	4a18      	ldr	r2, [pc, #96]	@ (80169f8 <_tx_mutex_priority_change+0x170>)
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 801699a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801699c:	683b      	ldr	r3, [r7, #0]
 801699e:	429a      	cmp	r2, r3
 80169a0:	d21f      	bcs.n	80169e2 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80169a2:	687b      	ldr	r3, [r7, #4]
 80169a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169a6:	4916      	ldr	r1, [pc, #88]	@ (8016a00 <_tx_mutex_priority_change+0x178>)
 80169a8:	687a      	ldr	r2, [r7, #4]
 80169aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80169ae:	e018      	b.n	80169e2 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169b8:	429a      	cmp	r2, r3
 80169ba:	d212      	bcs.n	80169e2 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80169c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169c4:	429a      	cmp	r2, r3
 80169c6:	d80c      	bhi.n	80169e2 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80169c8:	4a0b      	ldr	r2, [pc, #44]	@ (80169f8 <_tx_mutex_priority_change+0x170>)
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 80169ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80169d0:	683b      	ldr	r3, [r7, #0]
 80169d2:	429a      	cmp	r2, r3
 80169d4:	d205      	bcs.n	80169e2 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80169da:	4909      	ldr	r1, [pc, #36]	@ (8016a00 <_tx_mutex_priority_change+0x178>)
 80169dc:	687a      	ldr	r2, [r7, #4]
 80169de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80169e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80169e4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80169e6:	68bb      	ldr	r3, [r7, #8]
 80169e8:	f383 8810 	msr	PRIMASK, r3
}
 80169ec:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80169ee:	bf00      	nop
 80169f0:	3740      	adds	r7, #64	@ 0x40
 80169f2:	46bd      	mov	sp, r7
 80169f4:	bd80      	pop	{r7, pc}
 80169f6:	bf00      	nop
 80169f8:	240008a4 	.word	0x240008a4
 80169fc:	24000938 	.word	0x24000938
 8016a00:	240008b8 	.word	0x240008b8

08016a04 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8016a04:	b580      	push	{r7, lr}
 8016a06:	b0a6      	sub	sp, #152	@ 0x98
 8016a08:	af00      	add	r7, sp, #0
 8016a0a:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8016a0c:	2320      	movs	r3, #32
 8016a0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016a12:	f3ef 8310 	mrs	r3, PRIMASK
 8016a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 8016a18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 8016a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 8016a1c:	b672      	cpsid	i
    return(int_posture);
 8016a1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8016a20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	689b      	ldr	r3, [r3, #8]
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	f000 81ff 	beq.w	8016e2c <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	68db      	ldr	r3, [r3, #12]
 8016a32:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8016a34:	4ba3      	ldr	r3, [pc, #652]	@ (8016cc4 <_tx_mutex_put+0x2c0>)
 8016a36:	681b      	ldr	r3, [r3, #0]
 8016a38:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	68db      	ldr	r3, [r3, #12]
 8016a3e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016a40:	429a      	cmp	r2, r3
 8016a42:	d00d      	beq.n	8016a60 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8016a44:	4ba0      	ldr	r3, [pc, #640]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	d109      	bne.n	8016a60 <_tx_mutex_put+0x5c>
 8016a4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016a50:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016a52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016a54:	f383 8810 	msr	PRIMASK, r3
}
 8016a58:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8016a5a:	231e      	movs	r3, #30
 8016a5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8016a60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016a64:	2b20      	cmp	r3, #32
 8016a66:	f040 81eb 	bne.w	8016e40 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	689b      	ldr	r3, [r3, #8]
 8016a6e:	1e5a      	subs	r2, r3, #1
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	689b      	ldr	r3, [r3, #8]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d00a      	beq.n	8016a92 <_tx_mutex_put+0x8e>
 8016a7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016a80:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016a82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a84:	f383 8810 	msr	PRIMASK, r3
}
 8016a88:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8016a90:	e1d6      	b.n	8016e40 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8016a92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d10a      	bne.n	8016aae <_tx_mutex_put+0xaa>
 8016a98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016aa0:	f383 8810 	msr	PRIMASK, r3
}
 8016aa4:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8016aac:	e1c8      	b.n	8016e40 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8016aae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ab0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016ab4:	1e5a      	subs	r2, r3, #1
 8016ab6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ab8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8016abc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016abe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d104      	bne.n	8016ad0 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8016ac6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ac8:	2200      	movs	r2, #0
 8016aca:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8016ace:	e019      	b.n	8016b04 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8016ad0:	687b      	ldr	r3, [r7, #4]
 8016ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ad4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016adc:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8016ade:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016ae2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016ae4:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8016ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016ae8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016aec:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8016aee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016af0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016af4:	687a      	ldr	r2, [r7, #4]
 8016af6:	429a      	cmp	r2, r3
 8016af8:	d104      	bne.n	8016b04 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8016afa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016afc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016b00:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	699b      	ldr	r3, [r3, #24]
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d110      	bne.n	8016b2e <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	691b      	ldr	r3, [r3, #16]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d10c      	bne.n	8016b2e <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	2200      	movs	r2, #0
 8016b18:	60da      	str	r2, [r3, #12]
 8016b1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016b20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016b22:	f383 8810 	msr	PRIMASK, r3
}
 8016b26:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8016b28:	2300      	movs	r3, #0
 8016b2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8016b2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8016b32:	2b20      	cmp	r3, #32
 8016b34:	f040 8184 	bne.w	8016e40 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8016b38:	2300      	movs	r3, #0
 8016b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8016b3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8016b44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	691b      	ldr	r3, [r3, #16]
 8016b4c:	2b01      	cmp	r3, #1
 8016b4e:	d155      	bne.n	8016bfc <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8016b50:	4b5d      	ldr	r3, [pc, #372]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016b52:	681b      	ldr	r3, [r3, #0]
 8016b54:	3301      	adds	r3, #1
 8016b56:	4a5c      	ldr	r2, [pc, #368]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016b58:	6013      	str	r3, [r2, #0]
 8016b5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016b5e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016b62:	f383 8810 	msr	PRIMASK, r3
}
 8016b66:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8016b68:	2320      	movs	r3, #32
 8016b6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8016b6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016b70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016b74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8016b78:	e01f      	b.n	8016bba <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8016b7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016b7e:	691b      	ldr	r3, [r3, #16]
 8016b80:	2b01      	cmp	r3, #1
 8016b82:	d10b      	bne.n	8016b9c <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8016b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016b8e:	429a      	cmp	r2, r3
 8016b90:	d904      	bls.n	8016b9c <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8016b92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016b98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8016b9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ba2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8016ba6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ba8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016bac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016bb0:	429a      	cmp	r2, r3
 8016bb2:	d102      	bne.n	8016bba <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8016bb4:	2300      	movs	r3, #0
 8016bb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8016bba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d1db      	bne.n	8016b7a <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8016bc6:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8016bc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8016bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8016bcc:	b672      	cpsid	i
    return(int_posture);
 8016bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8016bd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8016bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016bd6:	681b      	ldr	r3, [r3, #0]
 8016bd8:	3b01      	subs	r3, #1
 8016bda:	4a3b      	ldr	r2, [pc, #236]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016bdc:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8016bde:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016be0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016be4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8016be8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8016bec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8016bf0:	429a      	cmp	r2, r3
 8016bf2:	d203      	bcs.n	8016bfc <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8016bf4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8016bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	69db      	ldr	r3, [r3, #28]
 8016c00:	2b01      	cmp	r3, #1
 8016c02:	d920      	bls.n	8016c46 <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	691b      	ldr	r3, [r3, #16]
 8016c08:	2b01      	cmp	r3, #1
 8016c0a:	d11c      	bne.n	8016c46 <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8016c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	3301      	adds	r3, #1
 8016c12:	4a2d      	ldr	r2, [pc, #180]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c14:	6013      	str	r3, [r2, #0]
 8016c16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016c1a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c1e:	f383 8810 	msr	PRIMASK, r3
}
 8016c22:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8016c24:	6878      	ldr	r0, [r7, #4]
 8016c26:	f7ff fd7d 	bl	8016724 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8016c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8016c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8016c32:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8016c34:	b672      	cpsid	i
    return(int_posture);
 8016c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 8016c38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8016c3c:	4b22      	ldr	r3, [pc, #136]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c3e:	681b      	ldr	r3, [r3, #0]
 8016c40:	3b01      	subs	r3, #1
 8016c42:	4a21      	ldr	r2, [pc, #132]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c44:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	699b      	ldr	r3, [r3, #24]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d13e      	bne.n	8016ccc <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8016c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c50:	681b      	ldr	r3, [r3, #0]
 8016c52:	3301      	adds	r3, #1
 8016c54:	4a1c      	ldr	r2, [pc, #112]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c56:	6013      	str	r3, [r2, #0]
 8016c58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016c60:	f383 8810 	msr	PRIMASK, r3
}
 8016c64:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	2220      	movs	r2, #32
 8016c6a:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	68db      	ldr	r3, [r3, #12]
 8016c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c72:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8016c76:	429a      	cmp	r2, r3
 8016c78:	d006      	beq.n	8016c88 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	68db      	ldr	r3, [r3, #12]
 8016c7e:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8016c82:	4618      	mov	r0, r3
 8016c84:	f7ff fe00 	bl	8016888 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016c88:	f3ef 8310 	mrs	r3, PRIMASK
 8016c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8016c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8016c90:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016c92:	b672      	cpsid	i
    return(int_posture);
 8016c94:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 8016c96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8016c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	3b01      	subs	r3, #1
 8016ca0:	4a09      	ldr	r2, [pc, #36]	@ (8016cc8 <_tx_mutex_put+0x2c4>)
 8016ca2:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	2200      	movs	r2, #0
 8016ca8:	60da      	str	r2, [r3, #12]
 8016caa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016cae:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cb2:	f383 8810 	msr	PRIMASK, r3
}
 8016cb6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8016cb8:	f000 fb5a 	bl	8017370 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8016cc2:	e0bd      	b.n	8016e40 <_tx_mutex_put+0x43c>
 8016cc4:	240008a0 	.word	0x240008a0
 8016cc8:	24000938 	.word	0x24000938
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	699b      	ldr	r3, [r3, #24]
 8016cd0:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	691b      	ldr	r3, [r3, #16]
 8016cd6:	2b01      	cmp	r3, #1
 8016cd8:	d10a      	bne.n	8016cf0 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	68db      	ldr	r3, [r3, #12]
 8016cde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8016ce2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	2220      	movs	r2, #32
 8016cee:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8016cf0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016cf2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8016cf6:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 8016cf8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d10a      	bne.n	8016d14 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8016cfe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d00:	687a      	ldr	r2, [r7, #4]
 8016d02:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8016d06:	687b      	ldr	r3, [r7, #4]
 8016d08:	687a      	ldr	r2, [r7, #4]
 8016d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8016d0c:	687b      	ldr	r3, [r7, #4]
 8016d0e:	687a      	ldr	r2, [r7, #4]
 8016d10:	631a      	str	r2, [r3, #48]	@ 0x30
 8016d12:	e016      	b.n	8016d42 <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8016d14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016d1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8016d1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016d24:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8016d26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8016d2a:	687a      	ldr	r2, [r7, #4]
 8016d2c:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8016d2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016d30:	687a      	ldr	r2, [r7, #4]
 8016d32:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016d38:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8016d40:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8016d42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d44:	1c5a      	adds	r2, r3, #1
 8016d46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d48:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	2201      	movs	r2, #1
 8016d50:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016d56:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	69db      	ldr	r3, [r3, #28]
 8016d5c:	1e5a      	subs	r2, r3, #1
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	69db      	ldr	r3, [r3, #28]
 8016d66:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8016d68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d103      	bne.n	8016d76 <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8016d6e:	687b      	ldr	r3, [r7, #4]
 8016d70:	2200      	movs	r2, #0
 8016d72:	619a      	str	r2, [r3, #24]
 8016d74:	e00e      	b.n	8016d94 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8016d76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016d7a:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016d80:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8016d82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016d86:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8016d88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016d8a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016d8c:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8016d8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016d90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016d92:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8016d94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d96:	2200      	movs	r2, #0
 8016d98:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8016d9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016d9c:	2200      	movs	r2, #0
 8016d9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8016da2:	4b2a      	ldr	r3, [pc, #168]	@ (8016e4c <_tx_mutex_put+0x448>)
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	3301      	adds	r3, #1
 8016da8:	4a28      	ldr	r2, [pc, #160]	@ (8016e4c <_tx_mutex_put+0x448>)
 8016daa:	6013      	str	r3, [r2, #0]
 8016dac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016db0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016db2:	69fb      	ldr	r3, [r7, #28]
 8016db4:	f383 8810 	msr	PRIMASK, r3
}
 8016db8:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	691b      	ldr	r3, [r3, #16]
 8016dbe:	2b01      	cmp	r3, #1
 8016dc0:	d12d      	bne.n	8016e1e <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	69db      	ldr	r3, [r3, #28]
 8016dc6:	2b00      	cmp	r3, #0
 8016dc8:	d01c      	beq.n	8016e04 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 8016dca:	6878      	ldr	r0, [r7, #4]
 8016dcc:	f7ff fcaa 	bl	8016724 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016dd0:	f3ef 8310 	mrs	r3, PRIMASK
 8016dd4:	61bb      	str	r3, [r7, #24]
    return(posture);
 8016dd6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8016dd8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016dda:	b672      	cpsid	i
    return(int_posture);
 8016ddc:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8016dde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	699b      	ldr	r3, [r3, #24]
 8016de6:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 8016de8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d003      	beq.n	8016df6 <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8016dee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016df2:	687b      	ldr	r3, [r7, #4]
 8016df4:	629a      	str	r2, [r3, #40]	@ 0x28
 8016df6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016dfa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016dfc:	693b      	ldr	r3, [r7, #16]
 8016dfe:	f383 8810 	msr	PRIMASK, r3
}
 8016e02:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8016e04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e0a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8016e0e:	429a      	cmp	r2, r3
 8016e10:	d005      	beq.n	8016e1e <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8016e12:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8016e16:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8016e1a:	f7ff fd35 	bl	8016888 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8016e1e:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8016e20:	f000 fae0 	bl	80173e4 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8016e24:	2300      	movs	r3, #0
 8016e26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8016e2a:	e009      	b.n	8016e40 <_tx_mutex_put+0x43c>
 8016e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8016e30:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016e32:	68fb      	ldr	r3, [r7, #12]
 8016e34:	f383 8810 	msr	PRIMASK, r3
}
 8016e38:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8016e3a:	231e      	movs	r3, #30
 8016e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 8016e40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8016e44:	4618      	mov	r0, r3
 8016e46:	3798      	adds	r7, #152	@ 0x98
 8016e48:	46bd      	mov	sp, r7
 8016e4a:	bd80      	pop	{r7, pc}
 8016e4c:	24000938 	.word	0x24000938

08016e50 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b092      	sub	sp, #72	@ 0x48
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	60f8      	str	r0, [r7, #12]
 8016e58:	60b9      	str	r1, [r7, #8]
 8016e5a:	607a      	str	r2, [r7, #4]
 8016e5c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8016e5e:	2300      	movs	r3, #0
 8016e60:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8016e62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016e64:	21ef      	movs	r1, #239	@ 0xef
 8016e66:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8016e68:	f001 fec2 	bl	8018bf0 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8016e6c:	22b0      	movs	r2, #176	@ 0xb0
 8016e6e:	2100      	movs	r1, #0
 8016e70:	68f8      	ldr	r0, [r7, #12]
 8016e72:	f001 febd 	bl	8018bf0 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8016e76:	68fb      	ldr	r3, [r7, #12]
 8016e78:	68ba      	ldr	r2, [r7, #8]
 8016e7a:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8016e7c:	68fb      	ldr	r3, [r7, #12]
 8016e7e:	687a      	ldr	r2, [r7, #4]
 8016e80:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	683a      	ldr	r2, [r7, #0]
 8016e86:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016e8c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8016e8e:	68fb      	ldr	r3, [r7, #12]
 8016e90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016e92:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8016e94:	68fb      	ldr	r3, [r7, #12]
 8016e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016e98:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016e9e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016ea6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016eac:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	2220      	movs	r2, #32
 8016eb2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8016eb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8016eba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016ebc:	3b01      	subs	r3, #1
 8016ebe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016ec0:	4413      	add	r3, r2
 8016ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016ec8:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8016eca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016ecc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016ece:	429a      	cmp	r2, r3
 8016ed0:	d007      	beq.n	8016ee2 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	2200      	movs	r2, #0
 8016ed6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	2200      	movs	r2, #0
 8016edc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8016ee0:	e006      	b.n	8016ef0 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8016ee2:	68fb      	ldr	r3, [r7, #12]
 8016ee4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016ee6:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016eec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	2203      	movs	r2, #3
 8016ef4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8016ef6:	68fb      	ldr	r3, [r7, #12]
 8016ef8:	4a48      	ldr	r2, [pc, #288]	@ (801701c <_tx_thread_create+0x1cc>)
 8016efa:	655a      	str	r2, [r3, #84]	@ 0x54
 8016efc:	68fa      	ldr	r2, [r7, #12]
 8016efe:	68fb      	ldr	r3, [r7, #12]
 8016f00:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8016f02:	4947      	ldr	r1, [pc, #284]	@ (8017020 <_tx_thread_create+0x1d0>)
 8016f04:	68f8      	ldr	r0, [r7, #12]
 8016f06:	f7e9 fa8b 	bl	8000420 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8016f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8016f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8016f12:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8016f14:	b672      	cpsid	i
    return(int_posture);
 8016f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8016f18:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	4a41      	ldr	r2, [pc, #260]	@ (8017024 <_tx_thread_create+0x1d4>)
 8016f1e:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8016f20:	4b41      	ldr	r3, [pc, #260]	@ (8017028 <_tx_thread_create+0x1d8>)
 8016f22:	681b      	ldr	r3, [r3, #0]
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d10b      	bne.n	8016f40 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8016f28:	4a40      	ldr	r2, [pc, #256]	@ (801702c <_tx_thread_create+0x1dc>)
 8016f2a:	68fb      	ldr	r3, [r7, #12]
 8016f2c:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8016f2e:	68fb      	ldr	r3, [r7, #12]
 8016f30:	68fa      	ldr	r2, [r7, #12]
 8016f32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8016f36:	68fb      	ldr	r3, [r7, #12]
 8016f38:	68fa      	ldr	r2, [r7, #12]
 8016f3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8016f3e:	e016      	b.n	8016f6e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8016f40:	4b3a      	ldr	r3, [pc, #232]	@ (801702c <_tx_thread_create+0x1dc>)
 8016f42:	681b      	ldr	r3, [r3, #0]
 8016f44:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8016f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016f4c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8016f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f50:	68fa      	ldr	r2, [r7, #12]
 8016f52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8016f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016f58:	68fa      	ldr	r2, [r7, #12]
 8016f5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8016f5e:	68fb      	ldr	r3, [r7, #12]
 8016f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016f62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8016f66:	68fb      	ldr	r3, [r7, #12]
 8016f68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8016f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8017028 <_tx_thread_create+0x1d8>)
 8016f70:	681b      	ldr	r3, [r3, #0]
 8016f72:	3301      	adds	r3, #1
 8016f74:	4a2c      	ldr	r2, [pc, #176]	@ (8017028 <_tx_thread_create+0x1d8>)
 8016f76:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8016f78:	4b2d      	ldr	r3, [pc, #180]	@ (8017030 <_tx_thread_create+0x1e0>)
 8016f7a:	681b      	ldr	r3, [r3, #0]
 8016f7c:	3301      	adds	r3, #1
 8016f7e:	4a2c      	ldr	r2, [pc, #176]	@ (8017030 <_tx_thread_create+0x1e0>)
 8016f80:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8016f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016f84:	2b01      	cmp	r3, #1
 8016f86:	d129      	bne.n	8016fdc <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8016f88:	f3ef 8305 	mrs	r3, IPSR
 8016f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8016f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8016f90:	4b28      	ldr	r3, [pc, #160]	@ (8017034 <_tx_thread_create+0x1e4>)
 8016f92:	681b      	ldr	r3, [r3, #0]
 8016f94:	4313      	orrs	r3, r2
 8016f96:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8016f9a:	d30d      	bcc.n	8016fb8 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8016f9c:	4b26      	ldr	r3, [pc, #152]	@ (8017038 <_tx_thread_create+0x1e8>)
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8016fa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d009      	beq.n	8016fbc <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8016fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016fac:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8016fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016fb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016fb4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8016fb6:	e001      	b.n	8016fbc <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8016fb8:	2300      	movs	r3, #0
 8016fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8016fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fbe:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016fc0:	6a3b      	ldr	r3, [r7, #32]
 8016fc2:	f383 8810 	msr	PRIMASK, r3
}
 8016fc6:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8016fc8:	68f8      	ldr	r0, [r7, #12]
 8016fca:	f000 fa0b 	bl	80173e4 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8016fce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d01e      	beq.n	8017012 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8016fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016fd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8016fda:	e01a      	b.n	8017012 <_tx_thread_create+0x1c2>
 8016fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fde:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8016fe0:	693b      	ldr	r3, [r7, #16]
 8016fe2:	f383 8810 	msr	PRIMASK, r3
}
 8016fe6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8016fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8016fec:	61bb      	str	r3, [r7, #24]
    return(posture);
 8016fee:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8016ff0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8016ff2:	b672      	cpsid	i
    return(int_posture);
 8016ff4:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8016ff6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8016ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8017030 <_tx_thread_create+0x1e0>)
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	3b01      	subs	r3, #1
 8016ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8017030 <_tx_thread_create+0x1e0>)
 8017000:	6013      	str	r3, [r2, #0]
 8017002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017004:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017006:	69fb      	ldr	r3, [r7, #28]
 8017008:	f383 8810 	msr	PRIMASK, r3
}
 801700c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801700e:	f000 f9af 	bl	8017370 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8017012:	2300      	movs	r3, #0
}
 8017014:	4618      	mov	r0, r3
 8017016:	3748      	adds	r7, #72	@ 0x48
 8017018:	46bd      	mov	sp, r7
 801701a:	bd80      	pop	{r7, pc}
 801701c:	080178b9 	.word	0x080178b9
 8017020:	080171d9 	.word	0x080171d9
 8017024:	54485244 	.word	0x54485244
 8017028:	240008ac 	.word	0x240008ac
 801702c:	240008a8 	.word	0x240008a8
 8017030:	24000938 	.word	0x24000938
 8017034:	2400008c 	.word	0x2400008c
 8017038:	240008a4 	.word	0x240008a4

0801703c <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 801703c:	b480      	push	{r7}
 801703e:	b087      	sub	sp, #28
 8017040:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017042:	f3ef 8310 	mrs	r3, PRIMASK
 8017046:	60bb      	str	r3, [r7, #8]
    return(posture);
 8017048:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 801704a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 801704c:	b672      	cpsid	i
    return(int_posture);
 801704e:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 8017050:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8017052:	4b08      	ldr	r3, [pc, #32]	@ (8017074 <_tx_thread_identify+0x38>)
 8017054:	681b      	ldr	r3, [r3, #0]
 8017056:	613b      	str	r3, [r7, #16]
 8017058:	697b      	ldr	r3, [r7, #20]
 801705a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801705c:	68fb      	ldr	r3, [r7, #12]
 801705e:	f383 8810 	msr	PRIMASK, r3
}
 8017062:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 8017064:	693b      	ldr	r3, [r7, #16]
}
 8017066:	4618      	mov	r0, r3
 8017068:	371c      	adds	r7, #28
 801706a:	46bd      	mov	sp, r7
 801706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017070:	4770      	bx	lr
 8017072:	bf00      	nop
 8017074:	240008a0 	.word	0x240008a0

08017078 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8017078:	b580      	push	{r7, lr}
 801707a:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 801707c:	4b12      	ldr	r3, [pc, #72]	@ (80170c8 <_tx_thread_initialize+0x50>)
 801707e:	2200      	movs	r2, #0
 8017080:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8017082:	4b12      	ldr	r3, [pc, #72]	@ (80170cc <_tx_thread_initialize+0x54>)
 8017084:	2200      	movs	r2, #0
 8017086:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8017088:	4b11      	ldr	r3, [pc, #68]	@ (80170d0 <_tx_thread_initialize+0x58>)
 801708a:	2200      	movs	r2, #0
 801708c:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 801708e:	4b11      	ldr	r3, [pc, #68]	@ (80170d4 <_tx_thread_initialize+0x5c>)
 8017090:	2220      	movs	r2, #32
 8017092:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8017094:	2280      	movs	r2, #128	@ 0x80
 8017096:	2100      	movs	r1, #0
 8017098:	480f      	ldr	r0, [pc, #60]	@ (80170d8 <_tx_thread_initialize+0x60>)
 801709a:	f001 fda9 	bl	8018bf0 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 801709e:	4b0f      	ldr	r3, [pc, #60]	@ (80170dc <_tx_thread_initialize+0x64>)
 80170a0:	2200      	movs	r2, #0
 80170a2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80170a4:	4b0e      	ldr	r3, [pc, #56]	@ (80170e0 <_tx_thread_initialize+0x68>)
 80170a6:	2200      	movs	r2, #0
 80170a8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 80170aa:	4b0e      	ldr	r3, [pc, #56]	@ (80170e4 <_tx_thread_initialize+0x6c>)
 80170ac:	2200      	movs	r2, #0
 80170ae:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80170b0:	4b0d      	ldr	r3, [pc, #52]	@ (80170e8 <_tx_thread_initialize+0x70>)
 80170b2:	2200      	movs	r2, #0
 80170b4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 80170b6:	4b0d      	ldr	r3, [pc, #52]	@ (80170ec <_tx_thread_initialize+0x74>)
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 80170be:	4a0b      	ldr	r2, [pc, #44]	@ (80170ec <_tx_thread_initialize+0x74>)
 80170c0:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80170c2:	bf00      	nop
 80170c4:	bd80      	pop	{r7, pc}
 80170c6:	bf00      	nop
 80170c8:	240008a0 	.word	0x240008a0
 80170cc:	240008a4 	.word	0x240008a4
 80170d0:	240008b0 	.word	0x240008b0
 80170d4:	240008b4 	.word	0x240008b4
 80170d8:	240008b8 	.word	0x240008b8
 80170dc:	240008a8 	.word	0x240008a8
 80170e0:	240008ac 	.word	0x240008ac
 80170e4:	24000938 	.word	0x24000938
 80170e8:	2400093c 	.word	0x2400093c
 80170ec:	24000940 	.word	0x24000940

080170f0 <_tx_thread_preemption_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_preemption_change(TX_THREAD *thread_ptr, UINT new_threshold, UINT *old_threshold)
{
 80170f0:	b580      	push	{r7, lr}
 80170f2:	b08c      	sub	sp, #48	@ 0x30
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	60f8      	str	r0, [r7, #12]
 80170f8:	60b9      	str	r1, [r7, #8]
 80170fa:	607a      	str	r2, [r7, #4]
#endif
UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80170fc:	2300      	movs	r3, #0
 80170fe:	62bb      	str	r3, [r7, #40]	@ 0x28
#ifdef TX_DISABLE_PREEMPTION_THRESHOLD

    /* Only allow 0 (disable all preemption) and returning preemption-threshold to the
       current thread priority if preemption-threshold is disabled. All other threshold
       values are converted to 0.  */
    if (thread_ptr -> tx_thread_user_priority != new_threshold)
 8017100:	68fb      	ldr	r3, [r7, #12]
 8017102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8017106:	68ba      	ldr	r2, [r7, #8]
 8017108:	429a      	cmp	r2, r3
 801710a:	d004      	beq.n	8017116 <_tx_thread_preemption_change+0x26>
    {

        /* Is the new threshold zero?  */
        if (new_threshold != ((UINT) 0))
 801710c:	68bb      	ldr	r3, [r7, #8]
 801710e:	2b00      	cmp	r3, #0
 8017110:	d001      	beq.n	8017116 <_tx_thread_preemption_change+0x26>
        {

            /* Convert the new threshold to disable all preemption, since preemption-threshold is
               not supported.  */
            new_threshold =  ((UINT) 0);
 8017112:	2300      	movs	r3, #0
 8017114:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017116:	f3ef 8310 	mrs	r3, PRIMASK
 801711a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 801711c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 801711e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8017120:	b672      	cpsid	i
    return(int_posture);
 8017122:	6a3b      	ldr	r3, [r7, #32]
        }
    }
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8017124:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_THREAD_PREEMPTION_CHANGE_INSERT

    /* Determine if the new threshold is greater than the current user priority.  */
    if (new_threshold > thread_ptr -> tx_thread_user_priority)
 8017126:	68fb      	ldr	r3, [r7, #12]
 8017128:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801712c:	68ba      	ldr	r2, [r7, #8]
 801712e:	429a      	cmp	r2, r3
 8017130:	d902      	bls.n	8017138 <_tx_thread_preemption_change+0x48>
    {

        /* Return error.  */
        status =  TX_THRESH_ERROR;
 8017132:	2318      	movs	r3, #24
 8017134:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017136:	e03e      	b.n	80171b6 <_tx_thread_preemption_change+0xc6>
            }
        }
#endif

        /* Return the user's preemption-threshold.   */
        *old_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8017138:	68fb      	ldr	r3, [r7, #12]
 801713a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	601a      	str	r2, [r3, #0]

        /* Setup the new threshold.  */
        thread_ptr -> tx_thread_user_preempt_threshold =  new_threshold;
 8017142:	68fb      	ldr	r3, [r7, #12]
 8017144:	68ba      	ldr	r2, [r7, #8]
 8017146:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the new threshold represents a higher priority than the priority inheritance threshold.  */
        if (new_threshold < thread_ptr -> tx_thread_inherit_priority)
 801714a:	68fb      	ldr	r3, [r7, #12]
 801714c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8017150:	68ba      	ldr	r2, [r7, #8]
 8017152:	429a      	cmp	r2, r3
 8017154:	d203      	bcs.n	801715e <_tx_thread_preemption_change+0x6e>
        {

            /* Update the actual preemption-threshold with the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_threshold;
 8017156:	68fb      	ldr	r3, [r7, #12]
 8017158:	68ba      	ldr	r2, [r7, #8]
 801715a:	63da      	str	r2, [r3, #60]	@ 0x3c
 801715c:	e004      	b.n	8017168 <_tx_thread_preemption_change+0x78>
        }
        else
        {

            /* Update the actual preemption-threshold with the priority inheritance.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8017164:	68fb      	ldr	r3, [r7, #12]
 8017166:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Is the thread priority less than the current highest priority?  If not, no preemption is required.  */
        if (_tx_thread_highest_priority < thread_ptr -> tx_thread_priority)
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801716c:	4b17      	ldr	r3, [pc, #92]	@ (80171cc <_tx_thread_preemption_change+0xdc>)
 801716e:	681b      	ldr	r3, [r3, #0]
 8017170:	429a      	cmp	r2, r3
 8017172:	d920      	bls.n	80171b6 <_tx_thread_preemption_change+0xc6>
        {

            /* Is the new thread preemption-threshold less than the current highest priority?  If not, no preemption is required.  */
            if (_tx_thread_highest_priority < new_threshold)
 8017174:	4b15      	ldr	r3, [pc, #84]	@ (80171cc <_tx_thread_preemption_change+0xdc>)
 8017176:	681b      	ldr	r3, [r3, #0]
 8017178:	68ba      	ldr	r2, [r7, #8]
 801717a:	429a      	cmp	r2, r3
 801717c:	d91b      	bls.n	80171b6 <_tx_thread_preemption_change+0xc6>
            {

                /* If the current execute pointer is the same at this thread, preemption needs to take place.  */
                if (_tx_thread_execute_ptr == thread_ptr)
 801717e:	4b14      	ldr	r3, [pc, #80]	@ (80171d0 <_tx_thread_preemption_change+0xe0>)
 8017180:	681b      	ldr	r3, [r3, #0]
 8017182:	68fa      	ldr	r2, [r7, #12]
 8017184:	429a      	cmp	r2, r3
 8017186:	d116      	bne.n	80171b6 <_tx_thread_preemption_change+0xc6>
                        _tx_thread_performance_execute_log[_tx_thread_performance__execute_log_index] =  _tx_thread_execute_ptr;
                    }
#endif

                    /* Setup the highest priority thread to execute.  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8017188:	4b10      	ldr	r3, [pc, #64]	@ (80171cc <_tx_thread_preemption_change+0xdc>)
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	4a11      	ldr	r2, [pc, #68]	@ (80171d4 <_tx_thread_preemption_change+0xe4>)
 801718e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017192:	4a0f      	ldr	r2, [pc, #60]	@ (80171d0 <_tx_thread_preemption_change+0xe0>)
 8017194:	6013      	str	r3, [r2, #0]
 8017196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017198:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801719a:	697b      	ldr	r3, [r7, #20]
 801719c:	f383 8810 	msr	PRIMASK, r3
}
 80171a0:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Check for preemption.  */
                    _tx_thread_system_preempt_check();
 80171a2:	f000 f8e5 	bl	8017370 <_tx_thread_system_preempt_check>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80171a6:	f3ef 8310 	mrs	r3, PRIMASK
 80171aa:	61fb      	str	r3, [r7, #28]
    return(posture);
 80171ac:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80171ae:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80171b0:	b672      	cpsid	i
    return(int_posture);
 80171b2:	69bb      	ldr	r3, [r7, #24]

                    /* Disable interrupts.  */
                    TX_DISABLE
 80171b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80171b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171b8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80171ba:	693b      	ldr	r3, [r7, #16]
 80171bc:	f383 8810 	msr	PRIMASK, r3
}
 80171c0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 80171c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80171c4:	4618      	mov	r0, r3
 80171c6:	3730      	adds	r7, #48	@ 0x30
 80171c8:	46bd      	mov	sp, r7
 80171ca:	bd80      	pop	{r7, pc}
 80171cc:	240008b4 	.word	0x240008b4
 80171d0:	240008a4 	.word	0x240008a4
 80171d4:	240008b8 	.word	0x240008b8

080171d8 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80171d8:	b580      	push	{r7, lr}
 80171da:	b088      	sub	sp, #32
 80171dc:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80171de:	4b21      	ldr	r3, [pc, #132]	@ (8017264 <_tx_thread_shell_entry+0x8c>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80171e4:	69fb      	ldr	r3, [r7, #28]
 80171e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80171e8:	69fa      	ldr	r2, [r7, #28]
 80171ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80171ec:	4610      	mov	r0, r2
 80171ee:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80171f0:	4b1d      	ldr	r3, [pc, #116]	@ (8017268 <_tx_thread_shell_entry+0x90>)
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d003      	beq.n	8017200 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80171f8:	4b1b      	ldr	r3, [pc, #108]	@ (8017268 <_tx_thread_shell_entry+0x90>)
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	69f8      	ldr	r0, [r7, #28]
 80171fe:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017200:	f3ef 8310 	mrs	r3, PRIMASK
 8017204:	607b      	str	r3, [r7, #4]
    return(posture);
 8017206:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8017208:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 801720a:	b672      	cpsid	i
    return(int_posture);
 801720c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 801720e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8017210:	69fb      	ldr	r3, [r7, #28]
 8017212:	2201      	movs	r2, #1
 8017214:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8017216:	69fb      	ldr	r3, [r7, #28]
 8017218:	2201      	movs	r2, #1
 801721a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 801721c:	69fb      	ldr	r3, [r7, #28]
 801721e:	2200      	movs	r2, #0
 8017220:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8017222:	4b12      	ldr	r3, [pc, #72]	@ (801726c <_tx_thread_shell_entry+0x94>)
 8017224:	681b      	ldr	r3, [r3, #0]
 8017226:	3301      	adds	r3, #1
 8017228:	4a10      	ldr	r2, [pc, #64]	@ (801726c <_tx_thread_shell_entry+0x94>)
 801722a:	6013      	str	r3, [r2, #0]
 801722c:	69bb      	ldr	r3, [r7, #24]
 801722e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017230:	68bb      	ldr	r3, [r7, #8]
 8017232:	f383 8810 	msr	PRIMASK, r3
}
 8017236:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8017238:	f3ef 8314 	mrs	r3, CONTROL
 801723c:	60fb      	str	r3, [r7, #12]
    return(control_value);
 801723e:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8017240:	617b      	str	r3, [r7, #20]
 8017242:	697b      	ldr	r3, [r7, #20]
 8017244:	f023 0304 	bic.w	r3, r3, #4
 8017248:	617b      	str	r3, [r7, #20]
 801724a:	697b      	ldr	r3, [r7, #20]
 801724c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 801724e:	693b      	ldr	r3, [r7, #16]
 8017250:	f383 8814 	msr	CONTROL, r3
}
 8017254:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8017256:	69f8      	ldr	r0, [r7, #28]
 8017258:	f000 f9c4 	bl	80175e4 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 801725c:	bf00      	nop
 801725e:	3720      	adds	r7, #32
 8017260:	46bd      	mov	sp, r7
 8017262:	bd80      	pop	{r7, pc}
 8017264:	240008a0 	.word	0x240008a0
 8017268:	2400093c 	.word	0x2400093c
 801726c:	24000938 	.word	0x24000938

08017270 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8017270:	b580      	push	{r7, lr}
 8017272:	b08e      	sub	sp, #56	@ 0x38
 8017274:	af00      	add	r7, sp, #0
 8017276:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017278:	f3ef 8310 	mrs	r3, PRIMASK
 801727c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 801727e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8017280:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8017282:	b672      	cpsid	i
    return(int_posture);
 8017284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8017286:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8017288:	4b35      	ldr	r3, [pc, #212]	@ (8017360 <_tx_thread_sleep+0xf0>)
 801728a:	681b      	ldr	r3, [r3, #0]
 801728c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 801728e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017290:	2b00      	cmp	r3, #0
 8017292:	d108      	bne.n	80172a6 <_tx_thread_sleep+0x36>
 8017294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017296:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017298:	6a3b      	ldr	r3, [r7, #32]
 801729a:	f383 8810 	msr	PRIMASK, r3
}
 801729e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80172a0:	2313      	movs	r3, #19
 80172a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80172a4:	e056      	b.n	8017354 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80172a6:	f3ef 8305 	mrs	r3, IPSR
 80172aa:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80172ac:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80172ae:	4b2d      	ldr	r3, [pc, #180]	@ (8017364 <_tx_thread_sleep+0xf4>)
 80172b0:	681b      	ldr	r3, [r3, #0]
 80172b2:	4313      	orrs	r3, r2
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	d008      	beq.n	80172ca <_tx_thread_sleep+0x5a>
 80172b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172ba:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80172bc:	69bb      	ldr	r3, [r7, #24]
 80172be:	f383 8810 	msr	PRIMASK, r3
}
 80172c2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80172c4:	2313      	movs	r3, #19
 80172c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80172c8:	e044      	b.n	8017354 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 80172ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172cc:	4a26      	ldr	r2, [pc, #152]	@ (8017368 <_tx_thread_sleep+0xf8>)
 80172ce:	4293      	cmp	r3, r2
 80172d0:	d108      	bne.n	80172e4 <_tx_thread_sleep+0x74>
 80172d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172d4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80172d6:	697b      	ldr	r3, [r7, #20]
 80172d8:	f383 8810 	msr	PRIMASK, r3
}
 80172dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80172de:	2313      	movs	r3, #19
 80172e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80172e2:	e037      	b.n	8017354 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d108      	bne.n	80172fc <_tx_thread_sleep+0x8c>
 80172ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80172ee:	693b      	ldr	r3, [r7, #16]
 80172f0:	f383 8810 	msr	PRIMASK, r3
}
 80172f4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 80172f6:	2300      	movs	r3, #0
 80172f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80172fa:	e02b      	b.n	8017354 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80172fc:	4b1b      	ldr	r3, [pc, #108]	@ (801736c <_tx_thread_sleep+0xfc>)
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	2b00      	cmp	r3, #0
 8017302:	d008      	beq.n	8017316 <_tx_thread_sleep+0xa6>
 8017304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017306:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017308:	68fb      	ldr	r3, [r7, #12]
 801730a:	f383 8810 	msr	PRIMASK, r3
}
 801730e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8017310:	2313      	movs	r3, #19
 8017312:	637b      	str	r3, [r7, #52]	@ 0x34
 8017314:	e01e      	b.n	8017354 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8017316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017318:	2204      	movs	r2, #4
 801731a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801731c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801731e:	2201      	movs	r2, #1
 8017320:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8017322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017324:	2200      	movs	r2, #0
 8017326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 801732a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801732c:	687a      	ldr	r2, [r7, #4]
 801732e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8017330:	4b0e      	ldr	r3, [pc, #56]	@ (801736c <_tx_thread_sleep+0xfc>)
 8017332:	681b      	ldr	r3, [r3, #0]
 8017334:	3301      	adds	r3, #1
 8017336:	4a0d      	ldr	r2, [pc, #52]	@ (801736c <_tx_thread_sleep+0xfc>)
 8017338:	6013      	str	r3, [r2, #0]
 801733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801733c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801733e:	68bb      	ldr	r3, [r7, #8]
 8017340:	f383 8810 	msr	PRIMASK, r3
}
 8017344:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8017346:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017348:	f000 f94c 	bl	80175e4 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 801734c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801734e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017352:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8017354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8017356:	4618      	mov	r0, r3
 8017358:	3738      	adds	r7, #56	@ 0x38
 801735a:	46bd      	mov	sp, r7
 801735c:	bd80      	pop	{r7, pc}
 801735e:	bf00      	nop
 8017360:	240008a0 	.word	0x240008a0
 8017364:	2400008c 	.word	0x2400008c
 8017368:	240009e8 	.word	0x240009e8
 801736c:	24000938 	.word	0x24000938

08017370 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8017370:	b480      	push	{r7}
 8017372:	b089      	sub	sp, #36	@ 0x24
 8017374:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8017376:	4b17      	ldr	r3, [pc, #92]	@ (80173d4 <_tx_thread_system_preempt_check+0x64>)
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 801737c:	69fb      	ldr	r3, [r7, #28]
 801737e:	2b00      	cmp	r3, #0
 8017380:	d121      	bne.n	80173c6 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8017382:	4b15      	ldr	r3, [pc, #84]	@ (80173d8 <_tx_thread_system_preempt_check+0x68>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8017388:	4b14      	ldr	r3, [pc, #80]	@ (80173dc <_tx_thread_system_preempt_check+0x6c>)
 801738a:	681b      	ldr	r3, [r3, #0]
 801738c:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 801738e:	69ba      	ldr	r2, [r7, #24]
 8017390:	697b      	ldr	r3, [r7, #20]
 8017392:	429a      	cmp	r2, r3
 8017394:	d017      	beq.n	80173c6 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8017396:	4b12      	ldr	r3, [pc, #72]	@ (80173e0 <_tx_thread_system_preempt_check+0x70>)
 8017398:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801739c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801739e:	f3ef 8305 	mrs	r3, IPSR
 80173a2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80173a4:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d10c      	bne.n	80173c4 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80173aa:	f3ef 8310 	mrs	r3, PRIMASK
 80173ae:	60fb      	str	r3, [r7, #12]
    return(posture);
 80173b0:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 80173b2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80173b4:	b662      	cpsie	i
}
 80173b6:	bf00      	nop
 80173b8:	68bb      	ldr	r3, [r7, #8]
 80173ba:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	f383 8810 	msr	PRIMASK, r3
}
 80173c2:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80173c4:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80173c6:	bf00      	nop
 80173c8:	3724      	adds	r7, #36	@ 0x24
 80173ca:	46bd      	mov	sp, r7
 80173cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d0:	4770      	bx	lr
 80173d2:	bf00      	nop
 80173d4:	24000938 	.word	0x24000938
 80173d8:	240008a0 	.word	0x240008a0
 80173dc:	240008a4 	.word	0x240008a4
 80173e0:	e000ed04 	.word	0xe000ed04

080173e4 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80173e4:	b580      	push	{r7, lr}
 80173e6:	b096      	sub	sp, #88	@ 0x58
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80173ec:	f3ef 8310 	mrs	r3, PRIMASK
 80173f0:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 80173f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 80173f4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80173f6:	b672      	cpsid	i
    return(int_posture);
 80173f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80173fa:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017400:	2b00      	cmp	r3, #0
 8017402:	d005      	beq.n	8017410 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	334c      	adds	r3, #76	@ 0x4c
 8017408:	4618      	mov	r0, r3
 801740a:	f000 fbf5 	bl	8017bf8 <_tx_timer_system_deactivate>
 801740e:	e002      	b.n	8017416 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	2200      	movs	r2, #0
 8017414:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8017416:	4b6c      	ldr	r3, [pc, #432]	@ (80175c8 <_tx_thread_system_resume+0x1e4>)
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	3b01      	subs	r3, #1
 801741c:	4a6a      	ldr	r2, [pc, #424]	@ (80175c8 <_tx_thread_system_resume+0x1e4>)
 801741e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017424:	2b00      	cmp	r3, #0
 8017426:	f040 8083 	bne.w	8017530 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801742e:	2b00      	cmp	r3, #0
 8017430:	f000 8097 	beq.w	8017562 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017438:	2b00      	cmp	r3, #0
 801743a:	d172      	bne.n	8017522 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	2200      	movs	r2, #0
 8017440:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017446:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8017448:	4a60      	ldr	r2, [pc, #384]	@ (80175cc <_tx_thread_system_resume+0x1e8>)
 801744a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801744c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017450:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8017452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017454:	2b00      	cmp	r3, #0
 8017456:	d154      	bne.n	8017502 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8017458:	495c      	ldr	r1, [pc, #368]	@ (80175cc <_tx_thread_system_resume+0x1e8>)
 801745a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801745c:	687a      	ldr	r2, [r7, #4]
 801745e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	687a      	ldr	r2, [r7, #4]
 8017466:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	687a      	ldr	r2, [r7, #4]
 801746c:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 801746e:	2201      	movs	r2, #1
 8017470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017472:	fa02 f303 	lsl.w	r3, r2, r3
 8017476:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8017478:	4b55      	ldr	r3, [pc, #340]	@ (80175d0 <_tx_thread_system_resume+0x1ec>)
 801747a:	681a      	ldr	r2, [r3, #0]
 801747c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801747e:	4313      	orrs	r3, r2
 8017480:	4a53      	ldr	r2, [pc, #332]	@ (80175d0 <_tx_thread_system_resume+0x1ec>)
 8017482:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8017484:	4b53      	ldr	r3, [pc, #332]	@ (80175d4 <_tx_thread_system_resume+0x1f0>)
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801748a:	429a      	cmp	r2, r3
 801748c:	d269      	bcs.n	8017562 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 801748e:	4a51      	ldr	r2, [pc, #324]	@ (80175d4 <_tx_thread_system_resume+0x1f0>)
 8017490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017492:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8017494:	4b50      	ldr	r3, [pc, #320]	@ (80175d8 <_tx_thread_system_resume+0x1f4>)
 8017496:	681b      	ldr	r3, [r3, #0]
 8017498:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 801749a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801749c:	2b00      	cmp	r3, #0
 801749e:	d103      	bne.n	80174a8 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 80174a0:	4a4d      	ldr	r2, [pc, #308]	@ (80175d8 <_tx_thread_system_resume+0x1f4>)
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	6013      	str	r3, [r2, #0]
 80174a6:	e05c      	b.n	8017562 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 80174a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80174aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80174ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80174ae:	429a      	cmp	r2, r3
 80174b0:	d257      	bcs.n	8017562 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80174b2:	4a49      	ldr	r2, [pc, #292]	@ (80175d8 <_tx_thread_system_resume+0x1f4>)
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	6013      	str	r3, [r2, #0]
 80174b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80174ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80174bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174be:	f383 8810 	msr	PRIMASK, r3
}
 80174c2:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80174c4:	4b40      	ldr	r3, [pc, #256]	@ (80175c8 <_tx_thread_system_resume+0x1e4>)
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80174ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d174      	bne.n	80175ba <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80174d0:	4b42      	ldr	r3, [pc, #264]	@ (80175dc <_tx_thread_system_resume+0x1f8>)
 80174d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80174d6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80174d8:	f3ef 8305 	mrs	r3, IPSR
 80174dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 80174de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	d10c      	bne.n	80174fe <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80174e4:	f3ef 8310 	mrs	r3, PRIMASK
 80174e8:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80174ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 80174ec:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80174ee:	b662      	cpsie	i
}
 80174f0:	bf00      	nop
 80174f2:	6a3b      	ldr	r3, [r7, #32]
 80174f4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80174f6:	69fb      	ldr	r3, [r7, #28]
 80174f8:	f383 8810 	msr	PRIMASK, r3
}
 80174fc:	bf00      	nop
}
 80174fe:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8017500:	e05b      	b.n	80175ba <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8017502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017506:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8017508:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801750a:	687a      	ldr	r2, [r7, #4]
 801750c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 801750e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017510:	687a      	ldr	r2, [r7, #4]
 8017512:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017518:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801751e:	621a      	str	r2, [r3, #32]
 8017520:	e01f      	b.n	8017562 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8017522:	687b      	ldr	r3, [r7, #4]
 8017524:	2200      	movs	r2, #0
 8017526:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8017528:	687b      	ldr	r3, [r7, #4]
 801752a:	2203      	movs	r2, #3
 801752c:	631a      	str	r2, [r3, #48]	@ 0x30
 801752e:	e018      	b.n	8017562 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017534:	2b01      	cmp	r3, #1
 8017536:	d014      	beq.n	8017562 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8017538:	687b      	ldr	r3, [r7, #4]
 801753a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801753c:	2b02      	cmp	r3, #2
 801753e:	d010      	beq.n	8017562 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017544:	2b00      	cmp	r3, #0
 8017546:	d106      	bne.n	8017556 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	2200      	movs	r2, #0
 801754c:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	2200      	movs	r2, #0
 8017552:	631a      	str	r2, [r3, #48]	@ 0x30
 8017554:	e005      	b.n	8017562 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	2200      	movs	r2, #0
 801755a:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	2203      	movs	r2, #3
 8017560:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8017562:	4b1f      	ldr	r3, [pc, #124]	@ (80175e0 <_tx_thread_system_resume+0x1fc>)
 8017564:	681b      	ldr	r3, [r3, #0]
 8017566:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801756a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801756c:	69bb      	ldr	r3, [r7, #24]
 801756e:	f383 8810 	msr	PRIMASK, r3
}
 8017572:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8017574:	4b18      	ldr	r3, [pc, #96]	@ (80175d8 <_tx_thread_system_resume+0x1f4>)
 8017576:	681b      	ldr	r3, [r3, #0]
 8017578:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801757a:	429a      	cmp	r2, r3
 801757c:	d020      	beq.n	80175c0 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 801757e:	4b12      	ldr	r3, [pc, #72]	@ (80175c8 <_tx_thread_system_resume+0x1e4>)
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8017584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017586:	2b00      	cmp	r3, #0
 8017588:	d11a      	bne.n	80175c0 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801758a:	4b14      	ldr	r3, [pc, #80]	@ (80175dc <_tx_thread_system_resume+0x1f8>)
 801758c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017590:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8017592:	f3ef 8305 	mrs	r3, IPSR
 8017596:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8017598:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 801759a:	2b00      	cmp	r3, #0
 801759c:	d10f      	bne.n	80175be <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 801759e:	f3ef 8310 	mrs	r3, PRIMASK
 80175a2:	613b      	str	r3, [r7, #16]
    return(posture);
 80175a4:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80175a6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80175a8:	b662      	cpsie	i
}
 80175aa:	bf00      	nop
 80175ac:	68fb      	ldr	r3, [r7, #12]
 80175ae:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80175b0:	68bb      	ldr	r3, [r7, #8]
 80175b2:	f383 8810 	msr	PRIMASK, r3
}
 80175b6:	bf00      	nop
}
 80175b8:	e001      	b.n	80175be <_tx_thread_system_resume+0x1da>
                                return;
 80175ba:	bf00      	nop
 80175bc:	e000      	b.n	80175c0 <_tx_thread_system_resume+0x1dc>
 80175be:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80175c0:	3758      	adds	r7, #88	@ 0x58
 80175c2:	46bd      	mov	sp, r7
 80175c4:	bd80      	pop	{r7, pc}
 80175c6:	bf00      	nop
 80175c8:	24000938 	.word	0x24000938
 80175cc:	240008b8 	.word	0x240008b8
 80175d0:	240008b0 	.word	0x240008b0
 80175d4:	240008b4 	.word	0x240008b4
 80175d8:	240008a4 	.word	0x240008a4
 80175dc:	e000ed04 	.word	0xe000ed04
 80175e0:	240008a0 	.word	0x240008a0

080175e4 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80175e4:	b580      	push	{r7, lr}
 80175e6:	b09e      	sub	sp, #120	@ 0x78
 80175e8:	af00      	add	r7, sp, #0
 80175ea:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80175ec:	4b81      	ldr	r3, [pc, #516]	@ (80177f4 <_tx_thread_system_suspend+0x210>)
 80175ee:	681b      	ldr	r3, [r3, #0]
 80175f0:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80175f2:	f3ef 8310 	mrs	r3, PRIMASK
 80175f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 80175f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 80175fa:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 80175fc:	b672      	cpsid	i
    return(int_posture);
 80175fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8017600:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8017602:	687a      	ldr	r2, [r7, #4]
 8017604:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017606:	429a      	cmp	r2, r3
 8017608:	d112      	bne.n	8017630 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801760e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8017610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017612:	2b00      	cmp	r3, #0
 8017614:	d008      	beq.n	8017628 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8017616:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017618:	f1b3 3fff 	cmp.w	r3, #4294967295
 801761c:	d004      	beq.n	8017628 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	334c      	adds	r3, #76	@ 0x4c
 8017622:	4618      	mov	r0, r3
 8017624:	f000 fa86 	bl	8017b34 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	69db      	ldr	r3, [r3, #28]
 801762c:	4a72      	ldr	r2, [pc, #456]	@ (80177f8 <_tx_thread_system_suspend+0x214>)
 801762e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8017630:	4b72      	ldr	r3, [pc, #456]	@ (80177fc <_tx_thread_system_suspend+0x218>)
 8017632:	681b      	ldr	r3, [r3, #0]
 8017634:	3b01      	subs	r3, #1
 8017636:	4a71      	ldr	r2, [pc, #452]	@ (80177fc <_tx_thread_system_suspend+0x218>)
 8017638:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 801763a:	687b      	ldr	r3, [r7, #4]
 801763c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801763e:	2b01      	cmp	r3, #1
 8017640:	f040 80a6 	bne.w	8017790 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	2200      	movs	r2, #0
 8017648:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801764e:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	6a1b      	ldr	r3, [r3, #32]
 8017654:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8017656:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	429a      	cmp	r2, r3
 801765c:	d015      	beq.n	801768a <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017662:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8017664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8017666:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017668:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 801766a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801766c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801766e:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8017670:	4a63      	ldr	r2, [pc, #396]	@ (8017800 <_tx_thread_system_suspend+0x21c>)
 8017672:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017678:	687a      	ldr	r2, [r7, #4]
 801767a:	429a      	cmp	r2, r3
 801767c:	d157      	bne.n	801772e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 801767e:	4960      	ldr	r1, [pc, #384]	@ (8017800 <_tx_thread_system_suspend+0x21c>)
 8017680:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017682:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8017684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017688:	e051      	b.n	801772e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 801768a:	4a5d      	ldr	r2, [pc, #372]	@ (8017800 <_tx_thread_system_suspend+0x21c>)
 801768c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801768e:	2100      	movs	r1, #0
 8017690:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8017694:	2201      	movs	r2, #1
 8017696:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017698:	fa02 f303 	lsl.w	r3, r2, r3
 801769c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 801769e:	4b59      	ldr	r3, [pc, #356]	@ (8017804 <_tx_thread_system_suspend+0x220>)
 80176a0:	681a      	ldr	r2, [r3, #0]
 80176a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80176a4:	43db      	mvns	r3, r3
 80176a6:	4013      	ands	r3, r2
 80176a8:	4a56      	ldr	r2, [pc, #344]	@ (8017804 <_tx_thread_system_suspend+0x220>)
 80176aa:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 80176ac:	2300      	movs	r3, #0
 80176ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80176b0:	4b54      	ldr	r3, [pc, #336]	@ (8017804 <_tx_thread_system_suspend+0x220>)
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80176b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d12b      	bne.n	8017714 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80176bc:	4b52      	ldr	r3, [pc, #328]	@ (8017808 <_tx_thread_system_suspend+0x224>)
 80176be:	2220      	movs	r2, #32
 80176c0:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80176c2:	4b52      	ldr	r3, [pc, #328]	@ (801780c <_tx_thread_system_suspend+0x228>)
 80176c4:	2200      	movs	r2, #0
 80176c6:	601a      	str	r2, [r3, #0]
 80176c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80176ca:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80176cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80176ce:	f383 8810 	msr	PRIMASK, r3
}
 80176d2:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80176d4:	4b49      	ldr	r3, [pc, #292]	@ (80177fc <_tx_thread_system_suspend+0x218>)
 80176d6:	681b      	ldr	r3, [r3, #0]
 80176d8:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 80176da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80176dc:	2b00      	cmp	r3, #0
 80176de:	f040 8081 	bne.w	80177e4 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80176e2:	4b4b      	ldr	r3, [pc, #300]	@ (8017810 <_tx_thread_system_suspend+0x22c>)
 80176e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80176e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80176ea:	f3ef 8305 	mrs	r3, IPSR
 80176ee:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 80176f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 80176f2:	2b00      	cmp	r3, #0
 80176f4:	d10c      	bne.n	8017710 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80176f6:	f3ef 8310 	mrs	r3, PRIMASK
 80176fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 80176fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 80176fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8017700:	b662      	cpsie	i
}
 8017702:	bf00      	nop
 8017704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017706:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801770a:	f383 8810 	msr	PRIMASK, r3
}
 801770e:	bf00      	nop
}
 8017710:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8017712:	e067      	b.n	80177e4 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8017714:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017716:	fa93 f3a3 	rbit	r3, r3
 801771a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801771c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801771e:	fab3 f383 	clz	r3, r3
 8017722:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8017724:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8017726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017728:	4413      	add	r3, r2
 801772a:	4a37      	ldr	r2, [pc, #220]	@ (8017808 <_tx_thread_system_suspend+0x224>)
 801772c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 801772e:	4b37      	ldr	r3, [pc, #220]	@ (801780c <_tx_thread_system_suspend+0x228>)
 8017730:	681b      	ldr	r3, [r3, #0]
 8017732:	687a      	ldr	r2, [r7, #4]
 8017734:	429a      	cmp	r2, r3
 8017736:	d12b      	bne.n	8017790 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8017738:	4b33      	ldr	r3, [pc, #204]	@ (8017808 <_tx_thread_system_suspend+0x224>)
 801773a:	681b      	ldr	r3, [r3, #0]
 801773c:	4a30      	ldr	r2, [pc, #192]	@ (8017800 <_tx_thread_system_suspend+0x21c>)
 801773e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017742:	4a32      	ldr	r2, [pc, #200]	@ (801780c <_tx_thread_system_suspend+0x228>)
 8017744:	6013      	str	r3, [r2, #0]
 8017746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017748:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801774a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801774c:	f383 8810 	msr	PRIMASK, r3
}
 8017750:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8017752:	4b2a      	ldr	r3, [pc, #168]	@ (80177fc <_tx_thread_system_suspend+0x218>)
 8017754:	681b      	ldr	r3, [r3, #0]
 8017756:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8017758:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801775a:	2b00      	cmp	r3, #0
 801775c:	d144      	bne.n	80177e8 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801775e:	4b2c      	ldr	r3, [pc, #176]	@ (8017810 <_tx_thread_system_suspend+0x22c>)
 8017760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017764:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8017766:	f3ef 8305 	mrs	r3, IPSR
 801776a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 801776c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 801776e:	2b00      	cmp	r3, #0
 8017770:	d10c      	bne.n	801778c <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017772:	f3ef 8310 	mrs	r3, PRIMASK
 8017776:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8017778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 801777a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 801777c:	b662      	cpsie	i
}
 801777e:	bf00      	nop
 8017780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017782:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017784:	6a3b      	ldr	r3, [r7, #32]
 8017786:	f383 8810 	msr	PRIMASK, r3
}
 801778a:	bf00      	nop
}
 801778c:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 801778e:	e02b      	b.n	80177e8 <_tx_thread_system_suspend+0x204>
 8017790:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017792:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017794:	69fb      	ldr	r3, [r7, #28]
 8017796:	f383 8810 	msr	PRIMASK, r3
}
 801779a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 801779c:	4b1b      	ldr	r3, [pc, #108]	@ (801780c <_tx_thread_system_suspend+0x228>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80177a2:	429a      	cmp	r2, r3
 80177a4:	d022      	beq.n	80177ec <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80177a6:	4b15      	ldr	r3, [pc, #84]	@ (80177fc <_tx_thread_system_suspend+0x218>)
 80177a8:	681b      	ldr	r3, [r3, #0]
 80177aa:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 80177ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80177ae:	2b00      	cmp	r3, #0
 80177b0:	d11c      	bne.n	80177ec <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80177b2:	4b17      	ldr	r3, [pc, #92]	@ (8017810 <_tx_thread_system_suspend+0x22c>)
 80177b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80177b8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80177ba:	f3ef 8305 	mrs	r3, IPSR
 80177be:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80177c0:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	d10c      	bne.n	80177e0 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80177c6:	f3ef 8310 	mrs	r3, PRIMASK
 80177ca:	617b      	str	r3, [r7, #20]
    return(posture);
 80177cc:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 80177ce:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80177d0:	b662      	cpsie	i
}
 80177d2:	bf00      	nop
 80177d4:	693b      	ldr	r3, [r7, #16]
 80177d6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80177d8:	68fb      	ldr	r3, [r7, #12]
 80177da:	f383 8810 	msr	PRIMASK, r3
}
 80177de:	bf00      	nop
}
 80177e0:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 80177e2:	e003      	b.n	80177ec <_tx_thread_system_suspend+0x208>
                return;
 80177e4:	bf00      	nop
 80177e6:	e002      	b.n	80177ee <_tx_thread_system_suspend+0x20a>
            return;
 80177e8:	bf00      	nop
 80177ea:	e000      	b.n	80177ee <_tx_thread_system_suspend+0x20a>
    return;
 80177ec:	bf00      	nop
}
 80177ee:	3778      	adds	r7, #120	@ 0x78
 80177f0:	46bd      	mov	sp, r7
 80177f2:	bd80      	pop	{r7, pc}
 80177f4:	240008a0 	.word	0x240008a0
 80177f8:	24000ea4 	.word	0x24000ea4
 80177fc:	24000938 	.word	0x24000938
 8017800:	240008b8 	.word	0x240008b8
 8017804:	240008b0 	.word	0x240008b0
 8017808:	240008b4 	.word	0x240008b4
 801780c:	240008a4 	.word	0x240008a4
 8017810:	e000ed04 	.word	0xe000ed04

08017814 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8017814:	b480      	push	{r7}
 8017816:	b087      	sub	sp, #28
 8017818:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801781a:	4b21      	ldr	r3, [pc, #132]	@ (80178a0 <_tx_thread_time_slice+0x8c>)
 801781c:	681b      	ldr	r3, [r3, #0]
 801781e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017820:	f3ef 8310 	mrs	r3, PRIMASK
 8017824:	60fb      	str	r3, [r7, #12]
    return(posture);
 8017826:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8017828:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 801782a:	b672      	cpsid	i
    return(int_posture);
 801782c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 801782e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8017830:	4b1c      	ldr	r3, [pc, #112]	@ (80178a4 <_tx_thread_time_slice+0x90>)
 8017832:	2200      	movs	r2, #0
 8017834:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8017836:	697b      	ldr	r3, [r7, #20]
 8017838:	2b00      	cmp	r3, #0
 801783a:	d024      	beq.n	8017886 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 801783c:	697b      	ldr	r3, [r7, #20]
 801783e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017840:	2b00      	cmp	r3, #0
 8017842:	d120      	bne.n	8017886 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8017844:	697b      	ldr	r3, [r7, #20]
 8017846:	69da      	ldr	r2, [r3, #28]
 8017848:	697b      	ldr	r3, [r7, #20]
 801784a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 801784c:	697b      	ldr	r3, [r7, #20]
 801784e:	699b      	ldr	r3, [r3, #24]
 8017850:	4a15      	ldr	r2, [pc, #84]	@ (80178a8 <_tx_thread_time_slice+0x94>)
 8017852:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8017854:	697b      	ldr	r3, [r7, #20]
 8017856:	6a1b      	ldr	r3, [r3, #32]
 8017858:	697a      	ldr	r2, [r7, #20]
 801785a:	429a      	cmp	r2, r3
 801785c:	d013      	beq.n	8017886 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 801785e:	697b      	ldr	r3, [r7, #20]
 8017860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017862:	697b      	ldr	r3, [r7, #20]
 8017864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017866:	429a      	cmp	r2, r3
 8017868:	d10d      	bne.n	8017886 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 801786a:	697b      	ldr	r3, [r7, #20]
 801786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801786e:	697a      	ldr	r2, [r7, #20]
 8017870:	6a12      	ldr	r2, [r2, #32]
 8017872:	490e      	ldr	r1, [pc, #56]	@ (80178ac <_tx_thread_time_slice+0x98>)
 8017874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8017878:	4b0d      	ldr	r3, [pc, #52]	@ (80178b0 <_tx_thread_time_slice+0x9c>)
 801787a:	681b      	ldr	r3, [r3, #0]
 801787c:	4a0b      	ldr	r2, [pc, #44]	@ (80178ac <_tx_thread_time_slice+0x98>)
 801787e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017882:	4a0c      	ldr	r2, [pc, #48]	@ (80178b4 <_tx_thread_time_slice+0xa0>)
 8017884:	6013      	str	r3, [r2, #0]
 8017886:	693b      	ldr	r3, [r7, #16]
 8017888:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	f383 8810 	msr	PRIMASK, r3
}
 8017890:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8017892:	bf00      	nop
 8017894:	371c      	adds	r7, #28
 8017896:	46bd      	mov	sp, r7
 8017898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801789c:	4770      	bx	lr
 801789e:	bf00      	nop
 80178a0:	240008a0 	.word	0x240008a0
 80178a4:	24000948 	.word	0x24000948
 80178a8:	24000ea4 	.word	0x24000ea4
 80178ac:	240008b8 	.word	0x240008b8
 80178b0:	240008b4 	.word	0x240008b4
 80178b4:	240008a4 	.word	0x240008a4

080178b8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b08a      	sub	sp, #40	@ 0x28
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80178c4:	f3ef 8310 	mrs	r3, PRIMASK
 80178c8:	617b      	str	r3, [r7, #20]
    return(posture);
 80178ca:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80178cc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80178ce:	b672      	cpsid	i
    return(int_posture);
 80178d0:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 80178d2:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 80178d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178d8:	2b04      	cmp	r3, #4
 80178da:	d10e      	bne.n	80178fa <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 80178dc:	4b13      	ldr	r3, [pc, #76]	@ (801792c <_tx_thread_timeout+0x74>)
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	3301      	adds	r3, #1
 80178e2:	4a12      	ldr	r2, [pc, #72]	@ (801792c <_tx_thread_timeout+0x74>)
 80178e4:	6013      	str	r3, [r2, #0]
 80178e6:	6a3b      	ldr	r3, [r7, #32]
 80178e8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80178ea:	68fb      	ldr	r3, [r7, #12]
 80178ec:	f383 8810 	msr	PRIMASK, r3
}
 80178f0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 80178f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80178f4:	f7ff fd76 	bl	80173e4 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80178f8:	e013      	b.n	8017922 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 80178fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80178fe:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8017900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017902:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8017906:	61bb      	str	r3, [r7, #24]
 8017908:	6a3b      	ldr	r3, [r7, #32]
 801790a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801790c:	68bb      	ldr	r3, [r7, #8]
 801790e:	f383 8810 	msr	PRIMASK, r3
}
 8017912:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8017914:	69fb      	ldr	r3, [r7, #28]
 8017916:	2b00      	cmp	r3, #0
 8017918:	d003      	beq.n	8017922 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 801791a:	69fb      	ldr	r3, [r7, #28]
 801791c:	69b9      	ldr	r1, [r7, #24]
 801791e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017920:	4798      	blx	r3
}
 8017922:	bf00      	nop
 8017924:	3728      	adds	r7, #40	@ 0x28
 8017926:	46bd      	mov	sp, r7
 8017928:	bd80      	pop	{r7, pc}
 801792a:	bf00      	nop
 801792c:	24000938 	.word	0x24000938

08017930 <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 8017930:	b580      	push	{r7, lr}
 8017932:	b08a      	sub	sp, #40	@ 0x28
 8017934:	af00      	add	r7, sp, #0
 8017936:	60f8      	str	r0, [r7, #12]
 8017938:	60b9      	str	r1, [r7, #8]
 801793a:	607a      	str	r2, [r7, #4]
 801793c:	603b      	str	r3, [r7, #0]
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 801793e:	222c      	movs	r2, #44	@ 0x2c
 8017940:	2100      	movs	r1, #0
 8017942:	68f8      	ldr	r0, [r7, #12]
 8017944:	f001 f954 	bl	8018bf0 <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	68ba      	ldr	r2, [r7, #8]
 801794c:	605a      	str	r2, [r3, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017952:	609a      	str	r2, [r3, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 8017954:	68fb      	ldr	r3, [r7, #12]
 8017956:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017958:	60da      	str	r2, [r3, #12]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 801795a:	68fb      	ldr	r3, [r7, #12]
 801795c:	687a      	ldr	r2, [r7, #4]
 801795e:	611a      	str	r2, [r3, #16]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	683a      	ldr	r2, [r7, #0]
 8017964:	615a      	str	r2, [r3, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017966:	f3ef 8310 	mrs	r3, PRIMASK
 801796a:	61bb      	str	r3, [r7, #24]
    return(posture);
 801796c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 801796e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8017970:	b672      	cpsid	i
    return(int_posture);
 8017972:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 8017974:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 8017976:	68fb      	ldr	r3, [r7, #12]
 8017978:	4a1c      	ldr	r2, [pc, #112]	@ (80179ec <_tx_timer_create+0xbc>)
 801797a:	601a      	str	r2, [r3, #0]

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 801797c:	4b1c      	ldr	r3, [pc, #112]	@ (80179f0 <_tx_timer_create+0xc0>)
 801797e:	681b      	ldr	r3, [r3, #0]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d109      	bne.n	8017998 <_tx_timer_create+0x68>
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 8017984:	4a1b      	ldr	r2, [pc, #108]	@ (80179f4 <_tx_timer_create+0xc4>)
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	6013      	str	r3, [r2, #0]
        timer_ptr -> tx_timer_created_next =      timer_ptr;
 801798a:	68fb      	ldr	r3, [r7, #12]
 801798c:	68fa      	ldr	r2, [r7, #12]
 801798e:	625a      	str	r2, [r3, #36]	@ 0x24
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 8017990:	68fb      	ldr	r3, [r7, #12]
 8017992:	68fa      	ldr	r2, [r7, #12]
 8017994:	629a      	str	r2, [r3, #40]	@ 0x28
 8017996:	e011      	b.n	80179bc <_tx_timer_create+0x8c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_timer =  _tx_timer_created_ptr;
 8017998:	4b16      	ldr	r3, [pc, #88]	@ (80179f4 <_tx_timer_create+0xc4>)
 801799a:	681b      	ldr	r3, [r3, #0]
 801799c:	623b      	str	r3, [r7, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 801799e:	6a3b      	ldr	r3, [r7, #32]
 80179a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80179a2:	61fb      	str	r3, [r7, #28]

        /* Place the new timer in the list.  */
        next_timer -> tx_timer_created_previous =  timer_ptr;
 80179a4:	6a3b      	ldr	r3, [r7, #32]
 80179a6:	68fa      	ldr	r2, [r7, #12]
 80179a8:	629a      	str	r2, [r3, #40]	@ 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 80179aa:	69fb      	ldr	r3, [r7, #28]
 80179ac:	68fa      	ldr	r2, [r7, #12]
 80179ae:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup this timer's created links.  */
        timer_ptr -> tx_timer_created_previous =  previous_timer;
 80179b0:	68fb      	ldr	r3, [r7, #12]
 80179b2:	69fa      	ldr	r2, [r7, #28]
 80179b4:	629a      	str	r2, [r3, #40]	@ 0x28
        timer_ptr -> tx_timer_created_next =      next_timer;
 80179b6:	68fb      	ldr	r3, [r7, #12]
 80179b8:	6a3a      	ldr	r2, [r7, #32]
 80179ba:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 80179bc:	4b0c      	ldr	r3, [pc, #48]	@ (80179f0 <_tx_timer_create+0xc0>)
 80179be:	681b      	ldr	r3, [r3, #0]
 80179c0:	3301      	adds	r3, #1
 80179c2:	4a0b      	ldr	r2, [pc, #44]	@ (80179f0 <_tx_timer_create+0xc0>)
 80179c4:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 80179c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80179c8:	2b01      	cmp	r3, #1
 80179ca:	d104      	bne.n	80179d6 <_tx_timer_create+0xa6>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	3308      	adds	r3, #8
 80179d0:	4618      	mov	r0, r3
 80179d2:	f000 f8af 	bl	8017b34 <_tx_timer_system_activate>
 80179d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80179d8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80179da:	693b      	ldr	r3, [r7, #16]
 80179dc:	f383 8810 	msr	PRIMASK, r3
}
 80179e0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80179e2:	2300      	movs	r3, #0
}
 80179e4:	4618      	mov	r0, r3
 80179e6:	3728      	adds	r7, #40	@ 0x28
 80179e8:	46bd      	mov	sp, r7
 80179ea:	bd80      	pop	{r7, pc}
 80179ec:	4154494d 	.word	0x4154494d
 80179f0:	240009e0 	.word	0x240009e0
 80179f4:	240009dc 	.word	0x240009dc

080179f8 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 80179f8:	b580      	push	{r7, lr}
 80179fa:	b084      	sub	sp, #16
 80179fc:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80179fe:	f3ef 8310 	mrs	r3, PRIMASK
 8017a02:	607b      	str	r3, [r7, #4]
    return(posture);
 8017a04:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8017a06:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8017a08:	b672      	cpsid	i
    return(int_posture);
 8017a0a:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8017a0c:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8017a0e:	4b09      	ldr	r3, [pc, #36]	@ (8017a34 <_tx_timer_expiration_process+0x3c>)
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	3301      	adds	r3, #1
 8017a14:	4a07      	ldr	r2, [pc, #28]	@ (8017a34 <_tx_timer_expiration_process+0x3c>)
 8017a16:	6013      	str	r3, [r2, #0]
 8017a18:	68fb      	ldr	r3, [r7, #12]
 8017a1a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017a1c:	68bb      	ldr	r3, [r7, #8]
 8017a1e:	f383 8810 	msr	PRIMASK, r3
}
 8017a22:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8017a24:	4804      	ldr	r0, [pc, #16]	@ (8017a38 <_tx_timer_expiration_process+0x40>)
 8017a26:	f7ff fcdd 	bl	80173e4 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8017a2a:	bf00      	nop
 8017a2c:	3710      	adds	r7, #16
 8017a2e:	46bd      	mov	sp, r7
 8017a30:	bd80      	pop	{r7, pc}
 8017a32:	bf00      	nop
 8017a34:	24000938 	.word	0x24000938
 8017a38:	240009e8 	.word	0x240009e8

08017a3c <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8017a3c:	b590      	push	{r4, r7, lr}
 8017a3e:	b089      	sub	sp, #36	@ 0x24
 8017a40:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8017a42:	4b28      	ldr	r3, [pc, #160]	@ (8017ae4 <_tx_timer_initialize+0xa8>)
 8017a44:	2200      	movs	r2, #0
 8017a46:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8017a48:	4b27      	ldr	r3, [pc, #156]	@ (8017ae8 <_tx_timer_initialize+0xac>)
 8017a4a:	2200      	movs	r2, #0
 8017a4c:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8017a4e:	4b27      	ldr	r3, [pc, #156]	@ (8017aec <_tx_timer_initialize+0xb0>)
 8017a50:	2200      	movs	r2, #0
 8017a52:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8017a54:	4b26      	ldr	r3, [pc, #152]	@ (8017af0 <_tx_timer_initialize+0xb4>)
 8017a56:	2200      	movs	r2, #0
 8017a58:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8017a5a:	4b26      	ldr	r3, [pc, #152]	@ (8017af4 <_tx_timer_initialize+0xb8>)
 8017a5c:	2200      	movs	r2, #0
 8017a5e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8017a60:	2280      	movs	r2, #128	@ 0x80
 8017a62:	2100      	movs	r1, #0
 8017a64:	4824      	ldr	r0, [pc, #144]	@ (8017af8 <_tx_timer_initialize+0xbc>)
 8017a66:	f001 f8c3 	bl	8018bf0 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8017a6a:	4b24      	ldr	r3, [pc, #144]	@ (8017afc <_tx_timer_initialize+0xc0>)
 8017a6c:	4a22      	ldr	r2, [pc, #136]	@ (8017af8 <_tx_timer_initialize+0xbc>)
 8017a6e:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8017a70:	4b23      	ldr	r3, [pc, #140]	@ (8017b00 <_tx_timer_initialize+0xc4>)
 8017a72:	4a21      	ldr	r2, [pc, #132]	@ (8017af8 <_tx_timer_initialize+0xbc>)
 8017a74:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8017a76:	4b23      	ldr	r3, [pc, #140]	@ (8017b04 <_tx_timer_initialize+0xc8>)
 8017a78:	4a23      	ldr	r2, [pc, #140]	@ (8017b08 <_tx_timer_initialize+0xcc>)
 8017a7a:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8017a7c:	4b21      	ldr	r3, [pc, #132]	@ (8017b04 <_tx_timer_initialize+0xc8>)
 8017a7e:	681b      	ldr	r3, [r3, #0]
 8017a80:	3304      	adds	r3, #4
 8017a82:	4a20      	ldr	r2, [pc, #128]	@ (8017b04 <_tx_timer_initialize+0xc8>)
 8017a84:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8017a86:	4b21      	ldr	r3, [pc, #132]	@ (8017b0c <_tx_timer_initialize+0xd0>)
 8017a88:	4a21      	ldr	r2, [pc, #132]	@ (8017b10 <_tx_timer_initialize+0xd4>)
 8017a8a:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8017a8c:	4b21      	ldr	r3, [pc, #132]	@ (8017b14 <_tx_timer_initialize+0xd8>)
 8017a8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017a92:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8017a94:	4b20      	ldr	r3, [pc, #128]	@ (8017b18 <_tx_timer_initialize+0xdc>)
 8017a96:	2200      	movs	r2, #0
 8017a98:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8017a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8017b0c <_tx_timer_initialize+0xd0>)
 8017a9c:	681b      	ldr	r3, [r3, #0]
 8017a9e:	4a1d      	ldr	r2, [pc, #116]	@ (8017b14 <_tx_timer_initialize+0xd8>)
 8017aa0:	6812      	ldr	r2, [r2, #0]
 8017aa2:	491d      	ldr	r1, [pc, #116]	@ (8017b18 <_tx_timer_initialize+0xdc>)
 8017aa4:	6809      	ldr	r1, [r1, #0]
 8017aa6:	481c      	ldr	r0, [pc, #112]	@ (8017b18 <_tx_timer_initialize+0xdc>)
 8017aa8:	6800      	ldr	r0, [r0, #0]
 8017aaa:	2400      	movs	r4, #0
 8017aac:	9405      	str	r4, [sp, #20]
 8017aae:	2400      	movs	r4, #0
 8017ab0:	9404      	str	r4, [sp, #16]
 8017ab2:	9003      	str	r0, [sp, #12]
 8017ab4:	9102      	str	r1, [sp, #8]
 8017ab6:	9201      	str	r2, [sp, #4]
 8017ab8:	9300      	str	r3, [sp, #0]
 8017aba:	4b18      	ldr	r3, [pc, #96]	@ (8017b1c <_tx_timer_initialize+0xe0>)
 8017abc:	4a18      	ldr	r2, [pc, #96]	@ (8017b20 <_tx_timer_initialize+0xe4>)
 8017abe:	4919      	ldr	r1, [pc, #100]	@ (8017b24 <_tx_timer_initialize+0xe8>)
 8017ac0:	4819      	ldr	r0, [pc, #100]	@ (8017b28 <_tx_timer_initialize+0xec>)
 8017ac2:	f7ff f9c5 	bl	8016e50 <_tx_thread_create>
 8017ac6:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d1e5      	bne.n	8017a9a <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8017ace:	4b17      	ldr	r3, [pc, #92]	@ (8017b2c <_tx_timer_initialize+0xf0>)
 8017ad0:	2200      	movs	r2, #0
 8017ad2:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8017ad4:	4b16      	ldr	r3, [pc, #88]	@ (8017b30 <_tx_timer_initialize+0xf4>)
 8017ad6:	2200      	movs	r2, #0
 8017ad8:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8017ada:	bf00      	nop
 8017adc:	370c      	adds	r7, #12
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	bd90      	pop	{r4, r7, pc}
 8017ae2:	bf00      	nop
 8017ae4:	24000944 	.word	0x24000944
 8017ae8:	24000ea4 	.word	0x24000ea4
 8017aec:	24000948 	.word	0x24000948
 8017af0:	240009d8 	.word	0x240009d8
 8017af4:	240009e4 	.word	0x240009e4
 8017af8:	2400094c 	.word	0x2400094c
 8017afc:	240009cc 	.word	0x240009cc
 8017b00:	240009d4 	.word	0x240009d4
 8017b04:	240009d0 	.word	0x240009d0
 8017b08:	240009c8 	.word	0x240009c8
 8017b0c:	24000a98 	.word	0x24000a98
 8017b10:	24000aa4 	.word	0x24000aa4
 8017b14:	24000a9c 	.word	0x24000a9c
 8017b18:	24000aa0 	.word	0x24000aa0
 8017b1c:	4154494d 	.word	0x4154494d
 8017b20:	08017c69 	.word	0x08017c69
 8017b24:	08019874 	.word	0x08019874
 8017b28:	240009e8 	.word	0x240009e8
 8017b2c:	240009dc 	.word	0x240009dc
 8017b30:	240009e0 	.word	0x240009e0

08017b34 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8017b34:	b480      	push	{r7}
 8017b36:	b089      	sub	sp, #36	@ 0x24
 8017b38:	af00      	add	r7, sp, #0
 8017b3a:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8017b42:	697b      	ldr	r3, [r7, #20]
 8017b44:	2b00      	cmp	r3, #0
 8017b46:	d04a      	beq.n	8017bde <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8017b48:	697b      	ldr	r3, [r7, #20]
 8017b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b4e:	d046      	beq.n	8017bde <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8017b50:	687b      	ldr	r3, [r7, #4]
 8017b52:	699b      	ldr	r3, [r3, #24]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d142      	bne.n	8017bde <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8017b58:	697b      	ldr	r3, [r7, #20]
 8017b5a:	2b20      	cmp	r3, #32
 8017b5c:	d902      	bls.n	8017b64 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8017b5e:	231f      	movs	r3, #31
 8017b60:	61bb      	str	r3, [r7, #24]
 8017b62:	e002      	b.n	8017b6a <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8017b64:	697b      	ldr	r3, [r7, #20]
 8017b66:	3b01      	subs	r3, #1
 8017b68:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8017b6a:	4b20      	ldr	r3, [pc, #128]	@ (8017bec <_tx_timer_system_activate+0xb8>)
 8017b6c:	681a      	ldr	r2, [r3, #0]
 8017b6e:	69bb      	ldr	r3, [r7, #24]
 8017b70:	009b      	lsls	r3, r3, #2
 8017b72:	4413      	add	r3, r2
 8017b74:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8017b76:	4b1e      	ldr	r3, [pc, #120]	@ (8017bf0 <_tx_timer_system_activate+0xbc>)
 8017b78:	681b      	ldr	r3, [r3, #0]
 8017b7a:	69fa      	ldr	r2, [r7, #28]
 8017b7c:	429a      	cmp	r2, r3
 8017b7e:	d30b      	bcc.n	8017b98 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8017b80:	4b1b      	ldr	r3, [pc, #108]	@ (8017bf0 <_tx_timer_system_activate+0xbc>)
 8017b82:	681b      	ldr	r3, [r3, #0]
 8017b84:	69fa      	ldr	r2, [r7, #28]
 8017b86:	1ad3      	subs	r3, r2, r3
 8017b88:	109b      	asrs	r3, r3, #2
 8017b8a:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8017b8c:	4b19      	ldr	r3, [pc, #100]	@ (8017bf4 <_tx_timer_system_activate+0xc0>)
 8017b8e:	681a      	ldr	r2, [r3, #0]
 8017b90:	693b      	ldr	r3, [r7, #16]
 8017b92:	009b      	lsls	r3, r3, #2
 8017b94:	4413      	add	r3, r2
 8017b96:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8017b98:	69fb      	ldr	r3, [r7, #28]
 8017b9a:	681b      	ldr	r3, [r3, #0]
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	d109      	bne.n	8017bb4 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	687a      	ldr	r2, [r7, #4]
 8017ba4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	687a      	ldr	r2, [r7, #4]
 8017baa:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8017bac:	69fb      	ldr	r3, [r7, #28]
 8017bae:	687a      	ldr	r2, [r7, #4]
 8017bb0:	601a      	str	r2, [r3, #0]
 8017bb2:	e011      	b.n	8017bd8 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8017bb4:	69fb      	ldr	r3, [r7, #28]
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	695b      	ldr	r3, [r3, #20]
 8017bbe:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8017bc0:	68bb      	ldr	r3, [r7, #8]
 8017bc2:	687a      	ldr	r2, [r7, #4]
 8017bc4:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8017bc6:	68fb      	ldr	r3, [r7, #12]
 8017bc8:	687a      	ldr	r2, [r7, #4]
 8017bca:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8017bcc:	687b      	ldr	r3, [r7, #4]
 8017bce:	68fa      	ldr	r2, [r7, #12]
 8017bd0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	68ba      	ldr	r2, [r7, #8]
 8017bd6:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	69fa      	ldr	r2, [r7, #28]
 8017bdc:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8017bde:	bf00      	nop
 8017be0:	3724      	adds	r7, #36	@ 0x24
 8017be2:	46bd      	mov	sp, r7
 8017be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017be8:	4770      	bx	lr
 8017bea:	bf00      	nop
 8017bec:	240009d4 	.word	0x240009d4
 8017bf0:	240009d0 	.word	0x240009d0
 8017bf4:	240009cc 	.word	0x240009cc

08017bf8 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8017bf8:	b480      	push	{r7}
 8017bfa:	b087      	sub	sp, #28
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	699b      	ldr	r3, [r3, #24]
 8017c04:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8017c06:	697b      	ldr	r3, [r7, #20]
 8017c08:	2b00      	cmp	r3, #0
 8017c0a:	d026      	beq.n	8017c5a <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	691b      	ldr	r3, [r3, #16]
 8017c10:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8017c12:	687a      	ldr	r2, [r7, #4]
 8017c14:	693b      	ldr	r3, [r7, #16]
 8017c16:	429a      	cmp	r2, r3
 8017c18:	d108      	bne.n	8017c2c <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8017c1a:	697b      	ldr	r3, [r7, #20]
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	687a      	ldr	r2, [r7, #4]
 8017c20:	429a      	cmp	r2, r3
 8017c22:	d117      	bne.n	8017c54 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8017c24:	697b      	ldr	r3, [r7, #20]
 8017c26:	2200      	movs	r2, #0
 8017c28:	601a      	str	r2, [r3, #0]
 8017c2a:	e013      	b.n	8017c54 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	695b      	ldr	r3, [r3, #20]
 8017c30:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8017c32:	693b      	ldr	r3, [r7, #16]
 8017c34:	68fa      	ldr	r2, [r7, #12]
 8017c36:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8017c38:	68fb      	ldr	r3, [r7, #12]
 8017c3a:	693a      	ldr	r2, [r7, #16]
 8017c3c:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8017c3e:	697b      	ldr	r3, [r7, #20]
 8017c40:	681b      	ldr	r3, [r3, #0]
 8017c42:	687a      	ldr	r2, [r7, #4]
 8017c44:	429a      	cmp	r2, r3
 8017c46:	d105      	bne.n	8017c54 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8017c48:	693b      	ldr	r3, [r7, #16]
 8017c4a:	697a      	ldr	r2, [r7, #20]
 8017c4c:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8017c4e:	697b      	ldr	r3, [r7, #20]
 8017c50:	693a      	ldr	r2, [r7, #16]
 8017c52:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	2200      	movs	r2, #0
 8017c58:	619a      	str	r2, [r3, #24]
    }
}
 8017c5a:	bf00      	nop
 8017c5c:	371c      	adds	r7, #28
 8017c5e:	46bd      	mov	sp, r7
 8017c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c64:	4770      	bx	lr
	...

08017c68 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	b098      	sub	sp, #96	@ 0x60
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8017c70:	2300      	movs	r3, #0
 8017c72:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	4a73      	ldr	r2, [pc, #460]	@ (8017e44 <_tx_timer_thread_entry+0x1dc>)
 8017c78:	4293      	cmp	r3, r2
 8017c7a:	f040 80de 	bne.w	8017e3a <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8017c82:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8017c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8017c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8017c88:	b672      	cpsid	i
    return(int_posture);
 8017c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8017c8c:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8017c8e:	4b6e      	ldr	r3, [pc, #440]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017c90:	681b      	ldr	r3, [r3, #0]
 8017c92:	681b      	ldr	r3, [r3, #0]
 8017c94:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8017c96:	68fb      	ldr	r3, [r7, #12]
 8017c98:	2b00      	cmp	r3, #0
 8017c9a:	d003      	beq.n	8017ca4 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8017c9c:	68fb      	ldr	r3, [r7, #12]
 8017c9e:	f107 020c 	add.w	r2, r7, #12
 8017ca2:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8017ca4:	4b68      	ldr	r3, [pc, #416]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017ca6:	681b      	ldr	r3, [r3, #0]
 8017ca8:	2200      	movs	r2, #0
 8017caa:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8017cac:	4b66      	ldr	r3, [pc, #408]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017cae:	681b      	ldr	r3, [r3, #0]
 8017cb0:	3304      	adds	r3, #4
 8017cb2:	4a65      	ldr	r2, [pc, #404]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017cb4:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8017cb6:	4b64      	ldr	r3, [pc, #400]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017cb8:	681a      	ldr	r2, [r3, #0]
 8017cba:	4b64      	ldr	r3, [pc, #400]	@ (8017e4c <_tx_timer_thread_entry+0x1e4>)
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	429a      	cmp	r2, r3
 8017cc0:	d103      	bne.n	8017cca <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8017cc2:	4b63      	ldr	r3, [pc, #396]	@ (8017e50 <_tx_timer_thread_entry+0x1e8>)
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	4a60      	ldr	r2, [pc, #384]	@ (8017e48 <_tx_timer_thread_entry+0x1e0>)
 8017cc8:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8017cca:	4b62      	ldr	r3, [pc, #392]	@ (8017e54 <_tx_timer_thread_entry+0x1ec>)
 8017ccc:	2200      	movs	r2, #0
 8017cce:	601a      	str	r2, [r3, #0]
 8017cd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017cd2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017cd6:	f383 8810 	msr	PRIMASK, r3
}
 8017cda:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8017ce0:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8017ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8017ce4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8017ce6:	b672      	cpsid	i
    return(int_posture);
 8017ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8017cea:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8017cec:	e07f      	b.n	8017dee <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8017cee:	68fb      	ldr	r3, [r7, #12]
 8017cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8017cf2:	68fb      	ldr	r3, [r7, #12]
 8017cf4:	691b      	ldr	r3, [r3, #16]
 8017cf6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8017cfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017d00:	429a      	cmp	r2, r3
 8017d02:	d102      	bne.n	8017d0a <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8017d04:	2300      	movs	r3, #0
 8017d06:	60fb      	str	r3, [r7, #12]
 8017d08:	e00e      	b.n	8017d28 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8017d0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d0c:	695b      	ldr	r3, [r3, #20]
 8017d0e:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8017d10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017d12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017d14:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8017d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017d1a:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8017d1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017d1e:	f107 020c 	add.w	r2, r7, #12
 8017d22:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8017d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017d26:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8017d28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	2b20      	cmp	r3, #32
 8017d2e:	d911      	bls.n	8017d54 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8017d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d32:	681b      	ldr	r3, [r3, #0]
 8017d34:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8017d38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d3a:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8017d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d42:	f107 0208 	add.w	r2, r7, #8
 8017d46:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8017d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017d4c:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8017d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d50:	60bb      	str	r3, [r7, #8]
 8017d52:	e01a      	b.n	8017d8a <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8017d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d56:	689b      	ldr	r3, [r3, #8]
 8017d58:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8017d5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d5c:	68db      	ldr	r3, [r3, #12]
 8017d5e:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8017d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d62:	685a      	ldr	r2, [r3, #4]
 8017d64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d66:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8017d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	d009      	beq.n	8017d84 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8017d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d72:	f107 0208 	add.w	r2, r7, #8
 8017d76:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8017d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017d7c:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8017d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d80:	60bb      	str	r3, [r7, #8]
 8017d82:	e002      	b.n	8017d8a <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8017d84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d86:	2200      	movs	r2, #0
 8017d88:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8017d8a:	4a33      	ldr	r2, [pc, #204]	@ (8017e58 <_tx_timer_thread_entry+0x1f0>)
 8017d8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d8e:	6013      	str	r3, [r2, #0]
 8017d90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d96:	f383 8810 	msr	PRIMASK, r3
}
 8017d9a:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8017d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	d002      	beq.n	8017da8 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8017da2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017da4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8017da6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017da8:	f3ef 8310 	mrs	r3, PRIMASK
 8017dac:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8017dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8017db0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8017db2:	b672      	cpsid	i
    return(int_posture);
 8017db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8017db6:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8017db8:	4b27      	ldr	r3, [pc, #156]	@ (8017e58 <_tx_timer_thread_entry+0x1f0>)
 8017dba:	2200      	movs	r2, #0
 8017dbc:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8017dbe:	68bb      	ldr	r3, [r7, #8]
 8017dc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017dc2:	429a      	cmp	r2, r3
 8017dc4:	d105      	bne.n	8017dd2 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8017dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017dc8:	2200      	movs	r2, #0
 8017dca:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8017dcc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8017dce:	f7ff feb1 	bl	8017b34 <_tx_timer_system_activate>
 8017dd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017dd4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017dd6:	69bb      	ldr	r3, [r7, #24]
 8017dd8:	f383 8810 	msr	PRIMASK, r3
}
 8017ddc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017dde:	f3ef 8310 	mrs	r3, PRIMASK
 8017de2:	623b      	str	r3, [r7, #32]
    return(posture);
 8017de4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8017de6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8017de8:	b672      	cpsid	i
    return(int_posture);
 8017dea:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8017dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8017dee:	68fb      	ldr	r3, [r7, #12]
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	f47f af7c 	bne.w	8017cee <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8017df6:	4b17      	ldr	r3, [pc, #92]	@ (8017e54 <_tx_timer_thread_entry+0x1ec>)
 8017df8:	681b      	ldr	r3, [r3, #0]
 8017dfa:	2b00      	cmp	r3, #0
 8017dfc:	d116      	bne.n	8017e2c <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8017dfe:	4b17      	ldr	r3, [pc, #92]	@ (8017e5c <_tx_timer_thread_entry+0x1f4>)
 8017e00:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8017e02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017e04:	2203      	movs	r2, #3
 8017e06:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8017e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017e0a:	2201      	movs	r2, #1
 8017e0c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8017e0e:	4b14      	ldr	r3, [pc, #80]	@ (8017e60 <_tx_timer_thread_entry+0x1f8>)
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	3301      	adds	r3, #1
 8017e14:	4a12      	ldr	r2, [pc, #72]	@ (8017e60 <_tx_timer_thread_entry+0x1f8>)
 8017e16:	6013      	str	r3, [r2, #0]
 8017e18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017e1a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017e1c:	697b      	ldr	r3, [r7, #20]
 8017e1e:	f383 8810 	msr	PRIMASK, r3
}
 8017e22:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8017e24:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8017e26:	f7ff fbdd 	bl	80175e4 <_tx_thread_system_suspend>
 8017e2a:	e728      	b.n	8017c7e <_tx_timer_thread_entry+0x16>
 8017e2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017e2e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017e30:	693b      	ldr	r3, [r7, #16]
 8017e32:	f383 8810 	msr	PRIMASK, r3
}
 8017e36:	bf00      	nop
            TX_DISABLE
 8017e38:	e721      	b.n	8017c7e <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8017e3a:	bf00      	nop
 8017e3c:	3760      	adds	r7, #96	@ 0x60
 8017e3e:	46bd      	mov	sp, r7
 8017e40:	bd80      	pop	{r7, pc}
 8017e42:	bf00      	nop
 8017e44:	4154494d 	.word	0x4154494d
 8017e48:	240009d4 	.word	0x240009d4
 8017e4c:	240009d0 	.word	0x240009d0
 8017e50:	240009cc 	.word	0x240009cc
 8017e54:	240009d8 	.word	0x240009d8
 8017e58:	240009e4 	.word	0x240009e4
 8017e5c:	240009e8 	.word	0x240009e8
 8017e60:	24000938 	.word	0x24000938

08017e64 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8017e64:	b580      	push	{r7, lr}
 8017e66:	b08a      	sub	sp, #40	@ 0x28
 8017e68:	af00      	add	r7, sp, #0
 8017e6a:	60f8      	str	r0, [r7, #12]
 8017e6c:	60b9      	str	r1, [r7, #8]
 8017e6e:	607a      	str	r2, [r7, #4]
 8017e70:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8017e72:	2300      	movs	r3, #0
 8017e74:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8017e76:	68fb      	ldr	r3, [r7, #12]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d102      	bne.n	8017e82 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8017e7c:	2302      	movs	r3, #2
 8017e7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e80:	e029      	b.n	8017ed6 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	681b      	ldr	r3, [r3, #0]
 8017e86:	4a2d      	ldr	r2, [pc, #180]	@ (8017f3c <_txe_byte_allocate+0xd8>)
 8017e88:	4293      	cmp	r3, r2
 8017e8a:	d002      	beq.n	8017e92 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8017e8c:	2302      	movs	r3, #2
 8017e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e90:	e021      	b.n	8017ed6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8017e92:	68bb      	ldr	r3, [r7, #8]
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d102      	bne.n	8017e9e <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8017e98:	2303      	movs	r3, #3
 8017e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e9c:	e01b      	b.n	8017ed6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	d102      	bne.n	8017eaa <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8017ea4:	2305      	movs	r3, #5
 8017ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8017ea8:	e015      	b.n	8017ed6 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	69db      	ldr	r3, [r3, #28]
 8017eae:	687a      	ldr	r2, [r7, #4]
 8017eb0:	429a      	cmp	r2, r3
 8017eb2:	d902      	bls.n	8017eba <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8017eb4:	2305      	movs	r3, #5
 8017eb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8017eb8:	e00d      	b.n	8017ed6 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8017eba:	683b      	ldr	r3, [r7, #0]
 8017ebc:	2b00      	cmp	r3, #0
 8017ebe:	d00a      	beq.n	8017ed6 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8017ec0:	f3ef 8305 	mrs	r3, IPSR
 8017ec4:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8017ec6:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8017ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8017f40 <_txe_byte_allocate+0xdc>)
 8017eca:	681b      	ldr	r3, [r3, #0]
 8017ecc:	4313      	orrs	r3, r2
 8017ece:	2b00      	cmp	r3, #0
 8017ed0:	d001      	beq.n	8017ed6 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8017ed2:	2304      	movs	r3, #4
 8017ed4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8017ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d108      	bne.n	8017eee <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8017edc:	4b19      	ldr	r3, [pc, #100]	@ (8017f44 <_txe_byte_allocate+0xe0>)
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8017ee2:	6a3b      	ldr	r3, [r7, #32]
 8017ee4:	4a18      	ldr	r2, [pc, #96]	@ (8017f48 <_txe_byte_allocate+0xe4>)
 8017ee6:	4293      	cmp	r3, r2
 8017ee8:	d101      	bne.n	8017eee <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8017eea:	2313      	movs	r3, #19
 8017eec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8017eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d114      	bne.n	8017f1e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8017ef4:	f3ef 8305 	mrs	r3, IPSR
 8017ef8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8017efa:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8017efc:	4b10      	ldr	r3, [pc, #64]	@ (8017f40 <_txe_byte_allocate+0xdc>)
 8017efe:	681b      	ldr	r3, [r3, #0]
 8017f00:	4313      	orrs	r3, r2
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d00b      	beq.n	8017f1e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8017f06:	f3ef 8305 	mrs	r3, IPSR
 8017f0a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8017f0c:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8017f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8017f40 <_txe_byte_allocate+0xdc>)
 8017f10:	681b      	ldr	r3, [r3, #0]
 8017f12:	4313      	orrs	r3, r2
 8017f14:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8017f18:	d201      	bcs.n	8017f1e <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8017f1a:	2313      	movs	r3, #19
 8017f1c:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8017f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d106      	bne.n	8017f32 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8017f24:	683b      	ldr	r3, [r7, #0]
 8017f26:	687a      	ldr	r2, [r7, #4]
 8017f28:	68b9      	ldr	r1, [r7, #8]
 8017f2a:	68f8      	ldr	r0, [r7, #12]
 8017f2c:	f7fd fab6 	bl	801549c <_tx_byte_allocate>
 8017f30:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 8017f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017f34:	4618      	mov	r0, r3
 8017f36:	3728      	adds	r7, #40	@ 0x28
 8017f38:	46bd      	mov	sp, r7
 8017f3a:	bd80      	pop	{r7, pc}
 8017f3c:	42595445 	.word	0x42595445
 8017f40:	2400008c 	.word	0x2400008c
 8017f44:	240008a0 	.word	0x240008a0
 8017f48:	240009e8 	.word	0x240009e8

08017f4c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8017f4c:	b580      	push	{r7, lr}
 8017f4e:	b092      	sub	sp, #72	@ 0x48
 8017f50:	af00      	add	r7, sp, #0
 8017f52:	60f8      	str	r0, [r7, #12]
 8017f54:	60b9      	str	r1, [r7, #8]
 8017f56:	607a      	str	r2, [r7, #4]
 8017f58:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8017f5a:	2300      	movs	r3, #0
 8017f5c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8017f5e:	68fb      	ldr	r3, [r7, #12]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d102      	bne.n	8017f6a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8017f64:	2302      	movs	r3, #2
 8017f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8017f68:	e075      	b.n	8018056 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8017f6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017f6c:	2b34      	cmp	r3, #52	@ 0x34
 8017f6e:	d002      	beq.n	8017f76 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8017f70:	2302      	movs	r3, #2
 8017f72:	647b      	str	r3, [r7, #68]	@ 0x44
 8017f74:	e06f      	b.n	8018056 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017f76:	f3ef 8310 	mrs	r3, PRIMASK
 8017f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8017f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8017f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8017f80:	b672      	cpsid	i
    return(int_posture);
 8017f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8017f84:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8017f86:	4b3b      	ldr	r3, [pc, #236]	@ (8018074 <_txe_byte_pool_create+0x128>)
 8017f88:	681b      	ldr	r3, [r3, #0]
 8017f8a:	3301      	adds	r3, #1
 8017f8c:	4a39      	ldr	r2, [pc, #228]	@ (8018074 <_txe_byte_pool_create+0x128>)
 8017f8e:	6013      	str	r3, [r2, #0]
 8017f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f92:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017f96:	f383 8810 	msr	PRIMASK, r3
}
 8017f9a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8017f9c:	4b36      	ldr	r3, [pc, #216]	@ (8018078 <_txe_byte_pool_create+0x12c>)
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8017fa2:	2300      	movs	r3, #0
 8017fa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8017fa6:	e009      	b.n	8017fbc <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8017fa8:	68fa      	ldr	r2, [r7, #12]
 8017faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fac:	429a      	cmp	r2, r3
 8017fae:	d00b      	beq.n	8017fc8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8017fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8017fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017fb8:	3301      	adds	r3, #1
 8017fba:	643b      	str	r3, [r7, #64]	@ 0x40
 8017fbc:	4b2f      	ldr	r3, [pc, #188]	@ (801807c <_txe_byte_pool_create+0x130>)
 8017fbe:	681b      	ldr	r3, [r3, #0]
 8017fc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017fc2:	429a      	cmp	r2, r3
 8017fc4:	d3f0      	bcc.n	8017fa8 <_txe_byte_pool_create+0x5c>
 8017fc6:	e000      	b.n	8017fca <_txe_byte_pool_create+0x7e>
                break;
 8017fc8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8017fca:	f3ef 8310 	mrs	r3, PRIMASK
 8017fce:	623b      	str	r3, [r7, #32]
    return(posture);
 8017fd0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8017fd2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8017fd4:	b672      	cpsid	i
    return(int_posture);
 8017fd6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8017fd8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8017fda:	4b26      	ldr	r3, [pc, #152]	@ (8018074 <_txe_byte_pool_create+0x128>)
 8017fdc:	681b      	ldr	r3, [r3, #0]
 8017fde:	3b01      	subs	r3, #1
 8017fe0:	4a24      	ldr	r2, [pc, #144]	@ (8018074 <_txe_byte_pool_create+0x128>)
 8017fe2:	6013      	str	r3, [r2, #0]
 8017fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8017fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fea:	f383 8810 	msr	PRIMASK, r3
}
 8017fee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8017ff0:	f7ff f9be 	bl	8017370 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8017ff4:	68fa      	ldr	r2, [r7, #12]
 8017ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017ff8:	429a      	cmp	r2, r3
 8017ffa:	d102      	bne.n	8018002 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8017ffc:	2302      	movs	r3, #2
 8017ffe:	647b      	str	r3, [r7, #68]	@ 0x44
 8018000:	e029      	b.n	8018056 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	2b00      	cmp	r3, #0
 8018006:	d102      	bne.n	801800e <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8018008:	2303      	movs	r3, #3
 801800a:	647b      	str	r3, [r7, #68]	@ 0x44
 801800c:	e023      	b.n	8018056 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 801800e:	683b      	ldr	r3, [r7, #0]
 8018010:	2b63      	cmp	r3, #99	@ 0x63
 8018012:	d802      	bhi.n	801801a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8018014:	2305      	movs	r3, #5
 8018016:	647b      	str	r3, [r7, #68]	@ 0x44
 8018018:	e01d      	b.n	8018056 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 801801a:	4b19      	ldr	r3, [pc, #100]	@ (8018080 <_txe_byte_pool_create+0x134>)
 801801c:	681b      	ldr	r3, [r3, #0]
 801801e:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8018020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018022:	4a18      	ldr	r2, [pc, #96]	@ (8018084 <_txe_byte_pool_create+0x138>)
 8018024:	4293      	cmp	r3, r2
 8018026:	d101      	bne.n	801802c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8018028:	2313      	movs	r3, #19
 801802a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801802c:	f3ef 8305 	mrs	r3, IPSR
 8018030:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8018032:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8018034:	4b14      	ldr	r3, [pc, #80]	@ (8018088 <_txe_byte_pool_create+0x13c>)
 8018036:	681b      	ldr	r3, [r3, #0]
 8018038:	4313      	orrs	r3, r2
 801803a:	2b00      	cmp	r3, #0
 801803c:	d00b      	beq.n	8018056 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801803e:	f3ef 8305 	mrs	r3, IPSR
 8018042:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8018044:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8018046:	4b10      	ldr	r3, [pc, #64]	@ (8018088 <_txe_byte_pool_create+0x13c>)
 8018048:	681b      	ldr	r3, [r3, #0]
 801804a:	4313      	orrs	r3, r2
 801804c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8018050:	d201      	bcs.n	8018056 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8018052:	2313      	movs	r3, #19
 8018054:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8018056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018058:	2b00      	cmp	r3, #0
 801805a:	d106      	bne.n	801806a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 801805c:	683b      	ldr	r3, [r7, #0]
 801805e:	687a      	ldr	r2, [r7, #4]
 8018060:	68b9      	ldr	r1, [r7, #8]
 8018062:	68f8      	ldr	r0, [r7, #12]
 8018064:	f7fd fb5c 	bl	8015720 <_tx_byte_pool_create>
 8018068:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 801806a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 801806c:	4618      	mov	r0, r3
 801806e:	3748      	adds	r7, #72	@ 0x48
 8018070:	46bd      	mov	sp, r7
 8018072:	bd80      	pop	{r7, pc}
 8018074:	24000938 	.word	0x24000938
 8018078:	24000890 	.word	0x24000890
 801807c:	24000894 	.word	0x24000894
 8018080:	240008a0 	.word	0x240008a0
 8018084:	240009e8 	.word	0x240009e8
 8018088:	2400008c 	.word	0x2400008c

0801808c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b09a      	sub	sp, #104	@ 0x68
 8018090:	af06      	add	r7, sp, #24
 8018092:	60f8      	str	r0, [r7, #12]
 8018094:	60b9      	str	r1, [r7, #8]
 8018096:	607a      	str	r2, [r7, #4]
 8018098:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 801809a:	2300      	movs	r3, #0
 801809c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 801809e:	68fb      	ldr	r3, [r7, #12]
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	d102      	bne.n	80180aa <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80180a4:	230e      	movs	r3, #14
 80180a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80180a8:	e0bb      	b.n	8018222 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80180aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80180ac:	2bb0      	cmp	r3, #176	@ 0xb0
 80180ae:	d002      	beq.n	80180b6 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80180b0:	230e      	movs	r3, #14
 80180b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80180b4:	e0b5      	b.n	8018222 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80180b6:	f3ef 8310 	mrs	r3, PRIMASK
 80180ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80180bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 80180be:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80180c0:	b672      	cpsid	i
    return(int_posture);
 80180c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80180c4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80180c6:	4b64      	ldr	r3, [pc, #400]	@ (8018258 <_txe_thread_create+0x1cc>)
 80180c8:	681b      	ldr	r3, [r3, #0]
 80180ca:	3301      	adds	r3, #1
 80180cc:	4a62      	ldr	r2, [pc, #392]	@ (8018258 <_txe_thread_create+0x1cc>)
 80180ce:	6013      	str	r3, [r2, #0]
 80180d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80180d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80180d6:	f383 8810 	msr	PRIMASK, r3
}
 80180da:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80180dc:	2300      	movs	r3, #0
 80180de:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 80180e0:	4b5e      	ldr	r3, [pc, #376]	@ (801825c <_txe_thread_create+0x1d0>)
 80180e2:	681b      	ldr	r3, [r3, #0]
 80180e4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80180e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80180e8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 80180ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80180ec:	3b01      	subs	r3, #1
 80180ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80180f0:	4413      	add	r3, r2
 80180f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80180f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80180f6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80180f8:	2300      	movs	r3, #0
 80180fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80180fc:	e02b      	b.n	8018156 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80180fe:	68fa      	ldr	r2, [r7, #12]
 8018100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018102:	429a      	cmp	r2, r3
 8018104:	d101      	bne.n	801810a <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8018106:	2301      	movs	r3, #1
 8018108:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 801810a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801810c:	2b01      	cmp	r3, #1
 801810e:	d028      	beq.n	8018162 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8018110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018112:	68db      	ldr	r3, [r3, #12]
 8018114:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8018116:	429a      	cmp	r2, r3
 8018118:	d308      	bcc.n	801812c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 801811a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801811c:	691b      	ldr	r3, [r3, #16]
 801811e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8018120:	429a      	cmp	r2, r3
 8018122:	d203      	bcs.n	801812c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8018124:	2300      	movs	r3, #0
 8018126:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8018128:	2301      	movs	r3, #1
 801812a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 801812c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801812e:	68db      	ldr	r3, [r3, #12]
 8018130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018132:	429a      	cmp	r2, r3
 8018134:	d308      	bcc.n	8018148 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8018136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018138:	691b      	ldr	r3, [r3, #16]
 801813a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801813c:	429a      	cmp	r2, r3
 801813e:	d203      	bcs.n	8018148 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8018140:	2300      	movs	r3, #0
 8018142:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8018144:	2301      	movs	r3, #1
 8018146:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8018148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801814a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801814e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8018150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018152:	3301      	adds	r3, #1
 8018154:	647b      	str	r3, [r7, #68]	@ 0x44
 8018156:	4b42      	ldr	r3, [pc, #264]	@ (8018260 <_txe_thread_create+0x1d4>)
 8018158:	681b      	ldr	r3, [r3, #0]
 801815a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801815c:	429a      	cmp	r2, r3
 801815e:	d3ce      	bcc.n	80180fe <_txe_thread_create+0x72>
 8018160:	e000      	b.n	8018164 <_txe_thread_create+0xd8>
                break;
 8018162:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8018164:	f3ef 8310 	mrs	r3, PRIMASK
 8018168:	61fb      	str	r3, [r7, #28]
    return(posture);
 801816a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 801816c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 801816e:	b672      	cpsid	i
    return(int_posture);
 8018170:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8018172:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8018174:	4b38      	ldr	r3, [pc, #224]	@ (8018258 <_txe_thread_create+0x1cc>)
 8018176:	681b      	ldr	r3, [r3, #0]
 8018178:	3b01      	subs	r3, #1
 801817a:	4a37      	ldr	r2, [pc, #220]	@ (8018258 <_txe_thread_create+0x1cc>)
 801817c:	6013      	str	r3, [r2, #0]
 801817e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018180:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8018182:	6a3b      	ldr	r3, [r7, #32]
 8018184:	f383 8810 	msr	PRIMASK, r3
}
 8018188:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801818a:	f7ff f8f1 	bl	8017370 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 801818e:	68fa      	ldr	r2, [r7, #12]
 8018190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018192:	429a      	cmp	r2, r3
 8018194:	d102      	bne.n	801819c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8018196:	230e      	movs	r3, #14
 8018198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801819a:	e042      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 801819c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801819e:	2b00      	cmp	r3, #0
 80181a0:	d102      	bne.n	80181a8 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80181a2:	2303      	movs	r3, #3
 80181a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181a6:	e03c      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80181a8:	687b      	ldr	r3, [r7, #4]
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d102      	bne.n	80181b4 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80181ae:	2303      	movs	r3, #3
 80181b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181b2:	e036      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80181b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80181b6:	2bc7      	cmp	r3, #199	@ 0xc7
 80181b8:	d802      	bhi.n	80181c0 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80181ba:	2305      	movs	r3, #5
 80181bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181be:	e030      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80181c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80181c2:	2b1f      	cmp	r3, #31
 80181c4:	d902      	bls.n	80181cc <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80181c6:	230f      	movs	r3, #15
 80181c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181ca:	e02a      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80181cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80181ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80181d0:	429a      	cmp	r2, r3
 80181d2:	d902      	bls.n	80181da <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80181d4:	2318      	movs	r3, #24
 80181d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181d8:	e023      	b.n	8018222 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80181da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80181dc:	2b01      	cmp	r3, #1
 80181de:	d902      	bls.n	80181e6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80181e0:	2310      	movs	r3, #16
 80181e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80181e4:	e01d      	b.n	8018222 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80181e6:	4b1f      	ldr	r3, [pc, #124]	@ (8018264 <_txe_thread_create+0x1d8>)
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 80181ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181ee:	4a1e      	ldr	r2, [pc, #120]	@ (8018268 <_txe_thread_create+0x1dc>)
 80181f0:	4293      	cmp	r3, r2
 80181f2:	d101      	bne.n	80181f8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80181f4:	2313      	movs	r3, #19
 80181f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80181f8:	f3ef 8305 	mrs	r3, IPSR
 80181fc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80181fe:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8018200:	4b1a      	ldr	r3, [pc, #104]	@ (801826c <_txe_thread_create+0x1e0>)
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	4313      	orrs	r3, r2
 8018206:	2b00      	cmp	r3, #0
 8018208:	d00b      	beq.n	8018222 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801820a:	f3ef 8305 	mrs	r3, IPSR
 801820e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8018210:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8018212:	4b16      	ldr	r3, [pc, #88]	@ (801826c <_txe_thread_create+0x1e0>)
 8018214:	681b      	ldr	r3, [r3, #0]
 8018216:	4313      	orrs	r3, r2
 8018218:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 801821c:	d201      	bcs.n	8018222 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 801821e:	2313      	movs	r3, #19
 8018220:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8018222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018224:	2b00      	cmp	r3, #0
 8018226:	d112      	bne.n	801824e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8018228:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801822a:	9305      	str	r3, [sp, #20]
 801822c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801822e:	9304      	str	r3, [sp, #16]
 8018230:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8018232:	9303      	str	r3, [sp, #12]
 8018234:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8018236:	9302      	str	r3, [sp, #8]
 8018238:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801823a:	9301      	str	r3, [sp, #4]
 801823c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801823e:	9300      	str	r3, [sp, #0]
 8018240:	683b      	ldr	r3, [r7, #0]
 8018242:	687a      	ldr	r2, [r7, #4]
 8018244:	68b9      	ldr	r1, [r7, #8]
 8018246:	68f8      	ldr	r0, [r7, #12]
 8018248:	f7fe fe02 	bl	8016e50 <_tx_thread_create>
 801824c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 801824e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8018250:	4618      	mov	r0, r3
 8018252:	3750      	adds	r7, #80	@ 0x50
 8018254:	46bd      	mov	sp, r7
 8018256:	bd80      	pop	{r7, pc}
 8018258:	24000938 	.word	0x24000938
 801825c:	240008a8 	.word	0x240008a8
 8018260:	240008ac 	.word	0x240008ac
 8018264:	240008a0 	.word	0x240008a0
 8018268:	240009e8 	.word	0x240009e8
 801826c:	2400008c 	.word	0x2400008c

08018270 <MX_NetXDuo_Init>:
static UINT tcp_server_init(NX_IP *ip, NX_TCP_SOCKET *sock);
static VOID tcp_server_run(NX_IP *ip, NX_TCP_SOCKET *sock);
/* USER CODE END PFP */

UINT MX_NetXDuo_Init(VOID *memory_ptr)
{
 8018270:	b580      	push	{r7, lr}
 8018272:	b08e      	sub	sp, #56	@ 0x38
 8018274:	af08      	add	r7, sp, #32
 8018276:	6078      	str	r0, [r7, #4]
  UINT ret = NX_SUCCESS;
 8018278:	2300      	movs	r3, #0
 801827a:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	613b      	str	r3, [r7, #16]
  CHAR *pointer;

  nx_system_initialize();
 8018280:	f7f7 f8ec 	bl	800f45c <_nx_system_initialize>

  /* Packet pool */
  if (tx_byte_allocate(byte_pool, (VOID**)&pointer, NX_APP_PACKET_POOL_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8018284:	f107 010c 	add.w	r1, r7, #12
 8018288:	2300      	movs	r3, #0
 801828a:	f643 6258 	movw	r2, #15960	@ 0x3e58
 801828e:	6938      	ldr	r0, [r7, #16]
 8018290:	f7ff fde8 	bl	8017e64 <_txe_byte_allocate>
 8018294:	4603      	mov	r3, r0
 8018296:	2b00      	cmp	r3, #0
 8018298:	d001      	beq.n	801829e <MX_NetXDuo_Init+0x2e>
  {
    return TX_POOL_ERROR;
 801829a:	2302      	movs	r3, #2
 801829c:	e0b3      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  ret = nx_packet_pool_create(&NxAppPool, "NetXDuo App Pool", DEFAULT_PAYLOAD_SIZE,
 801829e:	68fb      	ldr	r3, [r7, #12]
 80182a0:	223c      	movs	r2, #60	@ 0x3c
 80182a2:	9201      	str	r2, [sp, #4]
 80182a4:	f643 6258 	movw	r2, #15960	@ 0x3e58
 80182a8:	9200      	str	r2, [sp, #0]
 80182aa:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80182ae:	4958      	ldr	r1, [pc, #352]	@ (8018410 <MX_NetXDuo_Init+0x1a0>)
 80182b0:	4858      	ldr	r0, [pc, #352]	@ (8018414 <MX_NetXDuo_Init+0x1a4>)
 80182b2:	f7fc fd01 	bl	8014cb8 <_nxe_packet_pool_create>
 80182b6:	6178      	str	r0, [r7, #20]
                              pointer, NX_APP_PACKET_POOL_SIZE);
  if (ret != NX_SUCCESS)
 80182b8:	697b      	ldr	r3, [r7, #20]
 80182ba:	2b00      	cmp	r3, #0
 80182bc:	d005      	beq.n	80182ca <MX_NetXDuo_Init+0x5a>
  {
    printf("nx_packet_pool_create failed: 0x%02X\r\n", (unsigned int)ret);
 80182be:	6979      	ldr	r1, [r7, #20]
 80182c0:	4855      	ldr	r0, [pc, #340]	@ (8018418 <MX_NetXDuo_Init+0x1a8>)
 80182c2:	f000 fb23 	bl	801890c <iprintf>
    return NX_POOL_ERROR;
 80182c6:	2306      	movs	r3, #6
 80182c8:	e09d      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* IP instance memory */
  if (tx_byte_allocate(byte_pool, (VOID**)&pointer, Nx_IP_INSTANCE_THREAD_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80182ca:	f107 010c 	add.w	r1, r7, #12
 80182ce:	2300      	movs	r3, #0
 80182d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80182d4:	6938      	ldr	r0, [r7, #16]
 80182d6:	f7ff fdc5 	bl	8017e64 <_txe_byte_allocate>
 80182da:	4603      	mov	r3, r0
 80182dc:	2b00      	cmp	r3, #0
 80182de:	d001      	beq.n	80182e4 <MX_NetXDuo_Init+0x74>
  {
    return TX_POOL_ERROR;
 80182e0:	2302      	movs	r3, #2
 80182e2:	e090      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* IP instance */
  ret = nx_ip_create(&NetXDuoEthIpInstance, "NetX Ip instance",
 80182e4:	68fb      	ldr	r3, [r7, #12]
 80182e6:	f640 62d4 	movw	r2, #3796	@ 0xed4
 80182ea:	9205      	str	r2, [sp, #20]
 80182ec:	220a      	movs	r2, #10
 80182ee:	9204      	str	r2, [sp, #16]
 80182f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80182f4:	9203      	str	r2, [sp, #12]
 80182f6:	9302      	str	r3, [sp, #8]
 80182f8:	4b48      	ldr	r3, [pc, #288]	@ (801841c <MX_NetXDuo_Init+0x1ac>)
 80182fa:	9301      	str	r3, [sp, #4]
 80182fc:	4b45      	ldr	r3, [pc, #276]	@ (8018414 <MX_NetXDuo_Init+0x1a4>)
 80182fe:	9300      	str	r3, [sp, #0]
 8018300:	f06f 03ff 	mvn.w	r3, #255	@ 0xff
 8018304:	4a46      	ldr	r2, [pc, #280]	@ (8018420 <MX_NetXDuo_Init+0x1b0>)
 8018306:	4947      	ldr	r1, [pc, #284]	@ (8018424 <MX_NetXDuo_Init+0x1b4>)
 8018308:	4847      	ldr	r0, [pc, #284]	@ (8018428 <MX_NetXDuo_Init+0x1b8>)
 801830a:	f7fc fba3 	bl	8014a54 <_nxe_ip_create>
 801830e:	6178      	str	r0, [r7, #20]
                     NX_APP_DEFAULT_IP_ADDRESS, NX_APP_DEFAULT_NET_MASK,
                     &NxAppPool, nx_stm32_eth_driver,
                     pointer, Nx_IP_INSTANCE_THREAD_SIZE, NX_APP_INSTANCE_PRIORITY);
  if (ret != NX_SUCCESS)
 8018310:	697b      	ldr	r3, [r7, #20]
 8018312:	2b00      	cmp	r3, #0
 8018314:	d005      	beq.n	8018322 <MX_NetXDuo_Init+0xb2>
  {
    printf("nx_ip_create failed: 0x%02X\r\n", (unsigned int)ret);
 8018316:	6979      	ldr	r1, [r7, #20]
 8018318:	4844      	ldr	r0, [pc, #272]	@ (801842c <MX_NetXDuo_Init+0x1bc>)
 801831a:	f000 faf7 	bl	801890c <iprintf>
    return NX_NOT_SUCCESSFUL;
 801831e:	2343      	movs	r3, #67	@ 0x43
 8018320:	e071      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* ARP cache */
  if (tx_byte_allocate(byte_pool, (VOID**)&pointer, DEFAULT_ARP_CACHE_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8018322:	f107 010c 	add.w	r1, r7, #12
 8018326:	2300      	movs	r3, #0
 8018328:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801832c:	6938      	ldr	r0, [r7, #16]
 801832e:	f7ff fd99 	bl	8017e64 <_txe_byte_allocate>
 8018332:	4603      	mov	r3, r0
 8018334:	2b00      	cmp	r3, #0
 8018336:	d001      	beq.n	801833c <MX_NetXDuo_Init+0xcc>
  {
    return TX_POOL_ERROR;
 8018338:	2302      	movs	r3, #2
 801833a:	e064      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  ret = nx_arp_enable(&NetXDuoEthIpInstance, (VOID*)pointer, DEFAULT_ARP_CACHE_SIZE);
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8018342:	4619      	mov	r1, r3
 8018344:	4838      	ldr	r0, [pc, #224]	@ (8018428 <MX_NetXDuo_Init+0x1b8>)
 8018346:	f7fc fa69 	bl	801481c <_nxe_arp_enable>
 801834a:	6178      	str	r0, [r7, #20]
  if (ret != NX_SUCCESS)
 801834c:	697b      	ldr	r3, [r7, #20]
 801834e:	2b00      	cmp	r3, #0
 8018350:	d005      	beq.n	801835e <MX_NetXDuo_Init+0xee>
  {
    printf("nx_arp_enable failed: 0x%02X\r\n", (unsigned int)ret);
 8018352:	6979      	ldr	r1, [r7, #20]
 8018354:	4836      	ldr	r0, [pc, #216]	@ (8018430 <MX_NetXDuo_Init+0x1c0>)
 8018356:	f000 fad9 	bl	801890c <iprintf>
    return NX_NOT_SUCCESSFUL;
 801835a:	2343      	movs	r3, #67	@ 0x43
 801835c:	e053      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* ICMP (optional but useful for ping bring-up) */
  ret = nx_icmp_enable(&NetXDuoEthIpInstance);
 801835e:	4832      	ldr	r0, [pc, #200]	@ (8018428 <MX_NetXDuo_Init+0x1b8>)
 8018360:	f7fc faa8 	bl	80148b4 <_nxe_icmp_enable>
 8018364:	6178      	str	r0, [r7, #20]
  if (ret != NX_SUCCESS)
 8018366:	697b      	ldr	r3, [r7, #20]
 8018368:	2b00      	cmp	r3, #0
 801836a:	d005      	beq.n	8018378 <MX_NetXDuo_Init+0x108>
  {
    printf("nx_icmp_enable failed: 0x%02X\r\n", (unsigned int)ret);
 801836c:	6979      	ldr	r1, [r7, #20]
 801836e:	4831      	ldr	r0, [pc, #196]	@ (8018434 <MX_NetXDuo_Init+0x1c4>)
 8018370:	f000 facc 	bl	801890c <iprintf>
    return NX_NOT_SUCCESSFUL;
 8018374:	2343      	movs	r3, #67	@ 0x43
 8018376:	e046      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* TCP */
  ret = nx_tcp_enable(&NetXDuoEthIpInstance);
 8018378:	482b      	ldr	r0, [pc, #172]	@ (8018428 <MX_NetXDuo_Init+0x1b8>)
 801837a:	f7fc fdd7 	bl	8014f2c <_nxe_tcp_enable>
 801837e:	6178      	str	r0, [r7, #20]
  if (ret != NX_SUCCESS)
 8018380:	697b      	ldr	r3, [r7, #20]
 8018382:	2b00      	cmp	r3, #0
 8018384:	d005      	beq.n	8018392 <MX_NetXDuo_Init+0x122>
  {
    printf("nx_tcp_enable failed: 0x%02X\r\n", (unsigned int)ret);
 8018386:	6979      	ldr	r1, [r7, #20]
 8018388:	482b      	ldr	r0, [pc, #172]	@ (8018438 <MX_NetXDuo_Init+0x1c8>)
 801838a:	f000 fabf 	bl	801890c <iprintf>
    return NX_NOT_SUCCESSFUL;
 801838e:	2343      	movs	r3, #67	@ 0x43
 8018390:	e039      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* UDP (not required for pure TCP server; keep enabled only if you use DHCP etc.) */
  ret = nx_udp_enable(&NetXDuoEthIpInstance);
 8018392:	4825      	ldr	r0, [pc, #148]	@ (8018428 <MX_NetXDuo_Init+0x1b8>)
 8018394:	f7fd f84a 	bl	801542c <_nxe_udp_enable>
 8018398:	6178      	str	r0, [r7, #20]
  if (ret != NX_SUCCESS)
 801839a:	697b      	ldr	r3, [r7, #20]
 801839c:	2b00      	cmp	r3, #0
 801839e:	d005      	beq.n	80183ac <MX_NetXDuo_Init+0x13c>
  {
    printf("nx_udp_enable failed: 0x%02X\r\n", (unsigned int)ret);
 80183a0:	6979      	ldr	r1, [r7, #20]
 80183a2:	4826      	ldr	r0, [pc, #152]	@ (801843c <MX_NetXDuo_Init+0x1cc>)
 80183a4:	f000 fab2 	bl	801890c <iprintf>
    return NX_NOT_SUCCESSFUL;
 80183a8:	2343      	movs	r3, #67	@ 0x43
 80183aa:	e02c      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  /* Main thread stack */
  if (tx_byte_allocate(byte_pool, (VOID**)&pointer, NX_APP_THREAD_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 80183ac:	f107 010c 	add.w	r1, r7, #12
 80183b0:	2300      	movs	r3, #0
 80183b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80183b6:	6938      	ldr	r0, [r7, #16]
 80183b8:	f7ff fd54 	bl	8017e64 <_txe_byte_allocate>
 80183bc:	4603      	mov	r3, r0
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d001      	beq.n	80183c6 <MX_NetXDuo_Init+0x156>
  {
    return TX_POOL_ERROR;
 80183c2:	2302      	movs	r3, #2
 80183c4:	e01f      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  ret = tx_thread_create(&NxAppThread, "NetXDuo App thread",
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	22b0      	movs	r2, #176	@ 0xb0
 80183ca:	9206      	str	r2, [sp, #24]
 80183cc:	2201      	movs	r2, #1
 80183ce:	9205      	str	r2, [sp, #20]
 80183d0:	2200      	movs	r2, #0
 80183d2:	9204      	str	r2, [sp, #16]
 80183d4:	220a      	movs	r2, #10
 80183d6:	9203      	str	r2, [sp, #12]
 80183d8:	220a      	movs	r2, #10
 80183da:	9202      	str	r2, [sp, #8]
 80183dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80183e0:	9201      	str	r2, [sp, #4]
 80183e2:	9300      	str	r3, [sp, #0]
 80183e4:	2300      	movs	r3, #0
 80183e6:	4a16      	ldr	r2, [pc, #88]	@ (8018440 <MX_NetXDuo_Init+0x1d0>)
 80183e8:	4916      	ldr	r1, [pc, #88]	@ (8018444 <MX_NetXDuo_Init+0x1d4>)
 80183ea:	4817      	ldr	r0, [pc, #92]	@ (8018448 <MX_NetXDuo_Init+0x1d8>)
 80183ec:	f7ff fe4e 	bl	801808c <_txe_thread_create>
 80183f0:	6178      	str	r0, [r7, #20]
                         nx_app_thread_entry, 0,
                         pointer, NX_APP_THREAD_STACK_SIZE,
                         NX_APP_THREAD_PRIORITY, NX_APP_THREAD_PRIORITY,
                         TX_NO_TIME_SLICE, TX_AUTO_START);
  if (ret != TX_SUCCESS)
 80183f2:	697b      	ldr	r3, [r7, #20]
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d005      	beq.n	8018404 <MX_NetXDuo_Init+0x194>
  {
    printf("tx_thread_create failed: 0x%02X\r\n", (unsigned int)ret);
 80183f8:	6979      	ldr	r1, [r7, #20]
 80183fa:	4814      	ldr	r0, [pc, #80]	@ (801844c <MX_NetXDuo_Init+0x1dc>)
 80183fc:	f000 fa86 	bl	801890c <iprintf>
    return TX_THREAD_ERROR;
 8018400:	230e      	movs	r3, #14
 8018402:	e000      	b.n	8018406 <MX_NetXDuo_Init+0x196>
  }

  return NX_SUCCESS;
 8018404:	2300      	movs	r3, #0
}
 8018406:	4618      	mov	r0, r3
 8018408:	3718      	adds	r7, #24
 801840a:	46bd      	mov	sp, r7
 801840c:	bd80      	pop	{r7, pc}
 801840e:	bf00      	nop
 8018410:	08019888 	.word	0x08019888
 8018414:	24000f58 	.word	0x24000f58
 8018418:	0801989c 	.word	0x0801989c
 801841c:	080082c9 	.word	0x080082c9
 8018420:	c0a8016f 	.word	0xc0a8016f
 8018424:	080198c4 	.word	0x080198c4
 8018428:	24000f94 	.word	0x24000f94
 801842c:	080198d8 	.word	0x080198d8
 8018430:	080198f8 	.word	0x080198f8
 8018434:	08019918 	.word	0x08019918
 8018438:	08019938 	.word	0x08019938
 801843c:	08019958 	.word	0x08019958
 8018440:	08018451 	.word	0x08018451
 8018444:	08019978 	.word	0x08019978
 8018448:	24000ea8 	.word	0x24000ea8
 801844c:	0801998c 	.word	0x0801998c

08018450 <nx_app_thread_entry>:

/* USER CODE BEGIN 1 */

static VOID nx_app_thread_entry(ULONG thread_input)
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b086      	sub	sp, #24
 8018454:	af02      	add	r7, sp, #8
 8018456:	6078      	str	r0, [r7, #4]
  UINT ret;
  NX_PACKET *ping_response = NX_NULL;
 8018458:	2300      	movs	r3, #0
 801845a:	60bb      	str	r3, [r7, #8]

  (void)thread_input;

  /* Print IPv4 */
  ret = nx_ip_address_get(&NetXDuoEthIpInstance, &IpAddress, &NetMask);
 801845c:	4a2b      	ldr	r2, [pc, #172]	@ (801850c <nx_app_thread_entry+0xbc>)
 801845e:	492c      	ldr	r1, [pc, #176]	@ (8018510 <nx_app_thread_entry+0xc0>)
 8018460:	482c      	ldr	r0, [pc, #176]	@ (8018514 <nx_app_thread_entry+0xc4>)
 8018462:	f7fc fab3 	bl	80149cc <_nxe_ip_address_get>
 8018466:	60f8      	str	r0, [r7, #12]
  if (ret != NX_SUCCESS)
 8018468:	68fb      	ldr	r3, [r7, #12]
 801846a:	2b00      	cmp	r3, #0
 801846c:	d005      	beq.n	801847a <nx_app_thread_entry+0x2a>
  {
    printf("nx_ip_address_get failed: 0x%02X\r\n", (unsigned int)ret);
 801846e:	68f9      	ldr	r1, [r7, #12]
 8018470:	4829      	ldr	r0, [pc, #164]	@ (8018518 <nx_app_thread_entry+0xc8>)
 8018472:	f000 fa4b 	bl	801890c <iprintf>
    Error_Handler();
 8018476:	f7e8 fde5 	bl	8001044 <Error_Handler>
  }
  PRINT_IP_ADDRESS(IpAddress);
 801847a:	4b25      	ldr	r3, [pc, #148]	@ (8018510 <nx_app_thread_entry+0xc0>)
 801847c:	681b      	ldr	r3, [r3, #0]
 801847e:	0e19      	lsrs	r1, r3, #24
 8018480:	4b23      	ldr	r3, [pc, #140]	@ (8018510 <nx_app_thread_entry+0xc0>)
 8018482:	681b      	ldr	r3, [r3, #0]
 8018484:	0c1b      	lsrs	r3, r3, #16
 8018486:	b2da      	uxtb	r2, r3
 8018488:	4b21      	ldr	r3, [pc, #132]	@ (8018510 <nx_app_thread_entry+0xc0>)
 801848a:	681b      	ldr	r3, [r3, #0]
 801848c:	0a1b      	lsrs	r3, r3, #8
 801848e:	b2d8      	uxtb	r0, r3
 8018490:	4b1f      	ldr	r3, [pc, #124]	@ (8018510 <nx_app_thread_entry+0xc0>)
 8018492:	681b      	ldr	r3, [r3, #0]
 8018494:	b2db      	uxtb	r3, r3
 8018496:	9300      	str	r3, [sp, #0]
 8018498:	4603      	mov	r3, r0
 801849a:	4820      	ldr	r0, [pc, #128]	@ (801851c <nx_app_thread_entry+0xcc>)
 801849c:	f000 fa36 	bl	801890c <iprintf>

  /* Optional bring-up test: self ping */
  ret = nx_icmp_ping(&NetXDuoEthIpInstance,
 80184a0:	4b1b      	ldr	r3, [pc, #108]	@ (8018510 <nx_app_thread_entry+0xc0>)
 80184a2:	6819      	ldr	r1, [r3, #0]
 80184a4:	2364      	movs	r3, #100	@ 0x64
 80184a6:	9301      	str	r3, [sp, #4]
 80184a8:	f107 0308 	add.w	r3, r7, #8
 80184ac:	9300      	str	r3, [sp, #0]
 80184ae:	2304      	movs	r3, #4
 80184b0:	4a1b      	ldr	r2, [pc, #108]	@ (8018520 <nx_app_thread_entry+0xd0>)
 80184b2:	4818      	ldr	r0, [pc, #96]	@ (8018514 <nx_app_thread_entry+0xc4>)
 80184b4:	f7fc fa3e 	bl	8014934 <_nxe_icmp_ping>
 80184b8:	60f8      	str	r0, [r7, #12]
                     IpAddress,
                     "PING",
                     4,
                     &ping_response,
                     NX_IP_PERIODIC_RATE);
  if (ret == NX_SUCCESS)
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	2b00      	cmp	r3, #0
 80184be:	d10b      	bne.n	80184d8 <nx_app_thread_entry+0x88>
  {
    printf("ICMP self-ping OK\r\n");
 80184c0:	4818      	ldr	r0, [pc, #96]	@ (8018524 <nx_app_thread_entry+0xd4>)
 80184c2:	f000 fa8b 	bl	80189dc <puts>
    if (ping_response) nx_packet_release(ping_response);
 80184c6:	68bb      	ldr	r3, [r7, #8]
 80184c8:	2b00      	cmp	r3, #0
 80184ca:	d009      	beq.n	80184e0 <nx_app_thread_entry+0x90>
 80184cc:	f107 0308 	add.w	r3, r7, #8
 80184d0:	4618      	mov	r0, r3
 80184d2:	f7fc fcbb 	bl	8014e4c <_nxe_packet_release>
 80184d6:	e003      	b.n	80184e0 <nx_app_thread_entry+0x90>
  }
  else
  {
    printf("ICMP self-ping FAILED: 0x%02X\r\n", (unsigned int)ret);
 80184d8:	68f9      	ldr	r1, [r7, #12]
 80184da:	4813      	ldr	r0, [pc, #76]	@ (8018528 <nx_app_thread_entry+0xd8>)
 80184dc:	f000 fa16 	bl	801890c <iprintf>
    /* Keep running even if ping fails; comment Error_Handler() if desired */
  }

  /* Create socket + LISTEN ONCE (ST-style) */
  ret = tcp_server_init(&NetXDuoEthIpInstance, &TCPSocket);
 80184e0:	4912      	ldr	r1, [pc, #72]	@ (801852c <nx_app_thread_entry+0xdc>)
 80184e2:	480c      	ldr	r0, [pc, #48]	@ (8018514 <nx_app_thread_entry+0xc4>)
 80184e4:	f000 f826 	bl	8018534 <tcp_server_init>
 80184e8:	60f8      	str	r0, [r7, #12]
  if (ret != NX_SUCCESS)
 80184ea:	68fb      	ldr	r3, [r7, #12]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d005      	beq.n	80184fc <nx_app_thread_entry+0xac>
  {
    printf("TCP server init failed: 0x%02X\r\n", (unsigned int)ret);
 80184f0:	68f9      	ldr	r1, [r7, #12]
 80184f2:	480f      	ldr	r0, [pc, #60]	@ (8018530 <nx_app_thread_entry+0xe0>)
 80184f4:	f000 fa0a 	bl	801890c <iprintf>
    Error_Handler();
 80184f8:	f7e8 fda4 	bl	8001044 <Error_Handler>
  }

  /* Accept/recv loop forever with relisten after disconnect */
  tcp_server_run(&NetXDuoEthIpInstance, &TCPSocket);
 80184fc:	490b      	ldr	r1, [pc, #44]	@ (801852c <nx_app_thread_entry+0xdc>)
 80184fe:	4805      	ldr	r0, [pc, #20]	@ (8018514 <nx_app_thread_entry+0xc4>)
 8018500:	f000 f860 	bl	80185c4 <tcp_server_run>

  /* never reached */
  for (;;) { tx_thread_sleep(NX_IP_PERIODIC_RATE); }
 8018504:	2064      	movs	r0, #100	@ 0x64
 8018506:	f7fe feb3 	bl	8017270 <_tx_thread_sleep>
 801850a:	e7fb      	b.n	8018504 <nx_app_thread_entry+0xb4>
 801850c:	24001fa8 	.word	0x24001fa8
 8018510:	24001fa4 	.word	0x24001fa4
 8018514:	24000f94 	.word	0x24000f94
 8018518:	080199b0 	.word	0x080199b0
 801851c:	080199d4 	.word	0x080199d4
 8018520:	080199fc 	.word	0x080199fc
 8018524:	08019a04 	.word	0x08019a04
 8018528:	08019a18 	.word	0x08019a18
 801852c:	24001e68 	.word	0x24001e68
 8018530:	08019a38 	.word	0x08019a38

08018534 <tcp_server_init>:
}

static UINT tcp_server_init(NX_IP *ip, NX_TCP_SOCKET *sock)
{
 8018534:	b580      	push	{r7, lr}
 8018536:	b08a      	sub	sp, #40	@ 0x28
 8018538:	af06      	add	r7, sp, #24
 801853a:	6078      	str	r0, [r7, #4]
 801853c:	6039      	str	r1, [r7, #0]
  UINT ret;

  /* Create TCP socket */
  ret = nx_tcp_socket_create(ip,
 801853e:	f44f 739e 	mov.w	r3, #316	@ 0x13c
 8018542:	9305      	str	r3, [sp, #20]
 8018544:	2300      	movs	r3, #0
 8018546:	9304      	str	r3, [sp, #16]
 8018548:	2300      	movs	r3, #0
 801854a:	9303      	str	r3, [sp, #12]
 801854c:	f640 3368 	movw	r3, #2920	@ 0xb68
 8018550:	9302      	str	r3, [sp, #8]
 8018552:	2380      	movs	r3, #128	@ 0x80
 8018554:	9301      	str	r3, [sp, #4]
 8018556:	2300      	movs	r3, #0
 8018558:	9300      	str	r3, [sp, #0]
 801855a:	2300      	movs	r3, #0
 801855c:	4a15      	ldr	r2, [pc, #84]	@ (80185b4 <tcp_server_init+0x80>)
 801855e:	6839      	ldr	r1, [r7, #0]
 8018560:	6878      	ldr	r0, [r7, #4]
 8018562:	f7fc fe3d 	bl	80151e0 <_nxe_tcp_socket_create>
 8018566:	60f8      	str	r0, [r7, #12]
                             NX_FRAGMENT_OKAY,
                             NX_IP_TIME_TO_LIVE,
                             TCP_WINDOW_SIZE,
                             NX_NULL,
                             NX_NULL);
  if (ret != NX_SUCCESS)
 8018568:	68fb      	ldr	r3, [r7, #12]
 801856a:	2b00      	cmp	r3, #0
 801856c:	d005      	beq.n	801857a <tcp_server_init+0x46>
  {
    printf("nx_tcp_socket_create failed: 0x%02X\r\n", (unsigned int)ret);
 801856e:	68f9      	ldr	r1, [r7, #12]
 8018570:	4811      	ldr	r0, [pc, #68]	@ (80185b8 <tcp_server_init+0x84>)
 8018572:	f000 f9cb 	bl	801890c <iprintf>
    return ret;
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	e018      	b.n	80185ac <tcp_server_init+0x78>
  }

  /* Listen once */
  ret = nx_tcp_server_socket_listen(ip,
 801857a:	2300      	movs	r3, #0
 801857c:	9300      	str	r3, [sp, #0]
 801857e:	2305      	movs	r3, #5
 8018580:	683a      	ldr	r2, [r7, #0]
 8018582:	f241 7170 	movw	r1, #6000	@ 0x1770
 8018586:	6878      	ldr	r0, [r7, #4]
 8018588:	f7fc fd46 	bl	8015018 <_nxe_tcp_server_socket_listen>
 801858c:	60f8      	str	r0, [r7, #12]
                                    TCP_SERVER_PORT,
                                    sock,
                                    5,        /* backlog */
                                    NX_NULL);
  if (ret != NX_SUCCESS)
 801858e:	68fb      	ldr	r3, [r7, #12]
 8018590:	2b00      	cmp	r3, #0
 8018592:	d005      	beq.n	80185a0 <tcp_server_init+0x6c>
  {
    printf("nx_tcp_server_socket_listen failed: 0x%02X\r\n", (unsigned int)ret);
 8018594:	68f9      	ldr	r1, [r7, #12]
 8018596:	4809      	ldr	r0, [pc, #36]	@ (80185bc <tcp_server_init+0x88>)
 8018598:	f000 f9b8 	bl	801890c <iprintf>
    return ret;
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	e005      	b.n	80185ac <tcp_server_init+0x78>
  }

  printf("TCP Server listening on port %u\r\n", (unsigned int)TCP_SERVER_PORT);
 80185a0:	f241 7170 	movw	r1, #6000	@ 0x1770
 80185a4:	4806      	ldr	r0, [pc, #24]	@ (80185c0 <tcp_server_init+0x8c>)
 80185a6:	f000 f9b1 	bl	801890c <iprintf>
  return NX_SUCCESS;
 80185aa:	2300      	movs	r3, #0
}
 80185ac:	4618      	mov	r0, r3
 80185ae:	3710      	adds	r7, #16
 80185b0:	46bd      	mov	sp, r7
 80185b2:	bd80      	pop	{r7, pc}
 80185b4:	08019a5c 	.word	0x08019a5c
 80185b8:	08019a70 	.word	0x08019a70
 80185bc:	08019a98 	.word	0x08019a98
 80185c0:	08019ac8 	.word	0x08019ac8

080185c4 <tcp_server_run>:

static VOID tcp_server_run(NX_IP *ip, NX_TCP_SOCKET *sock)
{
 80185c4:	b580      	push	{r7, lr}
 80185c6:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80185ca:	af00      	add	r7, sp, #0
 80185cc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80185d0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80185d4:	6018      	str	r0, [r3, #0]
 80185d6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80185da:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80185de:	6019      	str	r1, [r3, #0]
  NX_PACKET *pkt;

  for (;;)
  {
    /* ACCEPT */
    ret = nx_tcp_server_socket_accept(sock, NX_WAIT_FOREVER);
 80185e0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80185e4:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80185e8:	f04f 31ff 	mov.w	r1, #4294967295
 80185ec:	6818      	ldr	r0, [r3, #0]
 80185ee:	f7fc fcd5 	bl	8014f9c <_nxe_tcp_server_socket_accept>
 80185f2:	f8c7 0214 	str.w	r0, [r7, #532]	@ 0x214
    if (ret != NX_SUCCESS)
 80185f6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80185fa:	2b00      	cmp	r3, #0
 80185fc:	d013      	beq.n	8018626 <tcp_server_run+0x62>
    {
      printf("nx_tcp_server_socket_accept failed: 0x%02X\r\n", (unsigned int)ret);
 80185fe:	f8d7 1214 	ldr.w	r1, [r7, #532]	@ 0x214
 8018602:	483d      	ldr	r0, [pc, #244]	@ (80186f8 <tcp_server_run+0x134>)
 8018604:	f000 f982 	bl	801890c <iprintf>

      /* Recover: make sure we're listening again */
      nx_tcp_server_socket_relisten(ip, TCP_SERVER_PORT, sock);
 8018608:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801860c:	f5a3 7206 	sub.w	r2, r3, #536	@ 0x218
 8018610:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8018614:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8018618:	6812      	ldr	r2, [r2, #0]
 801861a:	f241 7170 	movw	r1, #6000	@ 0x1770
 801861e:	6818      	ldr	r0, [r3, #0]
 8018620:	f7fc fd50 	bl	80150c4 <_nxe_tcp_server_socket_relisten>
      continue;
 8018624:	e067      	b.n	80186f6 <tcp_server_run+0x132>
    }

    printf("Client connected\r\n");
 8018626:	4835      	ldr	r0, [pc, #212]	@ (80186fc <tcp_server_run+0x138>)
 8018628:	f000 f9d8 	bl	80189dc <puts>

    /* RECEIVE LOOP (one-way: receive + UART print). If you want echo, add send back. */
    for (;;)
    {
      ret = nx_tcp_socket_receive(sock, &pkt, NX_IP_PERIODIC_RATE); /* 1s timeout */
 801862c:	f107 010c 	add.w	r1, r7, #12
 8018630:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8018634:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8018638:	2264      	movs	r2, #100	@ 0x64
 801863a:	6818      	ldr	r0, [r3, #0]
 801863c:	f7fc feb2 	bl	80153a4 <_nxe_tcp_socket_receive>
 8018640:	f8c7 0214 	str.w	r0, [r7, #532]	@ 0x214
      if (ret == NX_SUCCESS)
 8018644:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8018648:	2b00      	cmp	r3, #0
 801864a:	d127      	bne.n	801869c <tcp_server_run+0xd8>
      {
        TX_MEMSET(data_buffer, 0, sizeof(data_buffer));
 801864c:	f107 0310 	add.w	r3, r7, #16
 8018650:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018654:	2100      	movs	r1, #0
 8018656:	4618      	mov	r0, r3
 8018658:	f000 faca 	bl	8018bf0 <memset>

        nx_packet_data_retrieve(pkt, data_buffer, &bytes_read);
 801865c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8018660:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8018664:	681b      	ldr	r3, [r3, #0]
 8018666:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 801866a:	f107 0110 	add.w	r1, r7, #16
 801866e:	4618      	mov	r0, r3
 8018670:	f7fc fb06 	bl	8014c80 <_nxe_packet_data_retrieve>

        if (bytes_read > 0U)
 8018674:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8018678:	2b00      	cmp	r3, #0
 801867a:	d009      	beq.n	8018690 <tcp_server_run+0xcc>
        {
          HAL_UART_Transmit(&huart3, (uint8_t*)data_buffer, (uint16_t)bytes_read, 0xFFFF);
 801867c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8018680:	b29a      	uxth	r2, r3
 8018682:	f107 0110 	add.w	r1, r7, #16
 8018686:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801868a:	481d      	ldr	r0, [pc, #116]	@ (8018700 <tcp_server_run+0x13c>)
 801868c:	f7ee fd02 	bl	8007094 <HAL_UART_Transmit>
        }

        nx_packet_release(pkt);
 8018690:	f107 030c 	add.w	r3, r7, #12
 8018694:	4618      	mov	r0, r3
 8018696:	f7fc fbd9 	bl	8014e4c <_nxe_packet_release>
 801869a:	e7c7      	b.n	801862c <tcp_server_run+0x68>
      }
      else if (ret == NX_NO_PACKET)
 801869c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80186a0:	2b01      	cmp	r3, #1
 80186a2:	d026      	beq.n	80186f2 <tcp_server_run+0x12e>
        continue;
      }
      else
      {
        /* NX_NOT_CONNECTED / NX_CONNECTION_RESET / other errors */
        printf("Client disconnected or receive error: 0x%02X\r\n", (unsigned int)ret);
 80186a4:	f8d7 1214 	ldr.w	r1, [r7, #532]	@ 0x214
 80186a8:	4816      	ldr	r0, [pc, #88]	@ (8018704 <tcp_server_run+0x140>)
 80186aa:	f000 f92f 	bl	801890c <iprintf>
        break;
 80186ae:	bf00      	nop
      }
    }

    /* CLEANUP (ST-style) */
    nx_tcp_socket_disconnect(sock, TCP_RECONNECT_TIMEOUT_TICKS);
 80186b0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80186b4:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80186b8:	2164      	movs	r1, #100	@ 0x64
 80186ba:	6818      	ldr	r0, [r3, #0]
 80186bc:	f7fc fe34 	bl	8015328 <_nxe_tcp_socket_disconnect>
    nx_tcp_server_socket_unaccept(sock);
 80186c0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80186c4:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80186c8:	6818      	ldr	r0, [r3, #0]
 80186ca:	f7fc fd4d 	bl	8015168 <_nxe_tcp_server_socket_unaccept>

    /* Re-listen without dropping the port */
    nx_tcp_server_socket_relisten(ip, TCP_SERVER_PORT, sock);
 80186ce:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80186d2:	f5a3 7206 	sub.w	r2, r3, #536	@ 0x218
 80186d6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80186da:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80186de:	6812      	ldr	r2, [r2, #0]
 80186e0:	f241 7170 	movw	r1, #6000	@ 0x1770
 80186e4:	6818      	ldr	r0, [r3, #0]
 80186e6:	f7fc fced 	bl	80150c4 <_nxe_tcp_server_socket_relisten>

    printf("Waiting for new client...\r\n");
 80186ea:	4807      	ldr	r0, [pc, #28]	@ (8018708 <tcp_server_run+0x144>)
 80186ec:	f000 f976 	bl	80189dc <puts>
 80186f0:	e776      	b.n	80185e0 <tcp_server_run+0x1c>
        continue;
 80186f2:	bf00      	nop
      ret = nx_tcp_socket_receive(sock, &pkt, NX_IP_PERIODIC_RATE); /* 1s timeout */
 80186f4:	e79a      	b.n	801862c <tcp_server_run+0x68>
    ret = nx_tcp_server_socket_accept(sock, NX_WAIT_FOREVER);
 80186f6:	e773      	b.n	80185e0 <tcp_server_run+0x1c>
 80186f8:	08019aec 	.word	0x08019aec
 80186fc:	08019b1c 	.word	0x08019b1c
 8018700:	24000658 	.word	0x24000658
 8018704:	08019b30 	.word	0x08019b30
 8018708:	08019b60 	.word	0x08019b60

0801870c <rand>:
 801870c:	4b16      	ldr	r3, [pc, #88]	@ (8018768 <rand+0x5c>)
 801870e:	b510      	push	{r4, lr}
 8018710:	681c      	ldr	r4, [r3, #0]
 8018712:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018714:	b9b3      	cbnz	r3, 8018744 <rand+0x38>
 8018716:	2018      	movs	r0, #24
 8018718:	f000 fb5c 	bl	8018dd4 <malloc>
 801871c:	4602      	mov	r2, r0
 801871e:	6320      	str	r0, [r4, #48]	@ 0x30
 8018720:	b920      	cbnz	r0, 801872c <rand+0x20>
 8018722:	4b12      	ldr	r3, [pc, #72]	@ (801876c <rand+0x60>)
 8018724:	4812      	ldr	r0, [pc, #72]	@ (8018770 <rand+0x64>)
 8018726:	2152      	movs	r1, #82	@ 0x52
 8018728:	f000 faec 	bl	8018d04 <__assert_func>
 801872c:	4911      	ldr	r1, [pc, #68]	@ (8018774 <rand+0x68>)
 801872e:	4b12      	ldr	r3, [pc, #72]	@ (8018778 <rand+0x6c>)
 8018730:	e9c0 1300 	strd	r1, r3, [r0]
 8018734:	4b11      	ldr	r3, [pc, #68]	@ (801877c <rand+0x70>)
 8018736:	6083      	str	r3, [r0, #8]
 8018738:	230b      	movs	r3, #11
 801873a:	8183      	strh	r3, [r0, #12]
 801873c:	2100      	movs	r1, #0
 801873e:	2001      	movs	r0, #1
 8018740:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018744:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018746:	480e      	ldr	r0, [pc, #56]	@ (8018780 <rand+0x74>)
 8018748:	690b      	ldr	r3, [r1, #16]
 801874a:	694c      	ldr	r4, [r1, #20]
 801874c:	4a0d      	ldr	r2, [pc, #52]	@ (8018784 <rand+0x78>)
 801874e:	4358      	muls	r0, r3
 8018750:	fb02 0004 	mla	r0, r2, r4, r0
 8018754:	fba3 3202 	umull	r3, r2, r3, r2
 8018758:	3301      	adds	r3, #1
 801875a:	eb40 0002 	adc.w	r0, r0, r2
 801875e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018762:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8018766:	bd10      	pop	{r4, pc}
 8018768:	2400009c 	.word	0x2400009c
 801876c:	08019bd4 	.word	0x08019bd4
 8018770:	08019beb 	.word	0x08019beb
 8018774:	abcd330e 	.word	0xabcd330e
 8018778:	e66d1234 	.word	0xe66d1234
 801877c:	0005deec 	.word	0x0005deec
 8018780:	5851f42d 	.word	0x5851f42d
 8018784:	4c957f2d 	.word	0x4c957f2d

08018788 <std>:
 8018788:	2300      	movs	r3, #0
 801878a:	b510      	push	{r4, lr}
 801878c:	4604      	mov	r4, r0
 801878e:	e9c0 3300 	strd	r3, r3, [r0]
 8018792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018796:	6083      	str	r3, [r0, #8]
 8018798:	8181      	strh	r1, [r0, #12]
 801879a:	6643      	str	r3, [r0, #100]	@ 0x64
 801879c:	81c2      	strh	r2, [r0, #14]
 801879e:	6183      	str	r3, [r0, #24]
 80187a0:	4619      	mov	r1, r3
 80187a2:	2208      	movs	r2, #8
 80187a4:	305c      	adds	r0, #92	@ 0x5c
 80187a6:	f000 fa23 	bl	8018bf0 <memset>
 80187aa:	4b0d      	ldr	r3, [pc, #52]	@ (80187e0 <std+0x58>)
 80187ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80187ae:	4b0d      	ldr	r3, [pc, #52]	@ (80187e4 <std+0x5c>)
 80187b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80187b2:	4b0d      	ldr	r3, [pc, #52]	@ (80187e8 <std+0x60>)
 80187b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80187b6:	4b0d      	ldr	r3, [pc, #52]	@ (80187ec <std+0x64>)
 80187b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80187ba:	4b0d      	ldr	r3, [pc, #52]	@ (80187f0 <std+0x68>)
 80187bc:	6224      	str	r4, [r4, #32]
 80187be:	429c      	cmp	r4, r3
 80187c0:	d006      	beq.n	80187d0 <std+0x48>
 80187c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80187c6:	4294      	cmp	r4, r2
 80187c8:	d002      	beq.n	80187d0 <std+0x48>
 80187ca:	33d0      	adds	r3, #208	@ 0xd0
 80187cc:	429c      	cmp	r4, r3
 80187ce:	d105      	bne.n	80187dc <std+0x54>
 80187d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80187d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80187d8:	f000 ba82 	b.w	8018ce0 <__retarget_lock_init_recursive>
 80187dc:	bd10      	pop	{r4, pc}
 80187de:	bf00      	nop
 80187e0:	080189ed 	.word	0x080189ed
 80187e4:	08018a0f 	.word	0x08018a0f
 80187e8:	08018a47 	.word	0x08018a47
 80187ec:	08018a6b 	.word	0x08018a6b
 80187f0:	24001fac 	.word	0x24001fac

080187f4 <stdio_exit_handler>:
 80187f4:	4a02      	ldr	r2, [pc, #8]	@ (8018800 <stdio_exit_handler+0xc>)
 80187f6:	4903      	ldr	r1, [pc, #12]	@ (8018804 <stdio_exit_handler+0x10>)
 80187f8:	4803      	ldr	r0, [pc, #12]	@ (8018808 <stdio_exit_handler+0x14>)
 80187fa:	f000 b869 	b.w	80188d0 <_fwalk_sglue>
 80187fe:	bf00      	nop
 8018800:	24000090 	.word	0x24000090
 8018804:	080195e5 	.word	0x080195e5
 8018808:	240000a0 	.word	0x240000a0

0801880c <cleanup_stdio>:
 801880c:	6841      	ldr	r1, [r0, #4]
 801880e:	4b0c      	ldr	r3, [pc, #48]	@ (8018840 <cleanup_stdio+0x34>)
 8018810:	4299      	cmp	r1, r3
 8018812:	b510      	push	{r4, lr}
 8018814:	4604      	mov	r4, r0
 8018816:	d001      	beq.n	801881c <cleanup_stdio+0x10>
 8018818:	f000 fee4 	bl	80195e4 <_fflush_r>
 801881c:	68a1      	ldr	r1, [r4, #8]
 801881e:	4b09      	ldr	r3, [pc, #36]	@ (8018844 <cleanup_stdio+0x38>)
 8018820:	4299      	cmp	r1, r3
 8018822:	d002      	beq.n	801882a <cleanup_stdio+0x1e>
 8018824:	4620      	mov	r0, r4
 8018826:	f000 fedd 	bl	80195e4 <_fflush_r>
 801882a:	68e1      	ldr	r1, [r4, #12]
 801882c:	4b06      	ldr	r3, [pc, #24]	@ (8018848 <cleanup_stdio+0x3c>)
 801882e:	4299      	cmp	r1, r3
 8018830:	d004      	beq.n	801883c <cleanup_stdio+0x30>
 8018832:	4620      	mov	r0, r4
 8018834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018838:	f000 bed4 	b.w	80195e4 <_fflush_r>
 801883c:	bd10      	pop	{r4, pc}
 801883e:	bf00      	nop
 8018840:	24001fac 	.word	0x24001fac
 8018844:	24002014 	.word	0x24002014
 8018848:	2400207c 	.word	0x2400207c

0801884c <global_stdio_init.part.0>:
 801884c:	b510      	push	{r4, lr}
 801884e:	4b0b      	ldr	r3, [pc, #44]	@ (801887c <global_stdio_init.part.0+0x30>)
 8018850:	4c0b      	ldr	r4, [pc, #44]	@ (8018880 <global_stdio_init.part.0+0x34>)
 8018852:	4a0c      	ldr	r2, [pc, #48]	@ (8018884 <global_stdio_init.part.0+0x38>)
 8018854:	601a      	str	r2, [r3, #0]
 8018856:	4620      	mov	r0, r4
 8018858:	2200      	movs	r2, #0
 801885a:	2104      	movs	r1, #4
 801885c:	f7ff ff94 	bl	8018788 <std>
 8018860:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018864:	2201      	movs	r2, #1
 8018866:	2109      	movs	r1, #9
 8018868:	f7ff ff8e 	bl	8018788 <std>
 801886c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018870:	2202      	movs	r2, #2
 8018872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018876:	2112      	movs	r1, #18
 8018878:	f7ff bf86 	b.w	8018788 <std>
 801887c:	240020e4 	.word	0x240020e4
 8018880:	24001fac 	.word	0x24001fac
 8018884:	080187f5 	.word	0x080187f5

08018888 <__sfp_lock_acquire>:
 8018888:	4801      	ldr	r0, [pc, #4]	@ (8018890 <__sfp_lock_acquire+0x8>)
 801888a:	f000 ba2a 	b.w	8018ce2 <__retarget_lock_acquire_recursive>
 801888e:	bf00      	nop
 8018890:	240020ed 	.word	0x240020ed

08018894 <__sfp_lock_release>:
 8018894:	4801      	ldr	r0, [pc, #4]	@ (801889c <__sfp_lock_release+0x8>)
 8018896:	f000 ba25 	b.w	8018ce4 <__retarget_lock_release_recursive>
 801889a:	bf00      	nop
 801889c:	240020ed 	.word	0x240020ed

080188a0 <__sinit>:
 80188a0:	b510      	push	{r4, lr}
 80188a2:	4604      	mov	r4, r0
 80188a4:	f7ff fff0 	bl	8018888 <__sfp_lock_acquire>
 80188a8:	6a23      	ldr	r3, [r4, #32]
 80188aa:	b11b      	cbz	r3, 80188b4 <__sinit+0x14>
 80188ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80188b0:	f7ff bff0 	b.w	8018894 <__sfp_lock_release>
 80188b4:	4b04      	ldr	r3, [pc, #16]	@ (80188c8 <__sinit+0x28>)
 80188b6:	6223      	str	r3, [r4, #32]
 80188b8:	4b04      	ldr	r3, [pc, #16]	@ (80188cc <__sinit+0x2c>)
 80188ba:	681b      	ldr	r3, [r3, #0]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d1f5      	bne.n	80188ac <__sinit+0xc>
 80188c0:	f7ff ffc4 	bl	801884c <global_stdio_init.part.0>
 80188c4:	e7f2      	b.n	80188ac <__sinit+0xc>
 80188c6:	bf00      	nop
 80188c8:	0801880d 	.word	0x0801880d
 80188cc:	240020e4 	.word	0x240020e4

080188d0 <_fwalk_sglue>:
 80188d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80188d4:	4607      	mov	r7, r0
 80188d6:	4688      	mov	r8, r1
 80188d8:	4614      	mov	r4, r2
 80188da:	2600      	movs	r6, #0
 80188dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80188e0:	f1b9 0901 	subs.w	r9, r9, #1
 80188e4:	d505      	bpl.n	80188f2 <_fwalk_sglue+0x22>
 80188e6:	6824      	ldr	r4, [r4, #0]
 80188e8:	2c00      	cmp	r4, #0
 80188ea:	d1f7      	bne.n	80188dc <_fwalk_sglue+0xc>
 80188ec:	4630      	mov	r0, r6
 80188ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80188f2:	89ab      	ldrh	r3, [r5, #12]
 80188f4:	2b01      	cmp	r3, #1
 80188f6:	d907      	bls.n	8018908 <_fwalk_sglue+0x38>
 80188f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80188fc:	3301      	adds	r3, #1
 80188fe:	d003      	beq.n	8018908 <_fwalk_sglue+0x38>
 8018900:	4629      	mov	r1, r5
 8018902:	4638      	mov	r0, r7
 8018904:	47c0      	blx	r8
 8018906:	4306      	orrs	r6, r0
 8018908:	3568      	adds	r5, #104	@ 0x68
 801890a:	e7e9      	b.n	80188e0 <_fwalk_sglue+0x10>

0801890c <iprintf>:
 801890c:	b40f      	push	{r0, r1, r2, r3}
 801890e:	b507      	push	{r0, r1, r2, lr}
 8018910:	4906      	ldr	r1, [pc, #24]	@ (801892c <iprintf+0x20>)
 8018912:	ab04      	add	r3, sp, #16
 8018914:	6808      	ldr	r0, [r1, #0]
 8018916:	f853 2b04 	ldr.w	r2, [r3], #4
 801891a:	6881      	ldr	r1, [r0, #8]
 801891c:	9301      	str	r3, [sp, #4]
 801891e:	f000 fb39 	bl	8018f94 <_vfiprintf_r>
 8018922:	b003      	add	sp, #12
 8018924:	f85d eb04 	ldr.w	lr, [sp], #4
 8018928:	b004      	add	sp, #16
 801892a:	4770      	bx	lr
 801892c:	2400009c 	.word	0x2400009c

08018930 <_puts_r>:
 8018930:	6a03      	ldr	r3, [r0, #32]
 8018932:	b570      	push	{r4, r5, r6, lr}
 8018934:	6884      	ldr	r4, [r0, #8]
 8018936:	4605      	mov	r5, r0
 8018938:	460e      	mov	r6, r1
 801893a:	b90b      	cbnz	r3, 8018940 <_puts_r+0x10>
 801893c:	f7ff ffb0 	bl	80188a0 <__sinit>
 8018940:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018942:	07db      	lsls	r3, r3, #31
 8018944:	d405      	bmi.n	8018952 <_puts_r+0x22>
 8018946:	89a3      	ldrh	r3, [r4, #12]
 8018948:	0598      	lsls	r0, r3, #22
 801894a:	d402      	bmi.n	8018952 <_puts_r+0x22>
 801894c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801894e:	f000 f9c8 	bl	8018ce2 <__retarget_lock_acquire_recursive>
 8018952:	89a3      	ldrh	r3, [r4, #12]
 8018954:	0719      	lsls	r1, r3, #28
 8018956:	d502      	bpl.n	801895e <_puts_r+0x2e>
 8018958:	6923      	ldr	r3, [r4, #16]
 801895a:	2b00      	cmp	r3, #0
 801895c:	d135      	bne.n	80189ca <_puts_r+0x9a>
 801895e:	4621      	mov	r1, r4
 8018960:	4628      	mov	r0, r5
 8018962:	f000 f8c5 	bl	8018af0 <__swsetup_r>
 8018966:	b380      	cbz	r0, 80189ca <_puts_r+0x9a>
 8018968:	f04f 35ff 	mov.w	r5, #4294967295
 801896c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801896e:	07da      	lsls	r2, r3, #31
 8018970:	d405      	bmi.n	801897e <_puts_r+0x4e>
 8018972:	89a3      	ldrh	r3, [r4, #12]
 8018974:	059b      	lsls	r3, r3, #22
 8018976:	d402      	bmi.n	801897e <_puts_r+0x4e>
 8018978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801897a:	f000 f9b3 	bl	8018ce4 <__retarget_lock_release_recursive>
 801897e:	4628      	mov	r0, r5
 8018980:	bd70      	pop	{r4, r5, r6, pc}
 8018982:	2b00      	cmp	r3, #0
 8018984:	da04      	bge.n	8018990 <_puts_r+0x60>
 8018986:	69a2      	ldr	r2, [r4, #24]
 8018988:	429a      	cmp	r2, r3
 801898a:	dc17      	bgt.n	80189bc <_puts_r+0x8c>
 801898c:	290a      	cmp	r1, #10
 801898e:	d015      	beq.n	80189bc <_puts_r+0x8c>
 8018990:	6823      	ldr	r3, [r4, #0]
 8018992:	1c5a      	adds	r2, r3, #1
 8018994:	6022      	str	r2, [r4, #0]
 8018996:	7019      	strb	r1, [r3, #0]
 8018998:	68a3      	ldr	r3, [r4, #8]
 801899a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801899e:	3b01      	subs	r3, #1
 80189a0:	60a3      	str	r3, [r4, #8]
 80189a2:	2900      	cmp	r1, #0
 80189a4:	d1ed      	bne.n	8018982 <_puts_r+0x52>
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	da11      	bge.n	80189ce <_puts_r+0x9e>
 80189aa:	4622      	mov	r2, r4
 80189ac:	210a      	movs	r1, #10
 80189ae:	4628      	mov	r0, r5
 80189b0:	f000 f85f 	bl	8018a72 <__swbuf_r>
 80189b4:	3001      	adds	r0, #1
 80189b6:	d0d7      	beq.n	8018968 <_puts_r+0x38>
 80189b8:	250a      	movs	r5, #10
 80189ba:	e7d7      	b.n	801896c <_puts_r+0x3c>
 80189bc:	4622      	mov	r2, r4
 80189be:	4628      	mov	r0, r5
 80189c0:	f000 f857 	bl	8018a72 <__swbuf_r>
 80189c4:	3001      	adds	r0, #1
 80189c6:	d1e7      	bne.n	8018998 <_puts_r+0x68>
 80189c8:	e7ce      	b.n	8018968 <_puts_r+0x38>
 80189ca:	3e01      	subs	r6, #1
 80189cc:	e7e4      	b.n	8018998 <_puts_r+0x68>
 80189ce:	6823      	ldr	r3, [r4, #0]
 80189d0:	1c5a      	adds	r2, r3, #1
 80189d2:	6022      	str	r2, [r4, #0]
 80189d4:	220a      	movs	r2, #10
 80189d6:	701a      	strb	r2, [r3, #0]
 80189d8:	e7ee      	b.n	80189b8 <_puts_r+0x88>
	...

080189dc <puts>:
 80189dc:	4b02      	ldr	r3, [pc, #8]	@ (80189e8 <puts+0xc>)
 80189de:	4601      	mov	r1, r0
 80189e0:	6818      	ldr	r0, [r3, #0]
 80189e2:	f7ff bfa5 	b.w	8018930 <_puts_r>
 80189e6:	bf00      	nop
 80189e8:	2400009c 	.word	0x2400009c

080189ec <__sread>:
 80189ec:	b510      	push	{r4, lr}
 80189ee:	460c      	mov	r4, r1
 80189f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80189f4:	f000 f926 	bl	8018c44 <_read_r>
 80189f8:	2800      	cmp	r0, #0
 80189fa:	bfab      	itete	ge
 80189fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80189fe:	89a3      	ldrhlt	r3, [r4, #12]
 8018a00:	181b      	addge	r3, r3, r0
 8018a02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018a06:	bfac      	ite	ge
 8018a08:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018a0a:	81a3      	strhlt	r3, [r4, #12]
 8018a0c:	bd10      	pop	{r4, pc}

08018a0e <__swrite>:
 8018a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a12:	461f      	mov	r7, r3
 8018a14:	898b      	ldrh	r3, [r1, #12]
 8018a16:	05db      	lsls	r3, r3, #23
 8018a18:	4605      	mov	r5, r0
 8018a1a:	460c      	mov	r4, r1
 8018a1c:	4616      	mov	r6, r2
 8018a1e:	d505      	bpl.n	8018a2c <__swrite+0x1e>
 8018a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a24:	2302      	movs	r3, #2
 8018a26:	2200      	movs	r2, #0
 8018a28:	f000 f8fa 	bl	8018c20 <_lseek_r>
 8018a2c:	89a3      	ldrh	r3, [r4, #12]
 8018a2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018a32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018a36:	81a3      	strh	r3, [r4, #12]
 8018a38:	4632      	mov	r2, r6
 8018a3a:	463b      	mov	r3, r7
 8018a3c:	4628      	mov	r0, r5
 8018a3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a42:	f000 b911 	b.w	8018c68 <_write_r>

08018a46 <__sseek>:
 8018a46:	b510      	push	{r4, lr}
 8018a48:	460c      	mov	r4, r1
 8018a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a4e:	f000 f8e7 	bl	8018c20 <_lseek_r>
 8018a52:	1c43      	adds	r3, r0, #1
 8018a54:	89a3      	ldrh	r3, [r4, #12]
 8018a56:	bf15      	itete	ne
 8018a58:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018a5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018a5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018a62:	81a3      	strheq	r3, [r4, #12]
 8018a64:	bf18      	it	ne
 8018a66:	81a3      	strhne	r3, [r4, #12]
 8018a68:	bd10      	pop	{r4, pc}

08018a6a <__sclose>:
 8018a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a6e:	f000 b8c7 	b.w	8018c00 <_close_r>

08018a72 <__swbuf_r>:
 8018a72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a74:	460e      	mov	r6, r1
 8018a76:	4614      	mov	r4, r2
 8018a78:	4605      	mov	r5, r0
 8018a7a:	b118      	cbz	r0, 8018a84 <__swbuf_r+0x12>
 8018a7c:	6a03      	ldr	r3, [r0, #32]
 8018a7e:	b90b      	cbnz	r3, 8018a84 <__swbuf_r+0x12>
 8018a80:	f7ff ff0e 	bl	80188a0 <__sinit>
 8018a84:	69a3      	ldr	r3, [r4, #24]
 8018a86:	60a3      	str	r3, [r4, #8]
 8018a88:	89a3      	ldrh	r3, [r4, #12]
 8018a8a:	071a      	lsls	r2, r3, #28
 8018a8c:	d501      	bpl.n	8018a92 <__swbuf_r+0x20>
 8018a8e:	6923      	ldr	r3, [r4, #16]
 8018a90:	b943      	cbnz	r3, 8018aa4 <__swbuf_r+0x32>
 8018a92:	4621      	mov	r1, r4
 8018a94:	4628      	mov	r0, r5
 8018a96:	f000 f82b 	bl	8018af0 <__swsetup_r>
 8018a9a:	b118      	cbz	r0, 8018aa4 <__swbuf_r+0x32>
 8018a9c:	f04f 37ff 	mov.w	r7, #4294967295
 8018aa0:	4638      	mov	r0, r7
 8018aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018aa4:	6823      	ldr	r3, [r4, #0]
 8018aa6:	6922      	ldr	r2, [r4, #16]
 8018aa8:	1a98      	subs	r0, r3, r2
 8018aaa:	6963      	ldr	r3, [r4, #20]
 8018aac:	b2f6      	uxtb	r6, r6
 8018aae:	4283      	cmp	r3, r0
 8018ab0:	4637      	mov	r7, r6
 8018ab2:	dc05      	bgt.n	8018ac0 <__swbuf_r+0x4e>
 8018ab4:	4621      	mov	r1, r4
 8018ab6:	4628      	mov	r0, r5
 8018ab8:	f000 fd94 	bl	80195e4 <_fflush_r>
 8018abc:	2800      	cmp	r0, #0
 8018abe:	d1ed      	bne.n	8018a9c <__swbuf_r+0x2a>
 8018ac0:	68a3      	ldr	r3, [r4, #8]
 8018ac2:	3b01      	subs	r3, #1
 8018ac4:	60a3      	str	r3, [r4, #8]
 8018ac6:	6823      	ldr	r3, [r4, #0]
 8018ac8:	1c5a      	adds	r2, r3, #1
 8018aca:	6022      	str	r2, [r4, #0]
 8018acc:	701e      	strb	r6, [r3, #0]
 8018ace:	6962      	ldr	r2, [r4, #20]
 8018ad0:	1c43      	adds	r3, r0, #1
 8018ad2:	429a      	cmp	r2, r3
 8018ad4:	d004      	beq.n	8018ae0 <__swbuf_r+0x6e>
 8018ad6:	89a3      	ldrh	r3, [r4, #12]
 8018ad8:	07db      	lsls	r3, r3, #31
 8018ada:	d5e1      	bpl.n	8018aa0 <__swbuf_r+0x2e>
 8018adc:	2e0a      	cmp	r6, #10
 8018ade:	d1df      	bne.n	8018aa0 <__swbuf_r+0x2e>
 8018ae0:	4621      	mov	r1, r4
 8018ae2:	4628      	mov	r0, r5
 8018ae4:	f000 fd7e 	bl	80195e4 <_fflush_r>
 8018ae8:	2800      	cmp	r0, #0
 8018aea:	d0d9      	beq.n	8018aa0 <__swbuf_r+0x2e>
 8018aec:	e7d6      	b.n	8018a9c <__swbuf_r+0x2a>
	...

08018af0 <__swsetup_r>:
 8018af0:	b538      	push	{r3, r4, r5, lr}
 8018af2:	4b29      	ldr	r3, [pc, #164]	@ (8018b98 <__swsetup_r+0xa8>)
 8018af4:	4605      	mov	r5, r0
 8018af6:	6818      	ldr	r0, [r3, #0]
 8018af8:	460c      	mov	r4, r1
 8018afa:	b118      	cbz	r0, 8018b04 <__swsetup_r+0x14>
 8018afc:	6a03      	ldr	r3, [r0, #32]
 8018afe:	b90b      	cbnz	r3, 8018b04 <__swsetup_r+0x14>
 8018b00:	f7ff fece 	bl	80188a0 <__sinit>
 8018b04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b08:	0719      	lsls	r1, r3, #28
 8018b0a:	d422      	bmi.n	8018b52 <__swsetup_r+0x62>
 8018b0c:	06da      	lsls	r2, r3, #27
 8018b0e:	d407      	bmi.n	8018b20 <__swsetup_r+0x30>
 8018b10:	2209      	movs	r2, #9
 8018b12:	602a      	str	r2, [r5, #0]
 8018b14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018b18:	81a3      	strh	r3, [r4, #12]
 8018b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8018b1e:	e033      	b.n	8018b88 <__swsetup_r+0x98>
 8018b20:	0758      	lsls	r0, r3, #29
 8018b22:	d512      	bpl.n	8018b4a <__swsetup_r+0x5a>
 8018b24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018b26:	b141      	cbz	r1, 8018b3a <__swsetup_r+0x4a>
 8018b28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018b2c:	4299      	cmp	r1, r3
 8018b2e:	d002      	beq.n	8018b36 <__swsetup_r+0x46>
 8018b30:	4628      	mov	r0, r5
 8018b32:	f000 f905 	bl	8018d40 <_free_r>
 8018b36:	2300      	movs	r3, #0
 8018b38:	6363      	str	r3, [r4, #52]	@ 0x34
 8018b3a:	89a3      	ldrh	r3, [r4, #12]
 8018b3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018b40:	81a3      	strh	r3, [r4, #12]
 8018b42:	2300      	movs	r3, #0
 8018b44:	6063      	str	r3, [r4, #4]
 8018b46:	6923      	ldr	r3, [r4, #16]
 8018b48:	6023      	str	r3, [r4, #0]
 8018b4a:	89a3      	ldrh	r3, [r4, #12]
 8018b4c:	f043 0308 	orr.w	r3, r3, #8
 8018b50:	81a3      	strh	r3, [r4, #12]
 8018b52:	6923      	ldr	r3, [r4, #16]
 8018b54:	b94b      	cbnz	r3, 8018b6a <__swsetup_r+0x7a>
 8018b56:	89a3      	ldrh	r3, [r4, #12]
 8018b58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018b5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018b60:	d003      	beq.n	8018b6a <__swsetup_r+0x7a>
 8018b62:	4621      	mov	r1, r4
 8018b64:	4628      	mov	r0, r5
 8018b66:	f000 fd9d 	bl	80196a4 <__smakebuf_r>
 8018b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b6e:	f013 0201 	ands.w	r2, r3, #1
 8018b72:	d00a      	beq.n	8018b8a <__swsetup_r+0x9a>
 8018b74:	2200      	movs	r2, #0
 8018b76:	60a2      	str	r2, [r4, #8]
 8018b78:	6962      	ldr	r2, [r4, #20]
 8018b7a:	4252      	negs	r2, r2
 8018b7c:	61a2      	str	r2, [r4, #24]
 8018b7e:	6922      	ldr	r2, [r4, #16]
 8018b80:	b942      	cbnz	r2, 8018b94 <__swsetup_r+0xa4>
 8018b82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018b86:	d1c5      	bne.n	8018b14 <__swsetup_r+0x24>
 8018b88:	bd38      	pop	{r3, r4, r5, pc}
 8018b8a:	0799      	lsls	r1, r3, #30
 8018b8c:	bf58      	it	pl
 8018b8e:	6962      	ldrpl	r2, [r4, #20]
 8018b90:	60a2      	str	r2, [r4, #8]
 8018b92:	e7f4      	b.n	8018b7e <__swsetup_r+0x8e>
 8018b94:	2000      	movs	r0, #0
 8018b96:	e7f7      	b.n	8018b88 <__swsetup_r+0x98>
 8018b98:	2400009c 	.word	0x2400009c

08018b9c <memcmp>:
 8018b9c:	b510      	push	{r4, lr}
 8018b9e:	3901      	subs	r1, #1
 8018ba0:	4402      	add	r2, r0
 8018ba2:	4290      	cmp	r0, r2
 8018ba4:	d101      	bne.n	8018baa <memcmp+0xe>
 8018ba6:	2000      	movs	r0, #0
 8018ba8:	e005      	b.n	8018bb6 <memcmp+0x1a>
 8018baa:	7803      	ldrb	r3, [r0, #0]
 8018bac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018bb0:	42a3      	cmp	r3, r4
 8018bb2:	d001      	beq.n	8018bb8 <memcmp+0x1c>
 8018bb4:	1b18      	subs	r0, r3, r4
 8018bb6:	bd10      	pop	{r4, pc}
 8018bb8:	3001      	adds	r0, #1
 8018bba:	e7f2      	b.n	8018ba2 <memcmp+0x6>

08018bbc <memmove>:
 8018bbc:	4288      	cmp	r0, r1
 8018bbe:	b510      	push	{r4, lr}
 8018bc0:	eb01 0402 	add.w	r4, r1, r2
 8018bc4:	d902      	bls.n	8018bcc <memmove+0x10>
 8018bc6:	4284      	cmp	r4, r0
 8018bc8:	4623      	mov	r3, r4
 8018bca:	d807      	bhi.n	8018bdc <memmove+0x20>
 8018bcc:	1e43      	subs	r3, r0, #1
 8018bce:	42a1      	cmp	r1, r4
 8018bd0:	d008      	beq.n	8018be4 <memmove+0x28>
 8018bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018bd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018bda:	e7f8      	b.n	8018bce <memmove+0x12>
 8018bdc:	4402      	add	r2, r0
 8018bde:	4601      	mov	r1, r0
 8018be0:	428a      	cmp	r2, r1
 8018be2:	d100      	bne.n	8018be6 <memmove+0x2a>
 8018be4:	bd10      	pop	{r4, pc}
 8018be6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018bea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018bee:	e7f7      	b.n	8018be0 <memmove+0x24>

08018bf0 <memset>:
 8018bf0:	4402      	add	r2, r0
 8018bf2:	4603      	mov	r3, r0
 8018bf4:	4293      	cmp	r3, r2
 8018bf6:	d100      	bne.n	8018bfa <memset+0xa>
 8018bf8:	4770      	bx	lr
 8018bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8018bfe:	e7f9      	b.n	8018bf4 <memset+0x4>

08018c00 <_close_r>:
 8018c00:	b538      	push	{r3, r4, r5, lr}
 8018c02:	4d06      	ldr	r5, [pc, #24]	@ (8018c1c <_close_r+0x1c>)
 8018c04:	2300      	movs	r3, #0
 8018c06:	4604      	mov	r4, r0
 8018c08:	4608      	mov	r0, r1
 8018c0a:	602b      	str	r3, [r5, #0]
 8018c0c:	f7e8 fcd4 	bl	80015b8 <_close>
 8018c10:	1c43      	adds	r3, r0, #1
 8018c12:	d102      	bne.n	8018c1a <_close_r+0x1a>
 8018c14:	682b      	ldr	r3, [r5, #0]
 8018c16:	b103      	cbz	r3, 8018c1a <_close_r+0x1a>
 8018c18:	6023      	str	r3, [r4, #0]
 8018c1a:	bd38      	pop	{r3, r4, r5, pc}
 8018c1c:	240020e8 	.word	0x240020e8

08018c20 <_lseek_r>:
 8018c20:	b538      	push	{r3, r4, r5, lr}
 8018c22:	4d07      	ldr	r5, [pc, #28]	@ (8018c40 <_lseek_r+0x20>)
 8018c24:	4604      	mov	r4, r0
 8018c26:	4608      	mov	r0, r1
 8018c28:	4611      	mov	r1, r2
 8018c2a:	2200      	movs	r2, #0
 8018c2c:	602a      	str	r2, [r5, #0]
 8018c2e:	461a      	mov	r2, r3
 8018c30:	f7e8 fce9 	bl	8001606 <_lseek>
 8018c34:	1c43      	adds	r3, r0, #1
 8018c36:	d102      	bne.n	8018c3e <_lseek_r+0x1e>
 8018c38:	682b      	ldr	r3, [r5, #0]
 8018c3a:	b103      	cbz	r3, 8018c3e <_lseek_r+0x1e>
 8018c3c:	6023      	str	r3, [r4, #0]
 8018c3e:	bd38      	pop	{r3, r4, r5, pc}
 8018c40:	240020e8 	.word	0x240020e8

08018c44 <_read_r>:
 8018c44:	b538      	push	{r3, r4, r5, lr}
 8018c46:	4d07      	ldr	r5, [pc, #28]	@ (8018c64 <_read_r+0x20>)
 8018c48:	4604      	mov	r4, r0
 8018c4a:	4608      	mov	r0, r1
 8018c4c:	4611      	mov	r1, r2
 8018c4e:	2200      	movs	r2, #0
 8018c50:	602a      	str	r2, [r5, #0]
 8018c52:	461a      	mov	r2, r3
 8018c54:	f7e8 fc77 	bl	8001546 <_read>
 8018c58:	1c43      	adds	r3, r0, #1
 8018c5a:	d102      	bne.n	8018c62 <_read_r+0x1e>
 8018c5c:	682b      	ldr	r3, [r5, #0]
 8018c5e:	b103      	cbz	r3, 8018c62 <_read_r+0x1e>
 8018c60:	6023      	str	r3, [r4, #0]
 8018c62:	bd38      	pop	{r3, r4, r5, pc}
 8018c64:	240020e8 	.word	0x240020e8

08018c68 <_write_r>:
 8018c68:	b538      	push	{r3, r4, r5, lr}
 8018c6a:	4d07      	ldr	r5, [pc, #28]	@ (8018c88 <_write_r+0x20>)
 8018c6c:	4604      	mov	r4, r0
 8018c6e:	4608      	mov	r0, r1
 8018c70:	4611      	mov	r1, r2
 8018c72:	2200      	movs	r2, #0
 8018c74:	602a      	str	r2, [r5, #0]
 8018c76:	461a      	mov	r2, r3
 8018c78:	f7e8 fc82 	bl	8001580 <_write>
 8018c7c:	1c43      	adds	r3, r0, #1
 8018c7e:	d102      	bne.n	8018c86 <_write_r+0x1e>
 8018c80:	682b      	ldr	r3, [r5, #0]
 8018c82:	b103      	cbz	r3, 8018c86 <_write_r+0x1e>
 8018c84:	6023      	str	r3, [r4, #0]
 8018c86:	bd38      	pop	{r3, r4, r5, pc}
 8018c88:	240020e8 	.word	0x240020e8

08018c8c <__errno>:
 8018c8c:	4b01      	ldr	r3, [pc, #4]	@ (8018c94 <__errno+0x8>)
 8018c8e:	6818      	ldr	r0, [r3, #0]
 8018c90:	4770      	bx	lr
 8018c92:	bf00      	nop
 8018c94:	2400009c 	.word	0x2400009c

08018c98 <__libc_init_array>:
 8018c98:	b570      	push	{r4, r5, r6, lr}
 8018c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8018cd0 <__libc_init_array+0x38>)
 8018c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8018cd4 <__libc_init_array+0x3c>)
 8018c9e:	1b64      	subs	r4, r4, r5
 8018ca0:	10a4      	asrs	r4, r4, #2
 8018ca2:	2600      	movs	r6, #0
 8018ca4:	42a6      	cmp	r6, r4
 8018ca6:	d109      	bne.n	8018cbc <__libc_init_array+0x24>
 8018ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8018cd8 <__libc_init_array+0x40>)
 8018caa:	4c0c      	ldr	r4, [pc, #48]	@ (8018cdc <__libc_init_array+0x44>)
 8018cac:	f000 fdb4 	bl	8019818 <_init>
 8018cb0:	1b64      	subs	r4, r4, r5
 8018cb2:	10a4      	asrs	r4, r4, #2
 8018cb4:	2600      	movs	r6, #0
 8018cb6:	42a6      	cmp	r6, r4
 8018cb8:	d105      	bne.n	8018cc6 <__libc_init_array+0x2e>
 8018cba:	bd70      	pop	{r4, r5, r6, pc}
 8018cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8018cc0:	4798      	blx	r3
 8018cc2:	3601      	adds	r6, #1
 8018cc4:	e7ee      	b.n	8018ca4 <__libc_init_array+0xc>
 8018cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8018cca:	4798      	blx	r3
 8018ccc:	3601      	adds	r6, #1
 8018cce:	e7f2      	b.n	8018cb6 <__libc_init_array+0x1e>
 8018cd0:	08019cbc 	.word	0x08019cbc
 8018cd4:	08019cbc 	.word	0x08019cbc
 8018cd8:	08019cbc 	.word	0x08019cbc
 8018cdc:	08019cc0 	.word	0x08019cc0

08018ce0 <__retarget_lock_init_recursive>:
 8018ce0:	4770      	bx	lr

08018ce2 <__retarget_lock_acquire_recursive>:
 8018ce2:	4770      	bx	lr

08018ce4 <__retarget_lock_release_recursive>:
 8018ce4:	4770      	bx	lr

08018ce6 <memcpy>:
 8018ce6:	440a      	add	r2, r1
 8018ce8:	4291      	cmp	r1, r2
 8018cea:	f100 33ff 	add.w	r3, r0, #4294967295
 8018cee:	d100      	bne.n	8018cf2 <memcpy+0xc>
 8018cf0:	4770      	bx	lr
 8018cf2:	b510      	push	{r4, lr}
 8018cf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018cf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018cfc:	4291      	cmp	r1, r2
 8018cfe:	d1f9      	bne.n	8018cf4 <memcpy+0xe>
 8018d00:	bd10      	pop	{r4, pc}
	...

08018d04 <__assert_func>:
 8018d04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018d06:	4614      	mov	r4, r2
 8018d08:	461a      	mov	r2, r3
 8018d0a:	4b09      	ldr	r3, [pc, #36]	@ (8018d30 <__assert_func+0x2c>)
 8018d0c:	681b      	ldr	r3, [r3, #0]
 8018d0e:	4605      	mov	r5, r0
 8018d10:	68d8      	ldr	r0, [r3, #12]
 8018d12:	b14c      	cbz	r4, 8018d28 <__assert_func+0x24>
 8018d14:	4b07      	ldr	r3, [pc, #28]	@ (8018d34 <__assert_func+0x30>)
 8018d16:	9100      	str	r1, [sp, #0]
 8018d18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018d1c:	4906      	ldr	r1, [pc, #24]	@ (8018d38 <__assert_func+0x34>)
 8018d1e:	462b      	mov	r3, r5
 8018d20:	f000 fc88 	bl	8019634 <fiprintf>
 8018d24:	f000 fd2c 	bl	8019780 <abort>
 8018d28:	4b04      	ldr	r3, [pc, #16]	@ (8018d3c <__assert_func+0x38>)
 8018d2a:	461c      	mov	r4, r3
 8018d2c:	e7f3      	b.n	8018d16 <__assert_func+0x12>
 8018d2e:	bf00      	nop
 8018d30:	2400009c 	.word	0x2400009c
 8018d34:	08019c43 	.word	0x08019c43
 8018d38:	08019c50 	.word	0x08019c50
 8018d3c:	08019c7e 	.word	0x08019c7e

08018d40 <_free_r>:
 8018d40:	b538      	push	{r3, r4, r5, lr}
 8018d42:	4605      	mov	r5, r0
 8018d44:	2900      	cmp	r1, #0
 8018d46:	d041      	beq.n	8018dcc <_free_r+0x8c>
 8018d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018d4c:	1f0c      	subs	r4, r1, #4
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	bfb8      	it	lt
 8018d52:	18e4      	addlt	r4, r4, r3
 8018d54:	f000 f8e8 	bl	8018f28 <__malloc_lock>
 8018d58:	4a1d      	ldr	r2, [pc, #116]	@ (8018dd0 <_free_r+0x90>)
 8018d5a:	6813      	ldr	r3, [r2, #0]
 8018d5c:	b933      	cbnz	r3, 8018d6c <_free_r+0x2c>
 8018d5e:	6063      	str	r3, [r4, #4]
 8018d60:	6014      	str	r4, [r2, #0]
 8018d62:	4628      	mov	r0, r5
 8018d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018d68:	f000 b8e4 	b.w	8018f34 <__malloc_unlock>
 8018d6c:	42a3      	cmp	r3, r4
 8018d6e:	d908      	bls.n	8018d82 <_free_r+0x42>
 8018d70:	6820      	ldr	r0, [r4, #0]
 8018d72:	1821      	adds	r1, r4, r0
 8018d74:	428b      	cmp	r3, r1
 8018d76:	bf01      	itttt	eq
 8018d78:	6819      	ldreq	r1, [r3, #0]
 8018d7a:	685b      	ldreq	r3, [r3, #4]
 8018d7c:	1809      	addeq	r1, r1, r0
 8018d7e:	6021      	streq	r1, [r4, #0]
 8018d80:	e7ed      	b.n	8018d5e <_free_r+0x1e>
 8018d82:	461a      	mov	r2, r3
 8018d84:	685b      	ldr	r3, [r3, #4]
 8018d86:	b10b      	cbz	r3, 8018d8c <_free_r+0x4c>
 8018d88:	42a3      	cmp	r3, r4
 8018d8a:	d9fa      	bls.n	8018d82 <_free_r+0x42>
 8018d8c:	6811      	ldr	r1, [r2, #0]
 8018d8e:	1850      	adds	r0, r2, r1
 8018d90:	42a0      	cmp	r0, r4
 8018d92:	d10b      	bne.n	8018dac <_free_r+0x6c>
 8018d94:	6820      	ldr	r0, [r4, #0]
 8018d96:	4401      	add	r1, r0
 8018d98:	1850      	adds	r0, r2, r1
 8018d9a:	4283      	cmp	r3, r0
 8018d9c:	6011      	str	r1, [r2, #0]
 8018d9e:	d1e0      	bne.n	8018d62 <_free_r+0x22>
 8018da0:	6818      	ldr	r0, [r3, #0]
 8018da2:	685b      	ldr	r3, [r3, #4]
 8018da4:	6053      	str	r3, [r2, #4]
 8018da6:	4408      	add	r0, r1
 8018da8:	6010      	str	r0, [r2, #0]
 8018daa:	e7da      	b.n	8018d62 <_free_r+0x22>
 8018dac:	d902      	bls.n	8018db4 <_free_r+0x74>
 8018dae:	230c      	movs	r3, #12
 8018db0:	602b      	str	r3, [r5, #0]
 8018db2:	e7d6      	b.n	8018d62 <_free_r+0x22>
 8018db4:	6820      	ldr	r0, [r4, #0]
 8018db6:	1821      	adds	r1, r4, r0
 8018db8:	428b      	cmp	r3, r1
 8018dba:	bf04      	itt	eq
 8018dbc:	6819      	ldreq	r1, [r3, #0]
 8018dbe:	685b      	ldreq	r3, [r3, #4]
 8018dc0:	6063      	str	r3, [r4, #4]
 8018dc2:	bf04      	itt	eq
 8018dc4:	1809      	addeq	r1, r1, r0
 8018dc6:	6021      	streq	r1, [r4, #0]
 8018dc8:	6054      	str	r4, [r2, #4]
 8018dca:	e7ca      	b.n	8018d62 <_free_r+0x22>
 8018dcc:	bd38      	pop	{r3, r4, r5, pc}
 8018dce:	bf00      	nop
 8018dd0:	240020f4 	.word	0x240020f4

08018dd4 <malloc>:
 8018dd4:	4b02      	ldr	r3, [pc, #8]	@ (8018de0 <malloc+0xc>)
 8018dd6:	4601      	mov	r1, r0
 8018dd8:	6818      	ldr	r0, [r3, #0]
 8018dda:	f000 b825 	b.w	8018e28 <_malloc_r>
 8018dde:	bf00      	nop
 8018de0:	2400009c 	.word	0x2400009c

08018de4 <sbrk_aligned>:
 8018de4:	b570      	push	{r4, r5, r6, lr}
 8018de6:	4e0f      	ldr	r6, [pc, #60]	@ (8018e24 <sbrk_aligned+0x40>)
 8018de8:	460c      	mov	r4, r1
 8018dea:	6831      	ldr	r1, [r6, #0]
 8018dec:	4605      	mov	r5, r0
 8018dee:	b911      	cbnz	r1, 8018df6 <sbrk_aligned+0x12>
 8018df0:	f000 fcb6 	bl	8019760 <_sbrk_r>
 8018df4:	6030      	str	r0, [r6, #0]
 8018df6:	4621      	mov	r1, r4
 8018df8:	4628      	mov	r0, r5
 8018dfa:	f000 fcb1 	bl	8019760 <_sbrk_r>
 8018dfe:	1c43      	adds	r3, r0, #1
 8018e00:	d103      	bne.n	8018e0a <sbrk_aligned+0x26>
 8018e02:	f04f 34ff 	mov.w	r4, #4294967295
 8018e06:	4620      	mov	r0, r4
 8018e08:	bd70      	pop	{r4, r5, r6, pc}
 8018e0a:	1cc4      	adds	r4, r0, #3
 8018e0c:	f024 0403 	bic.w	r4, r4, #3
 8018e10:	42a0      	cmp	r0, r4
 8018e12:	d0f8      	beq.n	8018e06 <sbrk_aligned+0x22>
 8018e14:	1a21      	subs	r1, r4, r0
 8018e16:	4628      	mov	r0, r5
 8018e18:	f000 fca2 	bl	8019760 <_sbrk_r>
 8018e1c:	3001      	adds	r0, #1
 8018e1e:	d1f2      	bne.n	8018e06 <sbrk_aligned+0x22>
 8018e20:	e7ef      	b.n	8018e02 <sbrk_aligned+0x1e>
 8018e22:	bf00      	nop
 8018e24:	240020f0 	.word	0x240020f0

08018e28 <_malloc_r>:
 8018e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e2c:	1ccd      	adds	r5, r1, #3
 8018e2e:	f025 0503 	bic.w	r5, r5, #3
 8018e32:	3508      	adds	r5, #8
 8018e34:	2d0c      	cmp	r5, #12
 8018e36:	bf38      	it	cc
 8018e38:	250c      	movcc	r5, #12
 8018e3a:	2d00      	cmp	r5, #0
 8018e3c:	4606      	mov	r6, r0
 8018e3e:	db01      	blt.n	8018e44 <_malloc_r+0x1c>
 8018e40:	42a9      	cmp	r1, r5
 8018e42:	d904      	bls.n	8018e4e <_malloc_r+0x26>
 8018e44:	230c      	movs	r3, #12
 8018e46:	6033      	str	r3, [r6, #0]
 8018e48:	2000      	movs	r0, #0
 8018e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018e4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018f24 <_malloc_r+0xfc>
 8018e52:	f000 f869 	bl	8018f28 <__malloc_lock>
 8018e56:	f8d8 3000 	ldr.w	r3, [r8]
 8018e5a:	461c      	mov	r4, r3
 8018e5c:	bb44      	cbnz	r4, 8018eb0 <_malloc_r+0x88>
 8018e5e:	4629      	mov	r1, r5
 8018e60:	4630      	mov	r0, r6
 8018e62:	f7ff ffbf 	bl	8018de4 <sbrk_aligned>
 8018e66:	1c43      	adds	r3, r0, #1
 8018e68:	4604      	mov	r4, r0
 8018e6a:	d158      	bne.n	8018f1e <_malloc_r+0xf6>
 8018e6c:	f8d8 4000 	ldr.w	r4, [r8]
 8018e70:	4627      	mov	r7, r4
 8018e72:	2f00      	cmp	r7, #0
 8018e74:	d143      	bne.n	8018efe <_malloc_r+0xd6>
 8018e76:	2c00      	cmp	r4, #0
 8018e78:	d04b      	beq.n	8018f12 <_malloc_r+0xea>
 8018e7a:	6823      	ldr	r3, [r4, #0]
 8018e7c:	4639      	mov	r1, r7
 8018e7e:	4630      	mov	r0, r6
 8018e80:	eb04 0903 	add.w	r9, r4, r3
 8018e84:	f000 fc6c 	bl	8019760 <_sbrk_r>
 8018e88:	4581      	cmp	r9, r0
 8018e8a:	d142      	bne.n	8018f12 <_malloc_r+0xea>
 8018e8c:	6821      	ldr	r1, [r4, #0]
 8018e8e:	1a6d      	subs	r5, r5, r1
 8018e90:	4629      	mov	r1, r5
 8018e92:	4630      	mov	r0, r6
 8018e94:	f7ff ffa6 	bl	8018de4 <sbrk_aligned>
 8018e98:	3001      	adds	r0, #1
 8018e9a:	d03a      	beq.n	8018f12 <_malloc_r+0xea>
 8018e9c:	6823      	ldr	r3, [r4, #0]
 8018e9e:	442b      	add	r3, r5
 8018ea0:	6023      	str	r3, [r4, #0]
 8018ea2:	f8d8 3000 	ldr.w	r3, [r8]
 8018ea6:	685a      	ldr	r2, [r3, #4]
 8018ea8:	bb62      	cbnz	r2, 8018f04 <_malloc_r+0xdc>
 8018eaa:	f8c8 7000 	str.w	r7, [r8]
 8018eae:	e00f      	b.n	8018ed0 <_malloc_r+0xa8>
 8018eb0:	6822      	ldr	r2, [r4, #0]
 8018eb2:	1b52      	subs	r2, r2, r5
 8018eb4:	d420      	bmi.n	8018ef8 <_malloc_r+0xd0>
 8018eb6:	2a0b      	cmp	r2, #11
 8018eb8:	d917      	bls.n	8018eea <_malloc_r+0xc2>
 8018eba:	1961      	adds	r1, r4, r5
 8018ebc:	42a3      	cmp	r3, r4
 8018ebe:	6025      	str	r5, [r4, #0]
 8018ec0:	bf18      	it	ne
 8018ec2:	6059      	strne	r1, [r3, #4]
 8018ec4:	6863      	ldr	r3, [r4, #4]
 8018ec6:	bf08      	it	eq
 8018ec8:	f8c8 1000 	streq.w	r1, [r8]
 8018ecc:	5162      	str	r2, [r4, r5]
 8018ece:	604b      	str	r3, [r1, #4]
 8018ed0:	4630      	mov	r0, r6
 8018ed2:	f000 f82f 	bl	8018f34 <__malloc_unlock>
 8018ed6:	f104 000b 	add.w	r0, r4, #11
 8018eda:	1d23      	adds	r3, r4, #4
 8018edc:	f020 0007 	bic.w	r0, r0, #7
 8018ee0:	1ac2      	subs	r2, r0, r3
 8018ee2:	bf1c      	itt	ne
 8018ee4:	1a1b      	subne	r3, r3, r0
 8018ee6:	50a3      	strne	r3, [r4, r2]
 8018ee8:	e7af      	b.n	8018e4a <_malloc_r+0x22>
 8018eea:	6862      	ldr	r2, [r4, #4]
 8018eec:	42a3      	cmp	r3, r4
 8018eee:	bf0c      	ite	eq
 8018ef0:	f8c8 2000 	streq.w	r2, [r8]
 8018ef4:	605a      	strne	r2, [r3, #4]
 8018ef6:	e7eb      	b.n	8018ed0 <_malloc_r+0xa8>
 8018ef8:	4623      	mov	r3, r4
 8018efa:	6864      	ldr	r4, [r4, #4]
 8018efc:	e7ae      	b.n	8018e5c <_malloc_r+0x34>
 8018efe:	463c      	mov	r4, r7
 8018f00:	687f      	ldr	r7, [r7, #4]
 8018f02:	e7b6      	b.n	8018e72 <_malloc_r+0x4a>
 8018f04:	461a      	mov	r2, r3
 8018f06:	685b      	ldr	r3, [r3, #4]
 8018f08:	42a3      	cmp	r3, r4
 8018f0a:	d1fb      	bne.n	8018f04 <_malloc_r+0xdc>
 8018f0c:	2300      	movs	r3, #0
 8018f0e:	6053      	str	r3, [r2, #4]
 8018f10:	e7de      	b.n	8018ed0 <_malloc_r+0xa8>
 8018f12:	230c      	movs	r3, #12
 8018f14:	6033      	str	r3, [r6, #0]
 8018f16:	4630      	mov	r0, r6
 8018f18:	f000 f80c 	bl	8018f34 <__malloc_unlock>
 8018f1c:	e794      	b.n	8018e48 <_malloc_r+0x20>
 8018f1e:	6005      	str	r5, [r0, #0]
 8018f20:	e7d6      	b.n	8018ed0 <_malloc_r+0xa8>
 8018f22:	bf00      	nop
 8018f24:	240020f4 	.word	0x240020f4

08018f28 <__malloc_lock>:
 8018f28:	4801      	ldr	r0, [pc, #4]	@ (8018f30 <__malloc_lock+0x8>)
 8018f2a:	f7ff beda 	b.w	8018ce2 <__retarget_lock_acquire_recursive>
 8018f2e:	bf00      	nop
 8018f30:	240020ec 	.word	0x240020ec

08018f34 <__malloc_unlock>:
 8018f34:	4801      	ldr	r0, [pc, #4]	@ (8018f3c <__malloc_unlock+0x8>)
 8018f36:	f7ff bed5 	b.w	8018ce4 <__retarget_lock_release_recursive>
 8018f3a:	bf00      	nop
 8018f3c:	240020ec 	.word	0x240020ec

08018f40 <__sfputc_r>:
 8018f40:	6893      	ldr	r3, [r2, #8]
 8018f42:	3b01      	subs	r3, #1
 8018f44:	2b00      	cmp	r3, #0
 8018f46:	b410      	push	{r4}
 8018f48:	6093      	str	r3, [r2, #8]
 8018f4a:	da08      	bge.n	8018f5e <__sfputc_r+0x1e>
 8018f4c:	6994      	ldr	r4, [r2, #24]
 8018f4e:	42a3      	cmp	r3, r4
 8018f50:	db01      	blt.n	8018f56 <__sfputc_r+0x16>
 8018f52:	290a      	cmp	r1, #10
 8018f54:	d103      	bne.n	8018f5e <__sfputc_r+0x1e>
 8018f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f5a:	f7ff bd8a 	b.w	8018a72 <__swbuf_r>
 8018f5e:	6813      	ldr	r3, [r2, #0]
 8018f60:	1c58      	adds	r0, r3, #1
 8018f62:	6010      	str	r0, [r2, #0]
 8018f64:	7019      	strb	r1, [r3, #0]
 8018f66:	4608      	mov	r0, r1
 8018f68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018f6c:	4770      	bx	lr

08018f6e <__sfputs_r>:
 8018f6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f70:	4606      	mov	r6, r0
 8018f72:	460f      	mov	r7, r1
 8018f74:	4614      	mov	r4, r2
 8018f76:	18d5      	adds	r5, r2, r3
 8018f78:	42ac      	cmp	r4, r5
 8018f7a:	d101      	bne.n	8018f80 <__sfputs_r+0x12>
 8018f7c:	2000      	movs	r0, #0
 8018f7e:	e007      	b.n	8018f90 <__sfputs_r+0x22>
 8018f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f84:	463a      	mov	r2, r7
 8018f86:	4630      	mov	r0, r6
 8018f88:	f7ff ffda 	bl	8018f40 <__sfputc_r>
 8018f8c:	1c43      	adds	r3, r0, #1
 8018f8e:	d1f3      	bne.n	8018f78 <__sfputs_r+0xa>
 8018f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018f94 <_vfiprintf_r>:
 8018f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f98:	460d      	mov	r5, r1
 8018f9a:	b09d      	sub	sp, #116	@ 0x74
 8018f9c:	4614      	mov	r4, r2
 8018f9e:	4698      	mov	r8, r3
 8018fa0:	4606      	mov	r6, r0
 8018fa2:	b118      	cbz	r0, 8018fac <_vfiprintf_r+0x18>
 8018fa4:	6a03      	ldr	r3, [r0, #32]
 8018fa6:	b90b      	cbnz	r3, 8018fac <_vfiprintf_r+0x18>
 8018fa8:	f7ff fc7a 	bl	80188a0 <__sinit>
 8018fac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018fae:	07d9      	lsls	r1, r3, #31
 8018fb0:	d405      	bmi.n	8018fbe <_vfiprintf_r+0x2a>
 8018fb2:	89ab      	ldrh	r3, [r5, #12]
 8018fb4:	059a      	lsls	r2, r3, #22
 8018fb6:	d402      	bmi.n	8018fbe <_vfiprintf_r+0x2a>
 8018fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018fba:	f7ff fe92 	bl	8018ce2 <__retarget_lock_acquire_recursive>
 8018fbe:	89ab      	ldrh	r3, [r5, #12]
 8018fc0:	071b      	lsls	r3, r3, #28
 8018fc2:	d501      	bpl.n	8018fc8 <_vfiprintf_r+0x34>
 8018fc4:	692b      	ldr	r3, [r5, #16]
 8018fc6:	b99b      	cbnz	r3, 8018ff0 <_vfiprintf_r+0x5c>
 8018fc8:	4629      	mov	r1, r5
 8018fca:	4630      	mov	r0, r6
 8018fcc:	f7ff fd90 	bl	8018af0 <__swsetup_r>
 8018fd0:	b170      	cbz	r0, 8018ff0 <_vfiprintf_r+0x5c>
 8018fd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018fd4:	07dc      	lsls	r4, r3, #31
 8018fd6:	d504      	bpl.n	8018fe2 <_vfiprintf_r+0x4e>
 8018fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8018fdc:	b01d      	add	sp, #116	@ 0x74
 8018fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fe2:	89ab      	ldrh	r3, [r5, #12]
 8018fe4:	0598      	lsls	r0, r3, #22
 8018fe6:	d4f7      	bmi.n	8018fd8 <_vfiprintf_r+0x44>
 8018fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018fea:	f7ff fe7b 	bl	8018ce4 <__retarget_lock_release_recursive>
 8018fee:	e7f3      	b.n	8018fd8 <_vfiprintf_r+0x44>
 8018ff0:	2300      	movs	r3, #0
 8018ff2:	9309      	str	r3, [sp, #36]	@ 0x24
 8018ff4:	2320      	movs	r3, #32
 8018ff6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018ffa:	f8cd 800c 	str.w	r8, [sp, #12]
 8018ffe:	2330      	movs	r3, #48	@ 0x30
 8019000:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80191b0 <_vfiprintf_r+0x21c>
 8019004:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019008:	f04f 0901 	mov.w	r9, #1
 801900c:	4623      	mov	r3, r4
 801900e:	469a      	mov	sl, r3
 8019010:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019014:	b10a      	cbz	r2, 801901a <_vfiprintf_r+0x86>
 8019016:	2a25      	cmp	r2, #37	@ 0x25
 8019018:	d1f9      	bne.n	801900e <_vfiprintf_r+0x7a>
 801901a:	ebba 0b04 	subs.w	fp, sl, r4
 801901e:	d00b      	beq.n	8019038 <_vfiprintf_r+0xa4>
 8019020:	465b      	mov	r3, fp
 8019022:	4622      	mov	r2, r4
 8019024:	4629      	mov	r1, r5
 8019026:	4630      	mov	r0, r6
 8019028:	f7ff ffa1 	bl	8018f6e <__sfputs_r>
 801902c:	3001      	adds	r0, #1
 801902e:	f000 80a7 	beq.w	8019180 <_vfiprintf_r+0x1ec>
 8019032:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019034:	445a      	add	r2, fp
 8019036:	9209      	str	r2, [sp, #36]	@ 0x24
 8019038:	f89a 3000 	ldrb.w	r3, [sl]
 801903c:	2b00      	cmp	r3, #0
 801903e:	f000 809f 	beq.w	8019180 <_vfiprintf_r+0x1ec>
 8019042:	2300      	movs	r3, #0
 8019044:	f04f 32ff 	mov.w	r2, #4294967295
 8019048:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801904c:	f10a 0a01 	add.w	sl, sl, #1
 8019050:	9304      	str	r3, [sp, #16]
 8019052:	9307      	str	r3, [sp, #28]
 8019054:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019058:	931a      	str	r3, [sp, #104]	@ 0x68
 801905a:	4654      	mov	r4, sl
 801905c:	2205      	movs	r2, #5
 801905e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019062:	4853      	ldr	r0, [pc, #332]	@ (80191b0 <_vfiprintf_r+0x21c>)
 8019064:	f7e7 fa5c 	bl	8000520 <memchr>
 8019068:	9a04      	ldr	r2, [sp, #16]
 801906a:	b9d8      	cbnz	r0, 80190a4 <_vfiprintf_r+0x110>
 801906c:	06d1      	lsls	r1, r2, #27
 801906e:	bf44      	itt	mi
 8019070:	2320      	movmi	r3, #32
 8019072:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019076:	0713      	lsls	r3, r2, #28
 8019078:	bf44      	itt	mi
 801907a:	232b      	movmi	r3, #43	@ 0x2b
 801907c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019080:	f89a 3000 	ldrb.w	r3, [sl]
 8019084:	2b2a      	cmp	r3, #42	@ 0x2a
 8019086:	d015      	beq.n	80190b4 <_vfiprintf_r+0x120>
 8019088:	9a07      	ldr	r2, [sp, #28]
 801908a:	4654      	mov	r4, sl
 801908c:	2000      	movs	r0, #0
 801908e:	f04f 0c0a 	mov.w	ip, #10
 8019092:	4621      	mov	r1, r4
 8019094:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019098:	3b30      	subs	r3, #48	@ 0x30
 801909a:	2b09      	cmp	r3, #9
 801909c:	d94b      	bls.n	8019136 <_vfiprintf_r+0x1a2>
 801909e:	b1b0      	cbz	r0, 80190ce <_vfiprintf_r+0x13a>
 80190a0:	9207      	str	r2, [sp, #28]
 80190a2:	e014      	b.n	80190ce <_vfiprintf_r+0x13a>
 80190a4:	eba0 0308 	sub.w	r3, r0, r8
 80190a8:	fa09 f303 	lsl.w	r3, r9, r3
 80190ac:	4313      	orrs	r3, r2
 80190ae:	9304      	str	r3, [sp, #16]
 80190b0:	46a2      	mov	sl, r4
 80190b2:	e7d2      	b.n	801905a <_vfiprintf_r+0xc6>
 80190b4:	9b03      	ldr	r3, [sp, #12]
 80190b6:	1d19      	adds	r1, r3, #4
 80190b8:	681b      	ldr	r3, [r3, #0]
 80190ba:	9103      	str	r1, [sp, #12]
 80190bc:	2b00      	cmp	r3, #0
 80190be:	bfbb      	ittet	lt
 80190c0:	425b      	neglt	r3, r3
 80190c2:	f042 0202 	orrlt.w	r2, r2, #2
 80190c6:	9307      	strge	r3, [sp, #28]
 80190c8:	9307      	strlt	r3, [sp, #28]
 80190ca:	bfb8      	it	lt
 80190cc:	9204      	strlt	r2, [sp, #16]
 80190ce:	7823      	ldrb	r3, [r4, #0]
 80190d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80190d2:	d10a      	bne.n	80190ea <_vfiprintf_r+0x156>
 80190d4:	7863      	ldrb	r3, [r4, #1]
 80190d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80190d8:	d132      	bne.n	8019140 <_vfiprintf_r+0x1ac>
 80190da:	9b03      	ldr	r3, [sp, #12]
 80190dc:	1d1a      	adds	r2, r3, #4
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	9203      	str	r2, [sp, #12]
 80190e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80190e6:	3402      	adds	r4, #2
 80190e8:	9305      	str	r3, [sp, #20]
 80190ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80191c0 <_vfiprintf_r+0x22c>
 80190ee:	7821      	ldrb	r1, [r4, #0]
 80190f0:	2203      	movs	r2, #3
 80190f2:	4650      	mov	r0, sl
 80190f4:	f7e7 fa14 	bl	8000520 <memchr>
 80190f8:	b138      	cbz	r0, 801910a <_vfiprintf_r+0x176>
 80190fa:	9b04      	ldr	r3, [sp, #16]
 80190fc:	eba0 000a 	sub.w	r0, r0, sl
 8019100:	2240      	movs	r2, #64	@ 0x40
 8019102:	4082      	lsls	r2, r0
 8019104:	4313      	orrs	r3, r2
 8019106:	3401      	adds	r4, #1
 8019108:	9304      	str	r3, [sp, #16]
 801910a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801910e:	4829      	ldr	r0, [pc, #164]	@ (80191b4 <_vfiprintf_r+0x220>)
 8019110:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019114:	2206      	movs	r2, #6
 8019116:	f7e7 fa03 	bl	8000520 <memchr>
 801911a:	2800      	cmp	r0, #0
 801911c:	d03f      	beq.n	801919e <_vfiprintf_r+0x20a>
 801911e:	4b26      	ldr	r3, [pc, #152]	@ (80191b8 <_vfiprintf_r+0x224>)
 8019120:	bb1b      	cbnz	r3, 801916a <_vfiprintf_r+0x1d6>
 8019122:	9b03      	ldr	r3, [sp, #12]
 8019124:	3307      	adds	r3, #7
 8019126:	f023 0307 	bic.w	r3, r3, #7
 801912a:	3308      	adds	r3, #8
 801912c:	9303      	str	r3, [sp, #12]
 801912e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019130:	443b      	add	r3, r7
 8019132:	9309      	str	r3, [sp, #36]	@ 0x24
 8019134:	e76a      	b.n	801900c <_vfiprintf_r+0x78>
 8019136:	fb0c 3202 	mla	r2, ip, r2, r3
 801913a:	460c      	mov	r4, r1
 801913c:	2001      	movs	r0, #1
 801913e:	e7a8      	b.n	8019092 <_vfiprintf_r+0xfe>
 8019140:	2300      	movs	r3, #0
 8019142:	3401      	adds	r4, #1
 8019144:	9305      	str	r3, [sp, #20]
 8019146:	4619      	mov	r1, r3
 8019148:	f04f 0c0a 	mov.w	ip, #10
 801914c:	4620      	mov	r0, r4
 801914e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019152:	3a30      	subs	r2, #48	@ 0x30
 8019154:	2a09      	cmp	r2, #9
 8019156:	d903      	bls.n	8019160 <_vfiprintf_r+0x1cc>
 8019158:	2b00      	cmp	r3, #0
 801915a:	d0c6      	beq.n	80190ea <_vfiprintf_r+0x156>
 801915c:	9105      	str	r1, [sp, #20]
 801915e:	e7c4      	b.n	80190ea <_vfiprintf_r+0x156>
 8019160:	fb0c 2101 	mla	r1, ip, r1, r2
 8019164:	4604      	mov	r4, r0
 8019166:	2301      	movs	r3, #1
 8019168:	e7f0      	b.n	801914c <_vfiprintf_r+0x1b8>
 801916a:	ab03      	add	r3, sp, #12
 801916c:	9300      	str	r3, [sp, #0]
 801916e:	462a      	mov	r2, r5
 8019170:	4b12      	ldr	r3, [pc, #72]	@ (80191bc <_vfiprintf_r+0x228>)
 8019172:	a904      	add	r1, sp, #16
 8019174:	4630      	mov	r0, r6
 8019176:	f3af 8000 	nop.w
 801917a:	4607      	mov	r7, r0
 801917c:	1c78      	adds	r0, r7, #1
 801917e:	d1d6      	bne.n	801912e <_vfiprintf_r+0x19a>
 8019180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019182:	07d9      	lsls	r1, r3, #31
 8019184:	d405      	bmi.n	8019192 <_vfiprintf_r+0x1fe>
 8019186:	89ab      	ldrh	r3, [r5, #12]
 8019188:	059a      	lsls	r2, r3, #22
 801918a:	d402      	bmi.n	8019192 <_vfiprintf_r+0x1fe>
 801918c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801918e:	f7ff fda9 	bl	8018ce4 <__retarget_lock_release_recursive>
 8019192:	89ab      	ldrh	r3, [r5, #12]
 8019194:	065b      	lsls	r3, r3, #25
 8019196:	f53f af1f 	bmi.w	8018fd8 <_vfiprintf_r+0x44>
 801919a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801919c:	e71e      	b.n	8018fdc <_vfiprintf_r+0x48>
 801919e:	ab03      	add	r3, sp, #12
 80191a0:	9300      	str	r3, [sp, #0]
 80191a2:	462a      	mov	r2, r5
 80191a4:	4b05      	ldr	r3, [pc, #20]	@ (80191bc <_vfiprintf_r+0x228>)
 80191a6:	a904      	add	r1, sp, #16
 80191a8:	4630      	mov	r0, r6
 80191aa:	f000 f879 	bl	80192a0 <_printf_i>
 80191ae:	e7e4      	b.n	801917a <_vfiprintf_r+0x1e6>
 80191b0:	08019c7f 	.word	0x08019c7f
 80191b4:	08019c89 	.word	0x08019c89
 80191b8:	00000000 	.word	0x00000000
 80191bc:	08018f6f 	.word	0x08018f6f
 80191c0:	08019c85 	.word	0x08019c85

080191c4 <_printf_common>:
 80191c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80191c8:	4616      	mov	r6, r2
 80191ca:	4698      	mov	r8, r3
 80191cc:	688a      	ldr	r2, [r1, #8]
 80191ce:	690b      	ldr	r3, [r1, #16]
 80191d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80191d4:	4293      	cmp	r3, r2
 80191d6:	bfb8      	it	lt
 80191d8:	4613      	movlt	r3, r2
 80191da:	6033      	str	r3, [r6, #0]
 80191dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80191e0:	4607      	mov	r7, r0
 80191e2:	460c      	mov	r4, r1
 80191e4:	b10a      	cbz	r2, 80191ea <_printf_common+0x26>
 80191e6:	3301      	adds	r3, #1
 80191e8:	6033      	str	r3, [r6, #0]
 80191ea:	6823      	ldr	r3, [r4, #0]
 80191ec:	0699      	lsls	r1, r3, #26
 80191ee:	bf42      	ittt	mi
 80191f0:	6833      	ldrmi	r3, [r6, #0]
 80191f2:	3302      	addmi	r3, #2
 80191f4:	6033      	strmi	r3, [r6, #0]
 80191f6:	6825      	ldr	r5, [r4, #0]
 80191f8:	f015 0506 	ands.w	r5, r5, #6
 80191fc:	d106      	bne.n	801920c <_printf_common+0x48>
 80191fe:	f104 0a19 	add.w	sl, r4, #25
 8019202:	68e3      	ldr	r3, [r4, #12]
 8019204:	6832      	ldr	r2, [r6, #0]
 8019206:	1a9b      	subs	r3, r3, r2
 8019208:	42ab      	cmp	r3, r5
 801920a:	dc26      	bgt.n	801925a <_printf_common+0x96>
 801920c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019210:	6822      	ldr	r2, [r4, #0]
 8019212:	3b00      	subs	r3, #0
 8019214:	bf18      	it	ne
 8019216:	2301      	movne	r3, #1
 8019218:	0692      	lsls	r2, r2, #26
 801921a:	d42b      	bmi.n	8019274 <_printf_common+0xb0>
 801921c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019220:	4641      	mov	r1, r8
 8019222:	4638      	mov	r0, r7
 8019224:	47c8      	blx	r9
 8019226:	3001      	adds	r0, #1
 8019228:	d01e      	beq.n	8019268 <_printf_common+0xa4>
 801922a:	6823      	ldr	r3, [r4, #0]
 801922c:	6922      	ldr	r2, [r4, #16]
 801922e:	f003 0306 	and.w	r3, r3, #6
 8019232:	2b04      	cmp	r3, #4
 8019234:	bf02      	ittt	eq
 8019236:	68e5      	ldreq	r5, [r4, #12]
 8019238:	6833      	ldreq	r3, [r6, #0]
 801923a:	1aed      	subeq	r5, r5, r3
 801923c:	68a3      	ldr	r3, [r4, #8]
 801923e:	bf0c      	ite	eq
 8019240:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019244:	2500      	movne	r5, #0
 8019246:	4293      	cmp	r3, r2
 8019248:	bfc4      	itt	gt
 801924a:	1a9b      	subgt	r3, r3, r2
 801924c:	18ed      	addgt	r5, r5, r3
 801924e:	2600      	movs	r6, #0
 8019250:	341a      	adds	r4, #26
 8019252:	42b5      	cmp	r5, r6
 8019254:	d11a      	bne.n	801928c <_printf_common+0xc8>
 8019256:	2000      	movs	r0, #0
 8019258:	e008      	b.n	801926c <_printf_common+0xa8>
 801925a:	2301      	movs	r3, #1
 801925c:	4652      	mov	r2, sl
 801925e:	4641      	mov	r1, r8
 8019260:	4638      	mov	r0, r7
 8019262:	47c8      	blx	r9
 8019264:	3001      	adds	r0, #1
 8019266:	d103      	bne.n	8019270 <_printf_common+0xac>
 8019268:	f04f 30ff 	mov.w	r0, #4294967295
 801926c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019270:	3501      	adds	r5, #1
 8019272:	e7c6      	b.n	8019202 <_printf_common+0x3e>
 8019274:	18e1      	adds	r1, r4, r3
 8019276:	1c5a      	adds	r2, r3, #1
 8019278:	2030      	movs	r0, #48	@ 0x30
 801927a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801927e:	4422      	add	r2, r4
 8019280:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019284:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019288:	3302      	adds	r3, #2
 801928a:	e7c7      	b.n	801921c <_printf_common+0x58>
 801928c:	2301      	movs	r3, #1
 801928e:	4622      	mov	r2, r4
 8019290:	4641      	mov	r1, r8
 8019292:	4638      	mov	r0, r7
 8019294:	47c8      	blx	r9
 8019296:	3001      	adds	r0, #1
 8019298:	d0e6      	beq.n	8019268 <_printf_common+0xa4>
 801929a:	3601      	adds	r6, #1
 801929c:	e7d9      	b.n	8019252 <_printf_common+0x8e>
	...

080192a0 <_printf_i>:
 80192a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80192a4:	7e0f      	ldrb	r7, [r1, #24]
 80192a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80192a8:	2f78      	cmp	r7, #120	@ 0x78
 80192aa:	4691      	mov	r9, r2
 80192ac:	4680      	mov	r8, r0
 80192ae:	460c      	mov	r4, r1
 80192b0:	469a      	mov	sl, r3
 80192b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80192b6:	d807      	bhi.n	80192c8 <_printf_i+0x28>
 80192b8:	2f62      	cmp	r7, #98	@ 0x62
 80192ba:	d80a      	bhi.n	80192d2 <_printf_i+0x32>
 80192bc:	2f00      	cmp	r7, #0
 80192be:	f000 80d1 	beq.w	8019464 <_printf_i+0x1c4>
 80192c2:	2f58      	cmp	r7, #88	@ 0x58
 80192c4:	f000 80b8 	beq.w	8019438 <_printf_i+0x198>
 80192c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80192cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80192d0:	e03a      	b.n	8019348 <_printf_i+0xa8>
 80192d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80192d6:	2b15      	cmp	r3, #21
 80192d8:	d8f6      	bhi.n	80192c8 <_printf_i+0x28>
 80192da:	a101      	add	r1, pc, #4	@ (adr r1, 80192e0 <_printf_i+0x40>)
 80192dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80192e0:	08019339 	.word	0x08019339
 80192e4:	0801934d 	.word	0x0801934d
 80192e8:	080192c9 	.word	0x080192c9
 80192ec:	080192c9 	.word	0x080192c9
 80192f0:	080192c9 	.word	0x080192c9
 80192f4:	080192c9 	.word	0x080192c9
 80192f8:	0801934d 	.word	0x0801934d
 80192fc:	080192c9 	.word	0x080192c9
 8019300:	080192c9 	.word	0x080192c9
 8019304:	080192c9 	.word	0x080192c9
 8019308:	080192c9 	.word	0x080192c9
 801930c:	0801944b 	.word	0x0801944b
 8019310:	08019377 	.word	0x08019377
 8019314:	08019405 	.word	0x08019405
 8019318:	080192c9 	.word	0x080192c9
 801931c:	080192c9 	.word	0x080192c9
 8019320:	0801946d 	.word	0x0801946d
 8019324:	080192c9 	.word	0x080192c9
 8019328:	08019377 	.word	0x08019377
 801932c:	080192c9 	.word	0x080192c9
 8019330:	080192c9 	.word	0x080192c9
 8019334:	0801940d 	.word	0x0801940d
 8019338:	6833      	ldr	r3, [r6, #0]
 801933a:	1d1a      	adds	r2, r3, #4
 801933c:	681b      	ldr	r3, [r3, #0]
 801933e:	6032      	str	r2, [r6, #0]
 8019340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019344:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019348:	2301      	movs	r3, #1
 801934a:	e09c      	b.n	8019486 <_printf_i+0x1e6>
 801934c:	6833      	ldr	r3, [r6, #0]
 801934e:	6820      	ldr	r0, [r4, #0]
 8019350:	1d19      	adds	r1, r3, #4
 8019352:	6031      	str	r1, [r6, #0]
 8019354:	0606      	lsls	r6, r0, #24
 8019356:	d501      	bpl.n	801935c <_printf_i+0xbc>
 8019358:	681d      	ldr	r5, [r3, #0]
 801935a:	e003      	b.n	8019364 <_printf_i+0xc4>
 801935c:	0645      	lsls	r5, r0, #25
 801935e:	d5fb      	bpl.n	8019358 <_printf_i+0xb8>
 8019360:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019364:	2d00      	cmp	r5, #0
 8019366:	da03      	bge.n	8019370 <_printf_i+0xd0>
 8019368:	232d      	movs	r3, #45	@ 0x2d
 801936a:	426d      	negs	r5, r5
 801936c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019370:	4858      	ldr	r0, [pc, #352]	@ (80194d4 <_printf_i+0x234>)
 8019372:	230a      	movs	r3, #10
 8019374:	e011      	b.n	801939a <_printf_i+0xfa>
 8019376:	6821      	ldr	r1, [r4, #0]
 8019378:	6833      	ldr	r3, [r6, #0]
 801937a:	0608      	lsls	r0, r1, #24
 801937c:	f853 5b04 	ldr.w	r5, [r3], #4
 8019380:	d402      	bmi.n	8019388 <_printf_i+0xe8>
 8019382:	0649      	lsls	r1, r1, #25
 8019384:	bf48      	it	mi
 8019386:	b2ad      	uxthmi	r5, r5
 8019388:	2f6f      	cmp	r7, #111	@ 0x6f
 801938a:	4852      	ldr	r0, [pc, #328]	@ (80194d4 <_printf_i+0x234>)
 801938c:	6033      	str	r3, [r6, #0]
 801938e:	bf14      	ite	ne
 8019390:	230a      	movne	r3, #10
 8019392:	2308      	moveq	r3, #8
 8019394:	2100      	movs	r1, #0
 8019396:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801939a:	6866      	ldr	r6, [r4, #4]
 801939c:	60a6      	str	r6, [r4, #8]
 801939e:	2e00      	cmp	r6, #0
 80193a0:	db05      	blt.n	80193ae <_printf_i+0x10e>
 80193a2:	6821      	ldr	r1, [r4, #0]
 80193a4:	432e      	orrs	r6, r5
 80193a6:	f021 0104 	bic.w	r1, r1, #4
 80193aa:	6021      	str	r1, [r4, #0]
 80193ac:	d04b      	beq.n	8019446 <_printf_i+0x1a6>
 80193ae:	4616      	mov	r6, r2
 80193b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80193b4:	fb03 5711 	mls	r7, r3, r1, r5
 80193b8:	5dc7      	ldrb	r7, [r0, r7]
 80193ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80193be:	462f      	mov	r7, r5
 80193c0:	42bb      	cmp	r3, r7
 80193c2:	460d      	mov	r5, r1
 80193c4:	d9f4      	bls.n	80193b0 <_printf_i+0x110>
 80193c6:	2b08      	cmp	r3, #8
 80193c8:	d10b      	bne.n	80193e2 <_printf_i+0x142>
 80193ca:	6823      	ldr	r3, [r4, #0]
 80193cc:	07df      	lsls	r7, r3, #31
 80193ce:	d508      	bpl.n	80193e2 <_printf_i+0x142>
 80193d0:	6923      	ldr	r3, [r4, #16]
 80193d2:	6861      	ldr	r1, [r4, #4]
 80193d4:	4299      	cmp	r1, r3
 80193d6:	bfde      	ittt	le
 80193d8:	2330      	movle	r3, #48	@ 0x30
 80193da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80193de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80193e2:	1b92      	subs	r2, r2, r6
 80193e4:	6122      	str	r2, [r4, #16]
 80193e6:	f8cd a000 	str.w	sl, [sp]
 80193ea:	464b      	mov	r3, r9
 80193ec:	aa03      	add	r2, sp, #12
 80193ee:	4621      	mov	r1, r4
 80193f0:	4640      	mov	r0, r8
 80193f2:	f7ff fee7 	bl	80191c4 <_printf_common>
 80193f6:	3001      	adds	r0, #1
 80193f8:	d14a      	bne.n	8019490 <_printf_i+0x1f0>
 80193fa:	f04f 30ff 	mov.w	r0, #4294967295
 80193fe:	b004      	add	sp, #16
 8019400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019404:	6823      	ldr	r3, [r4, #0]
 8019406:	f043 0320 	orr.w	r3, r3, #32
 801940a:	6023      	str	r3, [r4, #0]
 801940c:	4832      	ldr	r0, [pc, #200]	@ (80194d8 <_printf_i+0x238>)
 801940e:	2778      	movs	r7, #120	@ 0x78
 8019410:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019414:	6823      	ldr	r3, [r4, #0]
 8019416:	6831      	ldr	r1, [r6, #0]
 8019418:	061f      	lsls	r7, r3, #24
 801941a:	f851 5b04 	ldr.w	r5, [r1], #4
 801941e:	d402      	bmi.n	8019426 <_printf_i+0x186>
 8019420:	065f      	lsls	r7, r3, #25
 8019422:	bf48      	it	mi
 8019424:	b2ad      	uxthmi	r5, r5
 8019426:	6031      	str	r1, [r6, #0]
 8019428:	07d9      	lsls	r1, r3, #31
 801942a:	bf44      	itt	mi
 801942c:	f043 0320 	orrmi.w	r3, r3, #32
 8019430:	6023      	strmi	r3, [r4, #0]
 8019432:	b11d      	cbz	r5, 801943c <_printf_i+0x19c>
 8019434:	2310      	movs	r3, #16
 8019436:	e7ad      	b.n	8019394 <_printf_i+0xf4>
 8019438:	4826      	ldr	r0, [pc, #152]	@ (80194d4 <_printf_i+0x234>)
 801943a:	e7e9      	b.n	8019410 <_printf_i+0x170>
 801943c:	6823      	ldr	r3, [r4, #0]
 801943e:	f023 0320 	bic.w	r3, r3, #32
 8019442:	6023      	str	r3, [r4, #0]
 8019444:	e7f6      	b.n	8019434 <_printf_i+0x194>
 8019446:	4616      	mov	r6, r2
 8019448:	e7bd      	b.n	80193c6 <_printf_i+0x126>
 801944a:	6833      	ldr	r3, [r6, #0]
 801944c:	6825      	ldr	r5, [r4, #0]
 801944e:	6961      	ldr	r1, [r4, #20]
 8019450:	1d18      	adds	r0, r3, #4
 8019452:	6030      	str	r0, [r6, #0]
 8019454:	062e      	lsls	r6, r5, #24
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	d501      	bpl.n	801945e <_printf_i+0x1be>
 801945a:	6019      	str	r1, [r3, #0]
 801945c:	e002      	b.n	8019464 <_printf_i+0x1c4>
 801945e:	0668      	lsls	r0, r5, #25
 8019460:	d5fb      	bpl.n	801945a <_printf_i+0x1ba>
 8019462:	8019      	strh	r1, [r3, #0]
 8019464:	2300      	movs	r3, #0
 8019466:	6123      	str	r3, [r4, #16]
 8019468:	4616      	mov	r6, r2
 801946a:	e7bc      	b.n	80193e6 <_printf_i+0x146>
 801946c:	6833      	ldr	r3, [r6, #0]
 801946e:	1d1a      	adds	r2, r3, #4
 8019470:	6032      	str	r2, [r6, #0]
 8019472:	681e      	ldr	r6, [r3, #0]
 8019474:	6862      	ldr	r2, [r4, #4]
 8019476:	2100      	movs	r1, #0
 8019478:	4630      	mov	r0, r6
 801947a:	f7e7 f851 	bl	8000520 <memchr>
 801947e:	b108      	cbz	r0, 8019484 <_printf_i+0x1e4>
 8019480:	1b80      	subs	r0, r0, r6
 8019482:	6060      	str	r0, [r4, #4]
 8019484:	6863      	ldr	r3, [r4, #4]
 8019486:	6123      	str	r3, [r4, #16]
 8019488:	2300      	movs	r3, #0
 801948a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801948e:	e7aa      	b.n	80193e6 <_printf_i+0x146>
 8019490:	6923      	ldr	r3, [r4, #16]
 8019492:	4632      	mov	r2, r6
 8019494:	4649      	mov	r1, r9
 8019496:	4640      	mov	r0, r8
 8019498:	47d0      	blx	sl
 801949a:	3001      	adds	r0, #1
 801949c:	d0ad      	beq.n	80193fa <_printf_i+0x15a>
 801949e:	6823      	ldr	r3, [r4, #0]
 80194a0:	079b      	lsls	r3, r3, #30
 80194a2:	d413      	bmi.n	80194cc <_printf_i+0x22c>
 80194a4:	68e0      	ldr	r0, [r4, #12]
 80194a6:	9b03      	ldr	r3, [sp, #12]
 80194a8:	4298      	cmp	r0, r3
 80194aa:	bfb8      	it	lt
 80194ac:	4618      	movlt	r0, r3
 80194ae:	e7a6      	b.n	80193fe <_printf_i+0x15e>
 80194b0:	2301      	movs	r3, #1
 80194b2:	4632      	mov	r2, r6
 80194b4:	4649      	mov	r1, r9
 80194b6:	4640      	mov	r0, r8
 80194b8:	47d0      	blx	sl
 80194ba:	3001      	adds	r0, #1
 80194bc:	d09d      	beq.n	80193fa <_printf_i+0x15a>
 80194be:	3501      	adds	r5, #1
 80194c0:	68e3      	ldr	r3, [r4, #12]
 80194c2:	9903      	ldr	r1, [sp, #12]
 80194c4:	1a5b      	subs	r3, r3, r1
 80194c6:	42ab      	cmp	r3, r5
 80194c8:	dcf2      	bgt.n	80194b0 <_printf_i+0x210>
 80194ca:	e7eb      	b.n	80194a4 <_printf_i+0x204>
 80194cc:	2500      	movs	r5, #0
 80194ce:	f104 0619 	add.w	r6, r4, #25
 80194d2:	e7f5      	b.n	80194c0 <_printf_i+0x220>
 80194d4:	08019c90 	.word	0x08019c90
 80194d8:	08019ca1 	.word	0x08019ca1

080194dc <__sflush_r>:
 80194dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80194e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194e4:	0716      	lsls	r6, r2, #28
 80194e6:	4605      	mov	r5, r0
 80194e8:	460c      	mov	r4, r1
 80194ea:	d454      	bmi.n	8019596 <__sflush_r+0xba>
 80194ec:	684b      	ldr	r3, [r1, #4]
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	dc02      	bgt.n	80194f8 <__sflush_r+0x1c>
 80194f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80194f4:	2b00      	cmp	r3, #0
 80194f6:	dd48      	ble.n	801958a <__sflush_r+0xae>
 80194f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80194fa:	2e00      	cmp	r6, #0
 80194fc:	d045      	beq.n	801958a <__sflush_r+0xae>
 80194fe:	2300      	movs	r3, #0
 8019500:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019504:	682f      	ldr	r7, [r5, #0]
 8019506:	6a21      	ldr	r1, [r4, #32]
 8019508:	602b      	str	r3, [r5, #0]
 801950a:	d030      	beq.n	801956e <__sflush_r+0x92>
 801950c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801950e:	89a3      	ldrh	r3, [r4, #12]
 8019510:	0759      	lsls	r1, r3, #29
 8019512:	d505      	bpl.n	8019520 <__sflush_r+0x44>
 8019514:	6863      	ldr	r3, [r4, #4]
 8019516:	1ad2      	subs	r2, r2, r3
 8019518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801951a:	b10b      	cbz	r3, 8019520 <__sflush_r+0x44>
 801951c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801951e:	1ad2      	subs	r2, r2, r3
 8019520:	2300      	movs	r3, #0
 8019522:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019524:	6a21      	ldr	r1, [r4, #32]
 8019526:	4628      	mov	r0, r5
 8019528:	47b0      	blx	r6
 801952a:	1c43      	adds	r3, r0, #1
 801952c:	89a3      	ldrh	r3, [r4, #12]
 801952e:	d106      	bne.n	801953e <__sflush_r+0x62>
 8019530:	6829      	ldr	r1, [r5, #0]
 8019532:	291d      	cmp	r1, #29
 8019534:	d82b      	bhi.n	801958e <__sflush_r+0xb2>
 8019536:	4a2a      	ldr	r2, [pc, #168]	@ (80195e0 <__sflush_r+0x104>)
 8019538:	40ca      	lsrs	r2, r1
 801953a:	07d6      	lsls	r6, r2, #31
 801953c:	d527      	bpl.n	801958e <__sflush_r+0xb2>
 801953e:	2200      	movs	r2, #0
 8019540:	6062      	str	r2, [r4, #4]
 8019542:	04d9      	lsls	r1, r3, #19
 8019544:	6922      	ldr	r2, [r4, #16]
 8019546:	6022      	str	r2, [r4, #0]
 8019548:	d504      	bpl.n	8019554 <__sflush_r+0x78>
 801954a:	1c42      	adds	r2, r0, #1
 801954c:	d101      	bne.n	8019552 <__sflush_r+0x76>
 801954e:	682b      	ldr	r3, [r5, #0]
 8019550:	b903      	cbnz	r3, 8019554 <__sflush_r+0x78>
 8019552:	6560      	str	r0, [r4, #84]	@ 0x54
 8019554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019556:	602f      	str	r7, [r5, #0]
 8019558:	b1b9      	cbz	r1, 801958a <__sflush_r+0xae>
 801955a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801955e:	4299      	cmp	r1, r3
 8019560:	d002      	beq.n	8019568 <__sflush_r+0x8c>
 8019562:	4628      	mov	r0, r5
 8019564:	f7ff fbec 	bl	8018d40 <_free_r>
 8019568:	2300      	movs	r3, #0
 801956a:	6363      	str	r3, [r4, #52]	@ 0x34
 801956c:	e00d      	b.n	801958a <__sflush_r+0xae>
 801956e:	2301      	movs	r3, #1
 8019570:	4628      	mov	r0, r5
 8019572:	47b0      	blx	r6
 8019574:	4602      	mov	r2, r0
 8019576:	1c50      	adds	r0, r2, #1
 8019578:	d1c9      	bne.n	801950e <__sflush_r+0x32>
 801957a:	682b      	ldr	r3, [r5, #0]
 801957c:	2b00      	cmp	r3, #0
 801957e:	d0c6      	beq.n	801950e <__sflush_r+0x32>
 8019580:	2b1d      	cmp	r3, #29
 8019582:	d001      	beq.n	8019588 <__sflush_r+0xac>
 8019584:	2b16      	cmp	r3, #22
 8019586:	d11e      	bne.n	80195c6 <__sflush_r+0xea>
 8019588:	602f      	str	r7, [r5, #0]
 801958a:	2000      	movs	r0, #0
 801958c:	e022      	b.n	80195d4 <__sflush_r+0xf8>
 801958e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019592:	b21b      	sxth	r3, r3
 8019594:	e01b      	b.n	80195ce <__sflush_r+0xf2>
 8019596:	690f      	ldr	r7, [r1, #16]
 8019598:	2f00      	cmp	r7, #0
 801959a:	d0f6      	beq.n	801958a <__sflush_r+0xae>
 801959c:	0793      	lsls	r3, r2, #30
 801959e:	680e      	ldr	r6, [r1, #0]
 80195a0:	bf08      	it	eq
 80195a2:	694b      	ldreq	r3, [r1, #20]
 80195a4:	600f      	str	r7, [r1, #0]
 80195a6:	bf18      	it	ne
 80195a8:	2300      	movne	r3, #0
 80195aa:	eba6 0807 	sub.w	r8, r6, r7
 80195ae:	608b      	str	r3, [r1, #8]
 80195b0:	f1b8 0f00 	cmp.w	r8, #0
 80195b4:	dde9      	ble.n	801958a <__sflush_r+0xae>
 80195b6:	6a21      	ldr	r1, [r4, #32]
 80195b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80195ba:	4643      	mov	r3, r8
 80195bc:	463a      	mov	r2, r7
 80195be:	4628      	mov	r0, r5
 80195c0:	47b0      	blx	r6
 80195c2:	2800      	cmp	r0, #0
 80195c4:	dc08      	bgt.n	80195d8 <__sflush_r+0xfc>
 80195c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80195ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80195ce:	81a3      	strh	r3, [r4, #12]
 80195d0:	f04f 30ff 	mov.w	r0, #4294967295
 80195d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80195d8:	4407      	add	r7, r0
 80195da:	eba8 0800 	sub.w	r8, r8, r0
 80195de:	e7e7      	b.n	80195b0 <__sflush_r+0xd4>
 80195e0:	20400001 	.word	0x20400001

080195e4 <_fflush_r>:
 80195e4:	b538      	push	{r3, r4, r5, lr}
 80195e6:	690b      	ldr	r3, [r1, #16]
 80195e8:	4605      	mov	r5, r0
 80195ea:	460c      	mov	r4, r1
 80195ec:	b913      	cbnz	r3, 80195f4 <_fflush_r+0x10>
 80195ee:	2500      	movs	r5, #0
 80195f0:	4628      	mov	r0, r5
 80195f2:	bd38      	pop	{r3, r4, r5, pc}
 80195f4:	b118      	cbz	r0, 80195fe <_fflush_r+0x1a>
 80195f6:	6a03      	ldr	r3, [r0, #32]
 80195f8:	b90b      	cbnz	r3, 80195fe <_fflush_r+0x1a>
 80195fa:	f7ff f951 	bl	80188a0 <__sinit>
 80195fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019602:	2b00      	cmp	r3, #0
 8019604:	d0f3      	beq.n	80195ee <_fflush_r+0xa>
 8019606:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019608:	07d0      	lsls	r0, r2, #31
 801960a:	d404      	bmi.n	8019616 <_fflush_r+0x32>
 801960c:	0599      	lsls	r1, r3, #22
 801960e:	d402      	bmi.n	8019616 <_fflush_r+0x32>
 8019610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019612:	f7ff fb66 	bl	8018ce2 <__retarget_lock_acquire_recursive>
 8019616:	4628      	mov	r0, r5
 8019618:	4621      	mov	r1, r4
 801961a:	f7ff ff5f 	bl	80194dc <__sflush_r>
 801961e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019620:	07da      	lsls	r2, r3, #31
 8019622:	4605      	mov	r5, r0
 8019624:	d4e4      	bmi.n	80195f0 <_fflush_r+0xc>
 8019626:	89a3      	ldrh	r3, [r4, #12]
 8019628:	059b      	lsls	r3, r3, #22
 801962a:	d4e1      	bmi.n	80195f0 <_fflush_r+0xc>
 801962c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801962e:	f7ff fb59 	bl	8018ce4 <__retarget_lock_release_recursive>
 8019632:	e7dd      	b.n	80195f0 <_fflush_r+0xc>

08019634 <fiprintf>:
 8019634:	b40e      	push	{r1, r2, r3}
 8019636:	b503      	push	{r0, r1, lr}
 8019638:	4601      	mov	r1, r0
 801963a:	ab03      	add	r3, sp, #12
 801963c:	4805      	ldr	r0, [pc, #20]	@ (8019654 <fiprintf+0x20>)
 801963e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019642:	6800      	ldr	r0, [r0, #0]
 8019644:	9301      	str	r3, [sp, #4]
 8019646:	f7ff fca5 	bl	8018f94 <_vfiprintf_r>
 801964a:	b002      	add	sp, #8
 801964c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019650:	b003      	add	sp, #12
 8019652:	4770      	bx	lr
 8019654:	2400009c 	.word	0x2400009c

08019658 <__swhatbuf_r>:
 8019658:	b570      	push	{r4, r5, r6, lr}
 801965a:	460c      	mov	r4, r1
 801965c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019660:	2900      	cmp	r1, #0
 8019662:	b096      	sub	sp, #88	@ 0x58
 8019664:	4615      	mov	r5, r2
 8019666:	461e      	mov	r6, r3
 8019668:	da0d      	bge.n	8019686 <__swhatbuf_r+0x2e>
 801966a:	89a3      	ldrh	r3, [r4, #12]
 801966c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019670:	f04f 0100 	mov.w	r1, #0
 8019674:	bf14      	ite	ne
 8019676:	2340      	movne	r3, #64	@ 0x40
 8019678:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801967c:	2000      	movs	r0, #0
 801967e:	6031      	str	r1, [r6, #0]
 8019680:	602b      	str	r3, [r5, #0]
 8019682:	b016      	add	sp, #88	@ 0x58
 8019684:	bd70      	pop	{r4, r5, r6, pc}
 8019686:	466a      	mov	r2, sp
 8019688:	f000 f848 	bl	801971c <_fstat_r>
 801968c:	2800      	cmp	r0, #0
 801968e:	dbec      	blt.n	801966a <__swhatbuf_r+0x12>
 8019690:	9901      	ldr	r1, [sp, #4]
 8019692:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8019696:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801969a:	4259      	negs	r1, r3
 801969c:	4159      	adcs	r1, r3
 801969e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80196a2:	e7eb      	b.n	801967c <__swhatbuf_r+0x24>

080196a4 <__smakebuf_r>:
 80196a4:	898b      	ldrh	r3, [r1, #12]
 80196a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80196a8:	079d      	lsls	r5, r3, #30
 80196aa:	4606      	mov	r6, r0
 80196ac:	460c      	mov	r4, r1
 80196ae:	d507      	bpl.n	80196c0 <__smakebuf_r+0x1c>
 80196b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80196b4:	6023      	str	r3, [r4, #0]
 80196b6:	6123      	str	r3, [r4, #16]
 80196b8:	2301      	movs	r3, #1
 80196ba:	6163      	str	r3, [r4, #20]
 80196bc:	b003      	add	sp, #12
 80196be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80196c0:	ab01      	add	r3, sp, #4
 80196c2:	466a      	mov	r2, sp
 80196c4:	f7ff ffc8 	bl	8019658 <__swhatbuf_r>
 80196c8:	9f00      	ldr	r7, [sp, #0]
 80196ca:	4605      	mov	r5, r0
 80196cc:	4639      	mov	r1, r7
 80196ce:	4630      	mov	r0, r6
 80196d0:	f7ff fbaa 	bl	8018e28 <_malloc_r>
 80196d4:	b948      	cbnz	r0, 80196ea <__smakebuf_r+0x46>
 80196d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80196da:	059a      	lsls	r2, r3, #22
 80196dc:	d4ee      	bmi.n	80196bc <__smakebuf_r+0x18>
 80196de:	f023 0303 	bic.w	r3, r3, #3
 80196e2:	f043 0302 	orr.w	r3, r3, #2
 80196e6:	81a3      	strh	r3, [r4, #12]
 80196e8:	e7e2      	b.n	80196b0 <__smakebuf_r+0xc>
 80196ea:	89a3      	ldrh	r3, [r4, #12]
 80196ec:	6020      	str	r0, [r4, #0]
 80196ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80196f2:	81a3      	strh	r3, [r4, #12]
 80196f4:	9b01      	ldr	r3, [sp, #4]
 80196f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80196fa:	b15b      	cbz	r3, 8019714 <__smakebuf_r+0x70>
 80196fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019700:	4630      	mov	r0, r6
 8019702:	f000 f81d 	bl	8019740 <_isatty_r>
 8019706:	b128      	cbz	r0, 8019714 <__smakebuf_r+0x70>
 8019708:	89a3      	ldrh	r3, [r4, #12]
 801970a:	f023 0303 	bic.w	r3, r3, #3
 801970e:	f043 0301 	orr.w	r3, r3, #1
 8019712:	81a3      	strh	r3, [r4, #12]
 8019714:	89a3      	ldrh	r3, [r4, #12]
 8019716:	431d      	orrs	r5, r3
 8019718:	81a5      	strh	r5, [r4, #12]
 801971a:	e7cf      	b.n	80196bc <__smakebuf_r+0x18>

0801971c <_fstat_r>:
 801971c:	b538      	push	{r3, r4, r5, lr}
 801971e:	4d07      	ldr	r5, [pc, #28]	@ (801973c <_fstat_r+0x20>)
 8019720:	2300      	movs	r3, #0
 8019722:	4604      	mov	r4, r0
 8019724:	4608      	mov	r0, r1
 8019726:	4611      	mov	r1, r2
 8019728:	602b      	str	r3, [r5, #0]
 801972a:	f7e7 ff51 	bl	80015d0 <_fstat>
 801972e:	1c43      	adds	r3, r0, #1
 8019730:	d102      	bne.n	8019738 <_fstat_r+0x1c>
 8019732:	682b      	ldr	r3, [r5, #0]
 8019734:	b103      	cbz	r3, 8019738 <_fstat_r+0x1c>
 8019736:	6023      	str	r3, [r4, #0]
 8019738:	bd38      	pop	{r3, r4, r5, pc}
 801973a:	bf00      	nop
 801973c:	240020e8 	.word	0x240020e8

08019740 <_isatty_r>:
 8019740:	b538      	push	{r3, r4, r5, lr}
 8019742:	4d06      	ldr	r5, [pc, #24]	@ (801975c <_isatty_r+0x1c>)
 8019744:	2300      	movs	r3, #0
 8019746:	4604      	mov	r4, r0
 8019748:	4608      	mov	r0, r1
 801974a:	602b      	str	r3, [r5, #0]
 801974c:	f7e7 ff50 	bl	80015f0 <_isatty>
 8019750:	1c43      	adds	r3, r0, #1
 8019752:	d102      	bne.n	801975a <_isatty_r+0x1a>
 8019754:	682b      	ldr	r3, [r5, #0]
 8019756:	b103      	cbz	r3, 801975a <_isatty_r+0x1a>
 8019758:	6023      	str	r3, [r4, #0]
 801975a:	bd38      	pop	{r3, r4, r5, pc}
 801975c:	240020e8 	.word	0x240020e8

08019760 <_sbrk_r>:
 8019760:	b538      	push	{r3, r4, r5, lr}
 8019762:	4d06      	ldr	r5, [pc, #24]	@ (801977c <_sbrk_r+0x1c>)
 8019764:	2300      	movs	r3, #0
 8019766:	4604      	mov	r4, r0
 8019768:	4608      	mov	r0, r1
 801976a:	602b      	str	r3, [r5, #0]
 801976c:	f7e7 ff58 	bl	8001620 <_sbrk>
 8019770:	1c43      	adds	r3, r0, #1
 8019772:	d102      	bne.n	801977a <_sbrk_r+0x1a>
 8019774:	682b      	ldr	r3, [r5, #0]
 8019776:	b103      	cbz	r3, 801977a <_sbrk_r+0x1a>
 8019778:	6023      	str	r3, [r4, #0]
 801977a:	bd38      	pop	{r3, r4, r5, pc}
 801977c:	240020e8 	.word	0x240020e8

08019780 <abort>:
 8019780:	b508      	push	{r3, lr}
 8019782:	2006      	movs	r0, #6
 8019784:	f000 f82c 	bl	80197e0 <raise>
 8019788:	2001      	movs	r0, #1
 801978a:	f7e7 fed1 	bl	8001530 <_exit>

0801978e <_raise_r>:
 801978e:	291f      	cmp	r1, #31
 8019790:	b538      	push	{r3, r4, r5, lr}
 8019792:	4605      	mov	r5, r0
 8019794:	460c      	mov	r4, r1
 8019796:	d904      	bls.n	80197a2 <_raise_r+0x14>
 8019798:	2316      	movs	r3, #22
 801979a:	6003      	str	r3, [r0, #0]
 801979c:	f04f 30ff 	mov.w	r0, #4294967295
 80197a0:	bd38      	pop	{r3, r4, r5, pc}
 80197a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80197a4:	b112      	cbz	r2, 80197ac <_raise_r+0x1e>
 80197a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80197aa:	b94b      	cbnz	r3, 80197c0 <_raise_r+0x32>
 80197ac:	4628      	mov	r0, r5
 80197ae:	f000 f831 	bl	8019814 <_getpid_r>
 80197b2:	4622      	mov	r2, r4
 80197b4:	4601      	mov	r1, r0
 80197b6:	4628      	mov	r0, r5
 80197b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80197bc:	f000 b818 	b.w	80197f0 <_kill_r>
 80197c0:	2b01      	cmp	r3, #1
 80197c2:	d00a      	beq.n	80197da <_raise_r+0x4c>
 80197c4:	1c59      	adds	r1, r3, #1
 80197c6:	d103      	bne.n	80197d0 <_raise_r+0x42>
 80197c8:	2316      	movs	r3, #22
 80197ca:	6003      	str	r3, [r0, #0]
 80197cc:	2001      	movs	r0, #1
 80197ce:	e7e7      	b.n	80197a0 <_raise_r+0x12>
 80197d0:	2100      	movs	r1, #0
 80197d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80197d6:	4620      	mov	r0, r4
 80197d8:	4798      	blx	r3
 80197da:	2000      	movs	r0, #0
 80197dc:	e7e0      	b.n	80197a0 <_raise_r+0x12>
	...

080197e0 <raise>:
 80197e0:	4b02      	ldr	r3, [pc, #8]	@ (80197ec <raise+0xc>)
 80197e2:	4601      	mov	r1, r0
 80197e4:	6818      	ldr	r0, [r3, #0]
 80197e6:	f7ff bfd2 	b.w	801978e <_raise_r>
 80197ea:	bf00      	nop
 80197ec:	2400009c 	.word	0x2400009c

080197f0 <_kill_r>:
 80197f0:	b538      	push	{r3, r4, r5, lr}
 80197f2:	4d07      	ldr	r5, [pc, #28]	@ (8019810 <_kill_r+0x20>)
 80197f4:	2300      	movs	r3, #0
 80197f6:	4604      	mov	r4, r0
 80197f8:	4608      	mov	r0, r1
 80197fa:	4611      	mov	r1, r2
 80197fc:	602b      	str	r3, [r5, #0]
 80197fe:	f7e7 fe87 	bl	8001510 <_kill>
 8019802:	1c43      	adds	r3, r0, #1
 8019804:	d102      	bne.n	801980c <_kill_r+0x1c>
 8019806:	682b      	ldr	r3, [r5, #0]
 8019808:	b103      	cbz	r3, 801980c <_kill_r+0x1c>
 801980a:	6023      	str	r3, [r4, #0]
 801980c:	bd38      	pop	{r3, r4, r5, pc}
 801980e:	bf00      	nop
 8019810:	240020e8 	.word	0x240020e8

08019814 <_getpid_r>:
 8019814:	f7e7 be74 	b.w	8001500 <_getpid>

08019818 <_init>:
 8019818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801981a:	bf00      	nop
 801981c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801981e:	bc08      	pop	{r3}
 8019820:	469e      	mov	lr, r3
 8019822:	4770      	bx	lr

08019824 <_fini>:
 8019824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019826:	bf00      	nop
 8019828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801982a:	bc08      	pop	{r3}
 801982c:	469e      	mov	lr, r3
 801982e:	4770      	bx	lr
