{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708616028949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708616028949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 15:33:48 2024 " "Processing started: Thu Feb 22 15:33:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708616028949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708616028949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicDemo -c LogicTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicDemo -c LogicTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708616028949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708616029202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708616029202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-Behavioral " "Found design unit 1: LogicUnit-Behavioral" {  } { { "LogicUnit.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708616035355 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "LogicUnit.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708616035355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708616035355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logictop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logictop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicTop " "Found entity 1: LogicTop" {  } { { "LogicTop.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708616035356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708616035356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicTop " "Elaborating entity \"LogicTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708616035380 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "SW\[0\] " "Pin \"SW\[0\]\" overlaps another pin, block, or symbol" {  } { { "LogicTop.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { { 208 32 200 224 "SW\[0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1708616035382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit LogicUnit:inst " "Elaborating entity \"LogicUnit\" for hierarchy \"LogicUnit:inst\"" {  } { { "LogicTop.bdf" "inst" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { { 184 200 360 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708616035385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] VCC " "Pin \"LEDG\[4\]\" is stuck at VCC" {  } { { "LogicTop.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { { 208 360 536 224 "LEDG\[0\]" "" } { 224 360 536 240 "LEDG\[1\]" "" } { 240 360 536 256 "LEDG\[2\]" "" } { 256 360 536 272 "LEDG\[3\]" "" } { 272 360 536 288 "LEDG\[4\]" "" } { 288 360 536 304 "LEDG\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708616035614 "|LogicTop|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "LogicTop.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { { 208 360 536 224 "LEDG\[0\]" "" } { 224 360 536 240 "LEDG\[1\]" "" } { 240 360 536 256 "LEDG\[2\]" "" } { 256 360 536 272 "LEDG\[3\]" "" } { 272 360 536 288 "LEDG\[4\]" "" } { 288 360 536 304 "LEDG\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708616035614 "|LogicTop|LEDG[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708616035614 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708616035697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708616035697 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "LogicTop.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula 01/Parte3/LogicTop.bdf" { { 208 32 200 224 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708616035715 "|LogicTop|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708616035715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708616035715 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708616035715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708616035715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708616035725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 15:33:55 2024 " "Processing ended: Thu Feb 22 15:33:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708616035725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708616035725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708616035725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708616035725 ""}
