Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep  3 11:16:16 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Blocks_wrapper_timing_summary_routed.rpt -pb Main_Blocks_wrapper_timing_summary_routed.pb -rpx Main_Blocks_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Blocks_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.485        0.000                      0                   99        0.152        0.000                      0                   99       41.160        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.485        0.000                      0                   90        0.152        0.000                      0                   90       41.160        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             80.863        0.000                      0                    9        0.665        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.485ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.966ns (24.999%)  route 2.898ns (75.001%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          1.051     8.915    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.039 r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     9.039    Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                         clock pessimism              0.273    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.079    88.525    Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.525    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 79.485    

Slack (MET) :             79.504ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.966ns (25.122%)  route 2.879ns (74.878%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 f  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 f  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          1.032     8.896    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     9.020 r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     9.020    Main_Blocks_i/UART_TXmod_0/U0/r_SM_Main__0[2]
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism              0.273    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.079    88.525    Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         88.525    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 79.504    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.966ns (26.135%)  route 2.730ns (73.865%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.883     8.747    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     8.871    Main_Blocks_i/UART_TXmod_0/U0/r_SM_Main__0[1]
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism              0.273    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.077    88.523    Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         88.523    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.668ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.990ns (26.612%)  route 2.730ns (73.388%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 f  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 f  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.883     8.747    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X64Y34         LUT5 (Prop_lut5_I0_O)        0.148     8.895 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     8.895    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                         clock pessimism              0.273    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.118    88.564    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         88.564    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 79.668    

Slack (MET) :             79.806ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.966ns (27.655%)  route 2.527ns (72.345%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.680     8.544    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.668 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.668    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[5]
    SLICE_X62Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.512    88.207    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X62Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.029    88.474    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 79.806    

Slack (MET) :             79.824ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.994ns (28.231%)  route 2.527ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.680     8.544    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X62Y33         LUT4 (Prop_lut4_I2_O)        0.152     8.696 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[6]_i_3/O
                         net (fo=1, routed)           0.000     8.696    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[6]
    SLICE_X62Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.512    88.207    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X62Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.075    88.520    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.520    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 79.824    

Slack (MET) :             79.843ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.966ns (27.926%)  route 2.493ns (72.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.646     8.510    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.634 r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     8.634    Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X62Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.029    88.477    Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         88.477    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 79.843    

Slack (MET) :             79.876ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.966ns (28.016%)  route 2.482ns (71.984%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.635     8.499    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.623 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.623    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[0]
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
                         clock pessimism              0.297    88.505    
                         clock uncertainty           -0.035    88.470    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029    88.499    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.499    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 79.876    

Slack (MET) :             79.880ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.966ns (28.032%)  route 2.480ns (71.968%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.633     8.497    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I0_O)        0.124     8.621 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.621    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[2]
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.297    88.505    
                         clock uncertainty           -0.035    88.470    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.031    88.501    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.501    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 79.880    

Slack (MET) :             79.890ns  (required time - arrival time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.966ns (27.910%)  route 2.495ns (72.090%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 f  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=6, routed)           0.898     6.492    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[1]
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.299     6.791 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3/O
                         net (fo=1, routed)           0.949     7.740    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_3_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.864 r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2/O
                         net (fo=14, routed)          0.648     8.512    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Done_i_2_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     8.636    Main_Blocks_i/UART_TXmod_0/U0/r_SM_Main__0[0]
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.273    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.081    88.527    Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         88.527    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                 79.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.494    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y33         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[4]/Q
                         net (fo=1, routed)           0.100     1.735    Main_Blocks_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.075     1.583    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.494    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y33         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[2]/Q
                         net (fo=1, routed)           0.094     1.729    Main_Blocks_i/UART_TXmod_0/U0/i_TX_Byte[2]
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.047     1.555    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.494    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y33         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[7]/Q
                         net (fo=1, routed)           0.103     1.724    Main_Blocks_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.025     1.533    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.494    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y33         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[6]/Q
                         net (fo=1, routed)           0.153     1.788    Main_Blocks_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.076     1.584    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.194%)  route 0.100ns (43.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.590     1.494    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y33         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.100     1.721    Main_Blocks_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y33         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)        -0.007     1.501    Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.479%)  route 0.175ns (48.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.175     1.811    Main_Blocks_i/sram_ctrl_0/U0/state[0]
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  Main_Blocks_i/sram_ctrl_0/U0/A[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    Main_Blocks_i/sram_ctrl_0/U0/A[0]_i_1_n_0
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.010    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.120     1.630    Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.241%)  route 0.145ns (43.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/Q
                         net (fo=15, routed)          0.145     1.780    Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg_n_0_[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X65Y34         FDCE (Hold_fdce_C_D)         0.092     1.587    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=7, routed)           0.170     1.806    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]
    SLICE_X63Y34         LUT5 (Prop_lut5_I2_O)        0.043     1.849 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[3]
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.107     1.602    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/Q
                         net (fo=2, routed)           0.154     1.789    Main_Blocks_i/sram_ctrl_0/U0/loop_cnt
    SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    Main_Blocks_i/sram_ctrl_0/U0/loop_cnt[0]_i_1_n_0
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X65Y34         FDCE (Hold_fdce_C_D)         0.092     1.587    Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=4, routed)           0.115     1.737    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[3]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.098     1.835 r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/UART_TXmod_0/U0/sysclk
    SLICE_X63Y34         FDRE                                         r  Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.092     1.587    Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/State_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y34   Main_Blocks_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/State_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/State_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/State_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/State_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y34   Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X64Y34   Main_Blocks_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.863ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.776ns (38.824%)  route 1.223ns (61.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.782     7.174    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.509    88.204    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                         clock pessimism              0.273    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    88.037    Main_Blocks_i/sram_ctrl_0/U0/write_active_reg
  -------------------------------------------------------------------
                         required time                         88.037    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 80.863    

Slack (MET) :             80.909ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.776ns (38.824%)  route 1.223ns (61.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.782     7.174    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDPE                                         f  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.509    88.204    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/C
                         clock pessimism              0.273    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X65Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    88.083    Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         88.083    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 80.909    

Slack (MET) :             80.909ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.776ns (38.824%)  route 1.223ns (61.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.782     7.174    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDPE                                         f  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.509    88.204    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/C
                         clock pessimism              0.273    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X65Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    88.083    Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg
  -------------------------------------------------------------------
                         required time                         88.083    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 80.909    

Slack (MET) :             81.111ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.776ns (44.169%)  route 0.981ns (55.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.540     6.932    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    88.043    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.043    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 81.111    

Slack (MET) :             81.111ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.776ns (44.169%)  route 0.981ns (55.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.540     6.932    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    88.043    Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.043    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 81.111    

Slack (MET) :             81.111ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.776ns (44.169%)  route 0.981ns (55.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.540     6.932    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513    88.208    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/C
                         clock pessimism              0.275    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X65Y34         FDCE (Recov_fdce_C_CLR)     -0.405    88.043    Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.043    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 81.111    

Slack (MET) :             81.141ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.776ns (43.896%)  route 0.992ns (56.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.551     6.943    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.512    88.207    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.361    88.084    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.084    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 81.141    

Slack (MET) :             81.183ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.776ns (43.896%)  route 0.992ns (56.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.551     6.943    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.512    88.207    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.319    88.126    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 81.183    

Slack (MET) :             81.183ns  (required time - arrival time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.776ns (43.896%)  route 0.992ns (56.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.478     5.653 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.441     6.094    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.298     6.392 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.551     6.943    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.512    88.207    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/C
                         clock pessimism              0.273    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.319    88.126    Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 81.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.273%)  route 0.365ns (59.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.197     2.105    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X64Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.273%)  route 0.365ns (59.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.197     2.105    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X64Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.273%)  route 0.365ns (59.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.197     2.105    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X64Y33         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.859     2.008    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y33         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg/C
                         clock pessimism             -0.500     1.508    
    SLICE_X64Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.441    Main_Blocks_i/sram_ctrl_0/U0/o_TX_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.939%)  route 0.355ns (59.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.187     2.096    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X65Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Main_Blocks_i/sram_ctrl_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.939%)  route 0.355ns (59.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.187     2.096    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X65Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Main_Blocks_i/sram_ctrl_0/U0/loop_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.939%)  route 0.355ns (59.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.187     2.096    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y34         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.860     2.009    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y34         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X65Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Main_Blocks_i/sram_ctrl_0/U0/mess_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.246ns (35.408%)  route 0.449ns (64.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.281     2.189    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDCE                                         f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.857     2.006    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                         clock pessimism             -0.500     1.506    
    SLICE_X65Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Main_Blocks_i/sram_ctrl_0/U0/write_active_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.246ns (35.408%)  route 0.449ns (64.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.281     2.189    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDPE                                         f  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.857     2.006    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/C
                         clock pessimism             -0.500     1.506    
    SLICE_X65Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.246ns (35.408%)  route 0.449ns (64.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.643 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=4, routed)           0.168     1.810    Main_Blocks_i/sram_ctrl_0/U0/reset_n
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.098     1.908 f  Main_Blocks_i/sram_ctrl_0/U0/done_i_2/O
                         net (fo=9, routed)           0.281     2.189    Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0
    SLICE_X65Y31         FDPE                                         f  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.857     2.006    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/C
                         clock pessimism             -0.500     1.506    
    SLICE_X65Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.537ns  (logic 4.038ns (29.830%)  route 9.499ns (70.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          9.499    15.194    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    18.713 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.713    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.379ns  (logic 4.021ns (30.056%)  route 9.358ns (69.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          9.358    15.053    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    18.556 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.556    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.061ns  (logic 4.043ns (30.953%)  route 9.018ns (69.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          9.018    14.713    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.525    18.238 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.238    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.901ns  (logic 4.023ns (31.182%)  route 8.878ns (68.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          8.878    14.573    A_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         3.505    18.078 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.078    A[0]
    C15                                                               r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.102ns (40.361%)  route 6.061ns (59.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.631     5.175    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X62Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.419     5.594 r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           6.061    11.655    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.683    15.338 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    15.338    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 4.023ns (41.777%)  route 5.606ns (58.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          5.606    11.301    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.505    14.806 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.806    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.023ns (42.401%)  route 5.465ns (57.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          5.465    11.160    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.665 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.665    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.185ns  (logic 4.025ns (43.819%)  route 5.160ns (56.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          5.160    10.855    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.507    14.362 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.362    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.034ns (44.608%)  route 5.009ns (55.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          5.009    10.704    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.516    14.220 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.220    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.897ns  (logic 4.039ns (45.401%)  route 4.858ns (54.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.633     5.177    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          4.858    10.553    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.074 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.074    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.010ns (55.627%)  route 0.806ns (44.373%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.231     1.864    Main_Blocks_i/sram_ctrl_0/U0/write_active
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  Main_Blocks_i/sram_ctrl_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          0.574     2.483    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.307 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.307    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.375ns (74.693%)  route 0.466ns (25.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          0.466     2.125    A_OBUF[20]
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.336 r  A_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.336    A[20]
    T1                                                                r  A[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.010ns (53.990%)  route 0.861ns (46.010%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.231     1.864    Main_Blocks_i/sram_ctrl_0/U0/write_active
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  Main_Blocks_i/sram_ctrl_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          0.630     2.538    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.362 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.362    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.377ns (72.392%)  route 0.525ns (27.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  Main_Blocks_i/sram_ctrl_0/U0/CE_n_reg/Q
                         net (fo=2, routed)           0.525     2.158    CE_n_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.394 r  CE_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.394    CE_n
    U8                                                                r  CE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            WE_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.377ns (72.146%)  route 0.532ns (27.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDPE                                         r  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  Main_Blocks_i/sram_ctrl_0/U0/WE_n_reg/Q
                         net (fo=2, routed)           0.532     2.164    WE_n_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.401 r  WE_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.401    WE_n
    V8                                                                r  WE_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.378ns (71.825%)  route 0.540ns (28.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          0.540     2.199    A_OBUF[21]
    T2                   OBUF (Prop_obuf_I_O)         1.214     3.413 r  A_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.413    A[21]
    T2                                                                r  A[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.010ns (52.118%)  route 0.928ns (47.882%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.231     1.864    Main_Blocks_i/sram_ctrl_0/U0/write_active
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  Main_Blocks_i/sram_ctrl_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          0.697     2.606    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.430 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.430    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.384ns (71.380%)  route 0.555ns (28.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.495    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y35         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  Main_Blocks_i/sram_ctrl_0/U0/A_reg[0]/Q
                         net (fo=23, routed)          0.555     2.213    A_OBUF[17]
    R3                   OBUF (Prop_obuf_I_O)         1.220     3.433 r  A_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.433    A[17]
    R3                                                                r  A[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.010ns (51.193%)  route 0.963ns (48.807%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.231     1.864    Main_Blocks_i/sram_ctrl_0/U0/write_active
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  Main_Blocks_i/sram_ctrl_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          0.732     2.641    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.465 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.465    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.010ns (50.480%)  route 0.991ns (49.520%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.588     1.492    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y31         FDCE                                         r  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  Main_Blocks_i/sram_ctrl_0/U0/write_active_reg/Q
                         net (fo=2, routed)           0.231     1.864    Main_Blocks_i/sram_ctrl_0/U0/write_active
    SLICE_X65Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  Main_Blocks_i/sram_ctrl_0/U0/DQ_t[0]_INST_0/O
                         net (fo=16, routed)          0.760     2.668    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.492 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.492    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Main_Blocks_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.615ns (21.189%)  route 6.007ns (78.811%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           5.388     6.851    Main_Blocks_i/Switchmod_0/U0/i_signal
    SLICE_X65Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.003 r  Main_Blocks_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.619     7.622    Main_Blocks_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513     4.878    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Main_Blocks_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.316ns  (logic 1.587ns (21.691%)  route 5.729ns (78.309%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           5.388     6.851    Main_Blocks_i/Switchmod_0/U0/i_signal
    SLICE_X65Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.975 r  Main_Blocks_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.341     7.316    Main_Blocks_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513     4.878    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.315ns  (logic 1.587ns (21.694%)  route 5.728ns (78.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           5.388     6.851    Main_Blocks_i/Switchmod_0/U0/i_signal
    SLICE_X65Y34         LUT3 (Prop_lut3_I1_O)        0.124     6.975 r  Main_Blocks_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.340     7.315    Main_Blocks_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513     4.878    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X62Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.376ns  (logic 1.463ns (22.945%)  route 4.913ns (77.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.913     6.376    Main_Blocks_i/Switchmod_0/U0/i_signal
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.513     4.878    Main_Blocks_i/Switchmod_0/U0/sysclk
    SLICE_X64Y34         FDRE                                         r  Main_Blocks_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 1.477ns (47.004%)  route 1.665ns (52.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.665     3.142    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[14]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 1.465ns (50.514%)  route 1.435ns (49.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.435     2.900    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[10]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.450ns (51.301%)  route 1.376ns (48.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.376     2.826    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[8]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 1.456ns (54.051%)  route 1.238ns (45.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.238     2.694    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[15]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[15]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 1.458ns (54.419%)  route 1.222ns (45.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.222     2.680    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[5]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 1.471ns (56.209%)  route 1.146ns (43.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.146     2.616    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[3]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511     4.876    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.217ns (42.645%)  route 0.292ns (57.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.292     0.509    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[13]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.216ns (36.483%)  route 0.376ns (63.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.376     0.593    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[11]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.212ns (35.779%)  route 0.381ns (64.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.381     0.594    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[7]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.222ns (34.735%)  route 0.416ns (65.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.416     0.638    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[4]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.750%)  route 0.437ns (66.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.437     0.660    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[2]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.236ns (35.738%)  route 0.425ns (64.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.425     0.661    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[6]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.224ns (33.434%)  route 0.445ns (66.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.445     0.669    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[9]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[9]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.237ns (35.318%)  route 0.433ns (64.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.433     0.670    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[1]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.221ns (32.507%)  route 0.459ns (67.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.459     0.680    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[0]
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X64Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[0]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.239ns (35.065%)  route 0.442ns (64.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.442     0.680    Main_Blocks_i/sram_ctrl_0/U0/DQ_i[3]
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.858     2.007    Main_Blocks_i/sram_ctrl_0/U0/sysclk
    SLICE_X65Y32         FDRE                                         r  Main_Blocks_i/sram_ctrl_0/U0/data_buf_reg[3]/C





