From f1b1c987751478dc48ab85201ee5a503d93d9e5d Mon Sep 17 00:00:00 2001
From: hcy <hcy@rock-chips.com>
Date: Thu, 24 Apr 2014 11:44:41 +0800
Subject: [PATCH] fix display abnormal when system exit sleep mode

---
 arch/arm/mach-rockchip/ddr_rk32.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-rockchip/ddr_rk32.c b/arch/arm/mach-rockchip/ddr_rk32.c
index 31383a5a4976..13570674e0db 100755
--- a/arch/arm/mach-rockchip/ddr_rk32.c
+++ b/arch/arm/mach-rockchip/ddr_rk32.c
@@ -32,7 +32,7 @@ typedef uint32_t uint32;
 
 #define DDR3_DDR2_ODT_DISABLE_FREQ    (333)
 #define DDR3_DDR2_DLL_DISABLE_FREQ    (333)
-#define SR_IDLE                       (0x1)   //unit:32*DDR clk cycle, and 0 for disable auto self-refresh
+#define SR_IDLE                       (0x3)   //unit:32*DDR clk cycle, and 0 for disable auto self-refresh
 #define PD_IDLE                       (0X40)  //unit:DDR clk cycle, and 0 for disable auto power-down
 
 //#if (DDR3_DDR2_ODT_DISABLE_FREQ > DDR3_DDR2_DLL_DISABLE_FREQ)
-- 
2.35.3

