

================================================================
== Vitis HLS Report for 'udivrem_512u_s'
================================================================
* Date:           Mon Aug 23 09:42:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        7|        7|         1|          -|          -|      8|        no|
        |- Loop 2            |        7|        7|         1|          -|          -|      8|        no|
        |- VITIS_LOOP_498_1  |        2|       17|         2|          -|          -|  1 ~ 8|        no|
        |- VITIS_LOOP_502_2  |        ?|        ?|         2|          2|          1|      ?|       yes|
        |- VITIS_LOOP_508_3  |        7|        7|         2|          1|          1|      7|       yes|
        |- VITIS_LOOP_513_4  |        7|        7|         2|          1|          1|      7|       yes|
        |- Loop 7            |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_547_1  |        3|       31|         4|          4|          1|  1 ~ 8|       yes|
        |- Loop 9            |        7|        7|         1|          1|          1|      8|       yes|
        |- Loop 10           |        2|        2|         1|          1|          1|      2|       yes|
        |- Loop 11           |        7|        7|         1|          1|          1|      8|       yes|
        |- Loop 12           |        7|        7|         1|          1|          1|      8|       yes|
        |- VITIS_LOOP_685_1  |        ?|        ?|         2|          1|          1|      ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 4, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 9
  Pipeline-0 : II = 2, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 1, States = { 28 }
  Pipeline-4 : II = 1, D = 1, States = { 30 }
  Pipeline-5 : II = 4, D = 4, States = { 43 44 45 46 }
  Pipeline-6 : II = 1, D = 1, States = { 51 }
  Pipeline-7 : II = 1, D = 1, States = { 54 }
  Pipeline-8 : II = 1, D = 2, States = { 56 57 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 
5 --> 4 6 
6 --> 7 
7 --> 8 6 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 21 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 13 
21 --> 22 
22 --> 23 26 32 51 
23 --> 24 
24 --> 25 
25 --> 50 
26 --> 27 
27 --> 28 
28 --> 29 28 
29 --> 30 
30 --> 31 30 
31 --> 50 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 41 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 43 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 
51 --> 52 51 
52 --> 53 
53 --> 54 
54 --> 55 54 
55 --> 56 
56 --> 58 57 
57 --> 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 50 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 65 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 66 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits = alloca i64 1" [./intx/intx.hpp:493]   --->   Operation 67 'alloca' 'na_divisor_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%na_numerator_word_num_bits = alloca i64 1" [./intx/intx.hpp:493]   --->   Operation 68 'alloca' 'na_numerator_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%q_word_num_bits = alloca i64 1" [./intx/intx.hpp:679]   --->   Operation 69 'alloca' 'q_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%r_word_num_bits = alloca i64 1" [./intx/intx.hpp:683]   --->   Operation 70 'alloca' 'r_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 71 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 71 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%idx = phi i3 0, void, i3 %add_ln29, void" [./intx/intx.hpp:29]   --->   Operation 72 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.71ns)   --->   "%add_ln29 = add i3 %idx, i3 1" [./intx/intx.hpp:29]   --->   Operation 73 'add' 'add_ln29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %idx" [./intx/intx.hpp:29]   --->   Operation 74 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %zext_ln29" [./intx/intx.hpp:29]   --->   Operation 75 'getelementptr' 'this_divisor_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %this_divisor_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 76 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/1] (0.56ns)   --->   "%icmp_ln29 = icmp_eq  i3 %idx, i3 7" [./intx/intx.hpp:29]   --->   Operation 77 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 79 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ZN4intx4uintILj512EEC2Ev.exit.i" [./intx/intx.hpp:29]   --->   Operation 80 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%idx198 = phi i3 %add_ln29_1, void %_ZN4intx4uintILj512EEC2Ev.exit.i, i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 81 'phi' 'idx198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.71ns)   --->   "%add_ln29_1 = add i3 %idx198, i3 1" [./intx/intx.hpp:29]   --->   Operation 82 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i3 %idx198" [./intx/intx.hpp:29]   --->   Operation 83 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29_1" [./intx/intx.hpp:29]   --->   Operation 84 'getelementptr' 'this_numerator_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %this_numerator_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 85 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.56ns)   --->   "%icmp_ln29_1 = icmp_eq  i3 %idx198, i3 7" [./intx/intx.hpp:29]   --->   Operation 86 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %_ZN4intx4uintILj512EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 88 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%vn = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 0" [./intx/intx.hpp:29]   --->   Operation 89 'getelementptr' 'vn' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0" [./intx/intx.hpp:29]   --->   Operation 90 'getelementptr' 'un' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_2 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 8" [./intx/intx.hpp:29]   --->   Operation 91 'getelementptr' 'this_numerator_word_num_bits_addr_2' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%u_2 = getelementptr i64 %u, i64 0, i64 0" [./intx/intx.hpp:50]   --->   Operation 92 'getelementptr' 'u_2' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%v_27 = getelementptr i64 %v, i64 0, i64 0" [./intx/intx.hpp:50]   --->   Operation 93 'getelementptr' 'v_27' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.46ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 94 'br' 'br_ln498' <Predicate = (icmp_ln29_1)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%na_num_numerator_words = phi i4 %add_ln498, void, i4 8, void %_ZN4intx8internal19normalized_div_argsILj512EEC2Ev.exit" [./intx/intx.hpp:498]   --->   Operation 95 'phi' 'na_num_numerator_words' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.72ns)   --->   "%icmp_ln498 = icmp_eq  i4 %na_num_numerator_words, i4 0" [./intx/intx.hpp:498]   --->   Operation 96 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 97 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498, void, void %.critedge" [./intx/intx.hpp:498]   --->   Operation 98 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.80ns)   --->   "%add_ln498 = add i4 %na_num_numerator_words, i4 15" [./intx/intx.hpp:498]   --->   Operation 99 'add' 'add_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i4 %add_ln498" [./intx/intx.hpp:498]   --->   Operation 100 'zext' 'zext_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr i64 %u, i64 0, i64 %zext_ln498" [./intx/intx.hpp:498]   --->   Operation 101 'getelementptr' 'u_addr_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (0.73ns)   --->   "%u_load = load i3 %u_addr_1" [./intx/intx.hpp:498]   --->   Operation 102 'load' 'u_load' <Predicate = (!icmp_ln498)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./intx/intx.hpp:498]   --->   Operation 103 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (0.73ns)   --->   "%u_load = load i3 %u_addr_1" [./intx/intx.hpp:498]   --->   Operation 104 'load' 'u_load' <Predicate = (!icmp_ln498)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 105 [1/1] (1.14ns)   --->   "%icmp_ln498_1 = icmp_eq  i64 %u_load, i64 0" [./intx/intx.hpp:498]   --->   Operation 105 'icmp' 'icmp_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498_1, void %.critedge, void" [./intx/intx.hpp:498]   --->   Operation 106 'br' 'br_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 107 'br' 'br_ln498' <Predicate = (!icmp_ln498 & icmp_ln498_1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.46ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 108 'br' 'br_ln502' <Predicate = (!icmp_ln498_1) | (icmp_ln498)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 2.09>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%na_num_divisor_words = phi i64 %add_ln502, void, i64 8, void %.critedge" [./intx/intx.hpp:502]   --->   Operation 109 'phi' 'na_num_divisor_words' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.36ns)   --->   "%add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615" [./intx/intx.hpp:502]   --->   Operation 110 'add' 'add_ln502' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.14ns)   --->   "%icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0" [./intx/intx.hpp:502]   --->   Operation 111 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i64 %v, i64 0, i64 %add_ln502" [./intx/intx.hpp:505]   --->   Operation 112 'getelementptr' 'v_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [2/2] (0.73ns)   --->   "%v_load_11 = load i3 %v_addr_1" [./intx/intx.hpp:505]   --->   Operation 113 'load' 'v_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/2] (0.73ns)   --->   "%v_load_11 = load i3 %v_addr_1" [./intx/intx.hpp:505]   --->   Operation 115 'load' 'v_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 116 [1/1] (1.14ns)   --->   "%icmp_ln502_1 = icmp_eq  i64 %v_load_11, i64 0" [./intx/intx.hpp:502]   --->   Operation 116 'icmp' 'icmp_ln502_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.14ns)   --->   "%and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_1" [./intx/intx.hpp:502]   --->   Operation 117 'and' 'and_ln502' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %and_ln502, void %.critedge102, void" [./intx/intx.hpp:502]   --->   Operation 118 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./intx/intx.hpp:502]   --->   Operation 119 'specloopname' 'specloopname_ln502' <Predicate = (and_ln502)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 120 'br' 'br_ln502' <Predicate = (and_ln502)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i4 %na_num_numerator_words" [./intx/intx.hpp:657]   --->   Operation 121 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:657]   --->   Operation 122 'trunc' 'trunc_ln657_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:657]   --->   Operation 123 'trunc' 'trunc_ln657_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.14ns)   --->   "%add_ln657 = add i32 %trunc_ln657_1, i32 4294967295" [./intx/intx.hpp:657]   --->   Operation 124 'add' 'add_ln657' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = ctlz i64 @llvm.ctlz.i64, i64 %v_load_11, i1 1" [./intx/intx.hpp:468]   --->   Operation 125 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%na_shift = trunc i64 %tmp" [./intx/intx.hpp:468]   --->   Operation 126 'trunc' 'na_shift' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.80ns)   --->   "%icmp_ln506 = icmp_ne  i32 %na_shift, i32 0" [./intx/intx.hpp:506]   --->   Operation 127 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void, void" [./intx/intx.hpp:506]   --->   Operation 128 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sh_prom_i = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 129 'zext' 'sh_prom_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.14ns)   --->   "%sub25_i = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 130 'sub' 'sub25_i' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%sh_prom26_i = zext i32 %sub25_i" [./intx/intx.hpp:468]   --->   Operation 131 'zext' 'sh_prom26_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.46ns)   --->   "%br_ln508 = br void" [./intx/intx.hpp:508]   --->   Operation 132 'br' 'br_ln508' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 9 <SV = 9> <Delay = 0.73>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr i64 %u, i64 0, i64 7" [./intx/intx.hpp:520]   --->   Operation 133 'getelementptr' 'u_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (0.73ns)   --->   "%u_load_1 = load i3 %u_addr_2" [./intx/intx.hpp:520]   --->   Operation 134 'load' 'u_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr i64 %u, i64 0, i64 6" [./intx/intx.hpp:520]   --->   Operation 135 'getelementptr' 'u_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (0.73ns)   --->   "%u_load_2 = load i3 %u_addr_3" [./intx/intx.hpp:520]   --->   Operation 136 'load' 'u_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i64 %v, i64 0, i64 7" [./intx/intx.hpp:521]   --->   Operation 137 'getelementptr' 'v_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (0.73ns)   --->   "%v_load = load i3 %v_addr_2" [./intx/intx.hpp:521]   --->   Operation 138 'load' 'v_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i64 %v, i64 0, i64 6" [./intx/intx.hpp:521]   --->   Operation 139 'getelementptr' 'v_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (0.73ns)   --->   "%v_load_1 = load i3 %v_addr_3" [./intx/intx.hpp:521]   --->   Operation 140 'load' 'v_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 10 <SV = 10> <Delay = 1.46>
ST_10 : Operation 141 [1/2] (0.73ns)   --->   "%u_load_1 = load i3 %u_addr_2" [./intx/intx.hpp:520]   --->   Operation 141 'load' 'u_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 142 [1/2] (0.73ns)   --->   "%u_load_2 = load i3 %u_addr_3" [./intx/intx.hpp:520]   --->   Operation 142 'load' 'u_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%u_addr_4 = getelementptr i64 %u, i64 0, i64 5" [./intx/intx.hpp:520]   --->   Operation 143 'getelementptr' 'u_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [2/2] (0.73ns)   --->   "%u_load_3 = load i3 %u_addr_4" [./intx/intx.hpp:520]   --->   Operation 144 'load' 'u_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%u_addr_5 = getelementptr i64 %u, i64 0, i64 4" [./intx/intx.hpp:520]   --->   Operation 145 'getelementptr' 'u_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (0.73ns)   --->   "%u_load_4 = load i3 %u_addr_5" [./intx/intx.hpp:520]   --->   Operation 146 'load' 'u_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_8 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 6" [./intx/intx.hpp:520]   --->   Operation 147 'getelementptr' 'this_numerator_word_num_bits_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_2, i3 %this_numerator_word_num_bits_addr_8" [./intx/intx.hpp:520]   --->   Operation 148 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_9 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 7" [./intx/intx.hpp:520]   --->   Operation 149 'getelementptr' 'this_numerator_word_num_bits_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_1, i3 %this_numerator_word_num_bits_addr_9" [./intx/intx.hpp:520]   --->   Operation 150 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 151 [1/2] (0.73ns)   --->   "%v_load = load i3 %v_addr_2" [./intx/intx.hpp:521]   --->   Operation 151 'load' 'v_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 152 [1/2] (0.73ns)   --->   "%v_load_1 = load i3 %v_addr_3" [./intx/intx.hpp:521]   --->   Operation 152 'load' 'v_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%v_addr_4 = getelementptr i64 %v, i64 0, i64 5" [./intx/intx.hpp:521]   --->   Operation 153 'getelementptr' 'v_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (0.73ns)   --->   "%v_load_2 = load i3 %v_addr_4" [./intx/intx.hpp:521]   --->   Operation 154 'load' 'v_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%v_addr_5 = getelementptr i64 %v, i64 0, i64 4" [./intx/intx.hpp:521]   --->   Operation 155 'getelementptr' 'v_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (0.73ns)   --->   "%v_load_3 = load i3 %v_addr_5" [./intx/intx.hpp:521]   --->   Operation 156 'load' 'v_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_7 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 6" [./intx/intx.hpp:521]   --->   Operation 157 'getelementptr' 'this_divisor_word_num_bits_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_1, i3 %this_divisor_word_num_bits_addr_7" [./intx/intx.hpp:521]   --->   Operation 158 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_8 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 7" [./intx/intx.hpp:521]   --->   Operation 159 'getelementptr' 'this_divisor_word_num_bits_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load, i3 %this_divisor_word_num_bits_addr_8" [./intx/intx.hpp:521]   --->   Operation 160 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 11 <SV = 11> <Delay = 1.46>
ST_11 : Operation 161 [1/2] (0.73ns)   --->   "%u_load_3 = load i3 %u_addr_4" [./intx/intx.hpp:520]   --->   Operation 161 'load' 'u_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 162 [1/2] (0.73ns)   --->   "%u_load_4 = load i3 %u_addr_5" [./intx/intx.hpp:520]   --->   Operation 162 'load' 'u_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%u_addr_6 = getelementptr i64 %u, i64 0, i64 3" [./intx/intx.hpp:520]   --->   Operation 163 'getelementptr' 'u_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [2/2] (0.73ns)   --->   "%u_load_5 = load i3 %u_addr_6" [./intx/intx.hpp:520]   --->   Operation 164 'load' 'u_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%u_addr_7 = getelementptr i64 %u, i64 0, i64 2" [./intx/intx.hpp:520]   --->   Operation 165 'getelementptr' 'u_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [2/2] (0.73ns)   --->   "%u_load_6 = load i3 %u_addr_7" [./intx/intx.hpp:520]   --->   Operation 166 'load' 'u_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_6 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:520]   --->   Operation 167 'getelementptr' 'this_numerator_word_num_bits_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_4, i3 %this_numerator_word_num_bits_addr_6" [./intx/intx.hpp:520]   --->   Operation 168 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_7 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 5" [./intx/intx.hpp:520]   --->   Operation 169 'getelementptr' 'this_numerator_word_num_bits_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_3, i3 %this_numerator_word_num_bits_addr_7" [./intx/intx.hpp:520]   --->   Operation 170 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 171 [1/2] (0.73ns)   --->   "%v_load_2 = load i3 %v_addr_4" [./intx/intx.hpp:521]   --->   Operation 171 'load' 'v_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 172 [1/2] (0.73ns)   --->   "%v_load_3 = load i3 %v_addr_5" [./intx/intx.hpp:521]   --->   Operation 172 'load' 'v_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%v_addr_6 = getelementptr i64 %v, i64 0, i64 3" [./intx/intx.hpp:521]   --->   Operation 173 'getelementptr' 'v_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (0.73ns)   --->   "%v_load_4 = load i3 %v_addr_6" [./intx/intx.hpp:521]   --->   Operation 174 'load' 'v_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%v_addr_7 = getelementptr i64 %v, i64 0, i64 2" [./intx/intx.hpp:521]   --->   Operation 175 'getelementptr' 'v_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [2/2] (0.73ns)   --->   "%v_load_5 = load i3 %v_addr_7" [./intx/intx.hpp:521]   --->   Operation 176 'load' 'v_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_5 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:521]   --->   Operation 177 'getelementptr' 'this_divisor_word_num_bits_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_3, i3 %this_divisor_word_num_bits_addr_5" [./intx/intx.hpp:521]   --->   Operation 178 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_6 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 5" [./intx/intx.hpp:521]   --->   Operation 179 'getelementptr' 'this_divisor_word_num_bits_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_2, i3 %this_divisor_word_num_bits_addr_6" [./intx/intx.hpp:521]   --->   Operation 180 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 12> <Delay = 1.46>
ST_12 : Operation 181 [1/2] (0.73ns)   --->   "%u_load_5 = load i3 %u_addr_6" [./intx/intx.hpp:520]   --->   Operation 181 'load' 'u_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 182 [1/2] (0.73ns)   --->   "%u_load_6 = load i3 %u_addr_7" [./intx/intx.hpp:520]   --->   Operation 182 'load' 'u_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%u_addr_8 = getelementptr i64 %u, i64 0, i64 1" [./intx/intx.hpp:520]   --->   Operation 183 'getelementptr' 'u_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (0.73ns)   --->   "%u_load_7 = load i3 %u_addr_8" [./intx/intx.hpp:520]   --->   Operation 184 'load' 'u_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 185 [2/2] (0.73ns)   --->   "%u_load_8 = load i3 %u_2" [./intx/intx.hpp:520]   --->   Operation 185 'load' 'u_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_4 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:520]   --->   Operation 186 'getelementptr' 'this_numerator_word_num_bits_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_6, i3 %this_numerator_word_num_bits_addr_4" [./intx/intx.hpp:520]   --->   Operation 187 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_5 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:520]   --->   Operation 188 'getelementptr' 'this_numerator_word_num_bits_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_5, i3 %this_numerator_word_num_bits_addr_5" [./intx/intx.hpp:520]   --->   Operation 189 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 190 [1/2] (0.73ns)   --->   "%v_load_4 = load i3 %v_addr_6" [./intx/intx.hpp:521]   --->   Operation 190 'load' 'v_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 191 [1/2] (0.73ns)   --->   "%v_load_5 = load i3 %v_addr_7" [./intx/intx.hpp:521]   --->   Operation 191 'load' 'v_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%v_addr_8 = getelementptr i64 %v, i64 0, i64 1" [./intx/intx.hpp:521]   --->   Operation 192 'getelementptr' 'v_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [2/2] (0.73ns)   --->   "%v_load_6 = load i3 %v_addr_8" [./intx/intx.hpp:521]   --->   Operation 193 'load' 'v_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 194 [2/2] (0.73ns)   --->   "%v_load_7 = load i3 %v_27" [./intx/intx.hpp:521]   --->   Operation 194 'load' 'v_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_3 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:521]   --->   Operation 195 'getelementptr' 'this_divisor_word_num_bits_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_5, i3 %this_divisor_word_num_bits_addr_3" [./intx/intx.hpp:521]   --->   Operation 196 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_4 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:521]   --->   Operation 197 'getelementptr' 'this_divisor_word_num_bits_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_4, i3 %this_divisor_word_num_bits_addr_4" [./intx/intx.hpp:521]   --->   Operation 198 'store' 'store_ln521' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 13> <Delay = 2.76>
ST_13 : Operation 199 [1/2] (0.73ns)   --->   "%u_load_7 = load i3 %u_addr_8" [./intx/intx.hpp:520]   --->   Operation 199 'load' 'u_load_7' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 200 [1/2] (0.73ns)   --->   "%u_load_8 = load i3 %u_2" [./intx/intx.hpp:520]   --->   Operation 200 'load' 'u_load_8' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 201 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_8, i3 %un" [./intx/intx.hpp:520]   --->   Operation 201 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_3 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:520]   --->   Operation 202 'getelementptr' 'this_numerator_word_num_bits_addr_3' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %u_load_7, i3 %this_numerator_word_num_bits_addr_3" [./intx/intx.hpp:520]   --->   Operation 203 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 204 [1/2] (0.73ns)   --->   "%v_load_6 = load i3 %v_addr_8" [./intx/intx.hpp:521]   --->   Operation 204 'load' 'v_load_6' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 205 [1/2] (0.73ns)   --->   "%v_load_7 = load i3 %v_27" [./intx/intx.hpp:521]   --->   Operation 205 'load' 'v_load_7' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 206 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_7, i3 %vn" [./intx/intx.hpp:521]   --->   Operation 206 'store' 'store_ln521' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_2 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:521]   --->   Operation 207 'getelementptr' 'this_divisor_word_num_bits_addr_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.73ns)   --->   "%store_ln521 = store i64 %v_load_6, i3 %this_divisor_word_num_bits_addr_2" [./intx/intx.hpp:521]   --->   Operation 208 'store' 'store_ln521' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 209 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln506)> <Delay = 0.46>
ST_13 : Operation 210 [1/2] (0.73ns)   --->   "%u_load_11 = load i3 %u_2" [./intx/intx.hpp:515]   --->   Operation 210 'load' 'u_load_11' <Predicate = (icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 211 [1/1] (1.30ns)   --->   "%shl_ln515 = shl i64 %u_load_11, i64 %sh_prom_i" [./intx/intx.hpp:515]   --->   Operation 211 'shl' 'shl_ln515' <Predicate = (icmp_ln506)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.73ns)   --->   "%store_ln515 = store i64 %shl_ln515, i3 %un" [./intx/intx.hpp:515]   --->   Operation 212 'store' 'store_ln515' <Predicate = (icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 213 [1/1] (0.46ns)   --->   "%br_ln516 = br void %_ifconv" [./intx/intx.hpp:516]   --->   Operation 213 'br' 'br_ln516' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 14 <SV = 8> <Delay = 1.44>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%i = phi i3 7, void, i3 %add_ln508, void %.split7" [./intx/intx.hpp:508]   --->   Operation 214 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.56ns)   --->   "%icmp_ln508 = icmp_eq  i3 %i, i3 0" [./intx/intx.hpp:508]   --->   Operation 216 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 217 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %icmp_ln508, void %.split7, void" [./intx/intx.hpp:508]   --->   Operation 218 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.71ns)   --->   "%add_ln508 = add i3 %i, i3 7" [./intx/intx.hpp:508]   --->   Operation 219 'add' 'add_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%i_cast6 = zext i3 %i" [./intx/intx.hpp:508]   --->   Operation 220 'zext' 'i_cast6' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%v_addr_9 = getelementptr i64 %v, i64 0, i64 %i_cast6" [./intx/intx.hpp:509]   --->   Operation 221 'getelementptr' 'v_addr_9' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 222 [2/2] (0.73ns)   --->   "%v_load_8 = load i3 %v_addr_9" [./intx/intx.hpp:509]   --->   Operation 222 'load' 'v_load_8' <Predicate = (!icmp_ln508)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i3 %add_ln508" [./intx/intx.hpp:509]   --->   Operation 223 'zext' 'zext_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%v_addr_10 = getelementptr i64 %v, i64 0, i64 %zext_ln509" [./intx/intx.hpp:509]   --->   Operation 224 'getelementptr' 'v_addr_10' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 225 [2/2] (0.73ns)   --->   "%v_load_9 = load i3 %v_addr_10" [./intx/intx.hpp:509]   --->   Operation 225 'load' 'v_load_9' <Predicate = (!icmp_ln508)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 15 <SV = 9> <Delay = 2.76>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./intx/intx.hpp:508]   --->   Operation 226 'specloopname' 'specloopname_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 227 [1/2] (0.73ns)   --->   "%v_load_8 = load i3 %v_addr_9" [./intx/intx.hpp:509]   --->   Operation 227 'load' 'v_load_8' <Predicate = (!icmp_ln508)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%shl_ln509 = shl i64 %v_load_8, i64 %sh_prom_i" [./intx/intx.hpp:509]   --->   Operation 228 'shl' 'shl_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [1/2] (0.73ns)   --->   "%v_load_9 = load i3 %v_addr_10" [./intx/intx.hpp:509]   --->   Operation 229 'load' 'v_load_9' <Predicate = (!icmp_ln508)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%lshr_ln509 = lshr i64 %v_load_9, i64 %sh_prom26_i" [./intx/intx.hpp:509]   --->   Operation 230 'lshr' 'lshr_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln509 = or i64 %lshr_ln509, i64 %shl_ln509" [./intx/intx.hpp:509]   --->   Operation 231 'or' 'or_ln509' <Predicate = (!icmp_ln508)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_9 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %i_cast6" [./intx/intx.hpp:509]   --->   Operation 232 'getelementptr' 'this_divisor_word_num_bits_addr_9' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.73ns)   --->   "%store_ln509 = store i64 %or_ln509, i3 %this_divisor_word_num_bits_addr_9" [./intx/intx.hpp:509]   --->   Operation 233 'store' 'store_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln508)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.73>
ST_16 : Operation 235 [2/2] (0.73ns)   --->   "%v_load_10 = load i3 %v_27" [./intx/intx.hpp:510]   --->   Operation 235 'load' 'v_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%u_addr_9 = getelementptr i64 %u, i64 0, i64 7" [./intx/intx.hpp:512]   --->   Operation 236 'getelementptr' 'u_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [2/2] (0.73ns)   --->   "%u_load_9 = load i3 %u_addr_9" [./intx/intx.hpp:512]   --->   Operation 237 'load' 'u_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 17 <SV = 10> <Delay = 2.76>
ST_17 : Operation 238 [1/2] (0.73ns)   --->   "%v_load_10 = load i3 %v_27" [./intx/intx.hpp:510]   --->   Operation 238 'load' 'v_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 239 [1/1] (1.30ns)   --->   "%shl_ln510 = shl i64 %v_load_10, i64 %sh_prom_i" [./intx/intx.hpp:510]   --->   Operation 239 'shl' 'shl_ln510' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.73ns)   --->   "%store_ln510 = store i64 %shl_ln510, i3 %vn" [./intx/intx.hpp:510]   --->   Operation 240 'store' 'store_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 241 [1/2] (0.73ns)   --->   "%u_load_9 = load i3 %u_addr_9" [./intx/intx.hpp:512]   --->   Operation 241 'load' 'u_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 242 [1/1] (1.30ns)   --->   "%lshr_ln512 = lshr i64 %u_load_9, i64 %sh_prom26_i" [./intx/intx.hpp:512]   --->   Operation 242 'lshr' 'lshr_ln512' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.73ns)   --->   "%store_ln512 = store i64 %lshr_ln512, i3 %this_numerator_word_num_bits_addr_2" [./intx/intx.hpp:512]   --->   Operation 243 'store' 'store_ln512' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 244 [1/1] (0.46ns)   --->   "%br_ln513 = br void" [./intx/intx.hpp:513]   --->   Operation 244 'br' 'br_ln513' <Predicate = true> <Delay = 0.46>

State 18 <SV = 11> <Delay = 1.44>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%empty_76 = phi i64 %u_load_9, void, i64 %u_load_10, void %.split5" [./intx/intx.hpp:512]   --->   Operation 245 'phi' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%i_7 = phi i3 7, void, i3 %add_ln513, void %.split5" [./intx/intx.hpp:513]   --->   Operation 246 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 247 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.56ns)   --->   "%icmp_ln513 = icmp_eq  i3 %i_7, i3 0" [./intx/intx.hpp:513]   --->   Operation 248 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 249 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513, void %.split5, void" [./intx/intx.hpp:513]   --->   Operation 250 'br' 'br_ln513' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.71ns)   --->   "%add_ln513 = add i3 %i_7, i3 7" [./intx/intx.hpp:513]   --->   Operation 251 'add' 'add_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i3 %add_ln513" [./intx/intx.hpp:514]   --->   Operation 252 'zext' 'zext_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%u_addr_10 = getelementptr i64 %u, i64 0, i64 %zext_ln514" [./intx/intx.hpp:514]   --->   Operation 253 'getelementptr' 'u_addr_10' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 254 [2/2] (0.73ns)   --->   "%u_load_10 = load i3 %u_addr_10" [./intx/intx.hpp:514]   --->   Operation 254 'load' 'u_load_10' <Predicate = (!icmp_ln513)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 19 <SV = 12> <Delay = 2.76>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%i_53_cast9 = zext i3 %i_7" [./intx/intx.hpp:513]   --->   Operation 255 'zext' 'i_53_cast9' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./intx/intx.hpp:513]   --->   Operation 256 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%shl_ln514 = shl i64 %empty_76, i64 %sh_prom_i" [./intx/intx.hpp:514]   --->   Operation 257 'shl' 'shl_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/2] (0.73ns)   --->   "%u_load_10 = load i3 %u_addr_10" [./intx/intx.hpp:514]   --->   Operation 258 'load' 'u_load_10' <Predicate = (!icmp_ln513)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%lshr_ln514 = lshr i64 %u_load_10, i64 %sh_prom26_i" [./intx/intx.hpp:514]   --->   Operation 259 'lshr' 'lshr_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln514 = or i64 %lshr_ln514, i64 %shl_ln514" [./intx/intx.hpp:514]   --->   Operation 260 'or' 'or_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_10 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_53_cast9" [./intx/intx.hpp:514]   --->   Operation 261 'getelementptr' 'this_numerator_word_num_bits_addr_10' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.73ns)   --->   "%store_ln514 = store i64 %or_ln514, i3 %this_numerator_word_num_bits_addr_10" [./intx/intx.hpp:514]   --->   Operation 262 'store' 'store_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 0.73>
ST_20 : Operation 264 [2/2] (0.73ns)   --->   "%u_load_11 = load i3 %u_2" [./intx/intx.hpp:515]   --->   Operation 264 'load' 'u_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 21 <SV = 14> <Delay = 1.44>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%p_0_7 = phi i64 %u_load_1, void, i64 %u_load_9, void" [./intx/intx.hpp:520]   --->   Operation 265 'phi' 'p_0_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%p_0_0 = phi i64 %u_load_8, void, i64 %u_load_11, void" [./intx/intx.hpp:520]   --->   Operation 266 'phi' 'p_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%d_6 = phi i64 %v_load_7, void, i64 %shl_ln510, void" [./intx/intx.hpp:521]   --->   Operation 267 'phi' 'd_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %d_6" [./intx/intx.hpp:525]   --->   Operation 268 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i4 %na_num_numerator_words" [./intx/intx.hpp:525]   --->   Operation 269 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_11 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525" [./intx/intx.hpp:525]   --->   Operation 270 'getelementptr' 'this_numerator_word_num_bits_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i3 %this_numerator_word_num_bits_addr_11" [./intx/intx.hpp:525]   --->   Operation 271 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 272 [1/1] (0.71ns)   --->   "%add_ln525 = add i3 %trunc_ln657, i3 7" [./intx/intx.hpp:525]   --->   Operation 272 'add' 'add_ln525' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln525_1 = zext i3 %add_ln525" [./intx/intx.hpp:525]   --->   Operation 273 'zext' 'zext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_12 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_1" [./intx/intx.hpp:525]   --->   Operation 274 'getelementptr' 'this_numerator_word_num_bits_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_1 = load i3 %this_numerator_word_num_bits_addr_12" [./intx/intx.hpp:525]   --->   Operation 275 'load' 'this_numerator_word_num_bits_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_10 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 %add_ln502" [./intx/intx.hpp:525]   --->   Operation 276 'getelementptr' 'this_divisor_word_num_bits_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [2/2] (0.73ns)   --->   "%this_divisor_word_num_bits_load = load i3 %this_divisor_word_num_bits_addr_10" [./intx/intx.hpp:525]   --->   Operation 277 'load' 'this_divisor_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 22 <SV = 15> <Delay = 3.59>
ST_22 : Operation 278 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i3 %this_numerator_word_num_bits_addr_11" [./intx/intx.hpp:525]   --->   Operation 278 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 279 [1/1] (1.14ns)   --->   "%icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0" [./intx/intx.hpp:525]   --->   Operation 279 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_1 = load i3 %this_numerator_word_num_bits_addr_12" [./intx/intx.hpp:525]   --->   Operation 280 'load' 'this_numerator_word_num_bits_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 281 [1/2] (0.73ns)   --->   "%this_divisor_word_num_bits_load = load i3 %this_divisor_word_num_bits_addr_10" [./intx/intx.hpp:525]   --->   Operation 281 'load' 'this_divisor_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 282 [1/1] (1.14ns)   --->   "%icmp_ln525_1 = icmp_ult  i64 %this_numerator_word_num_bits_load_1, i64 %this_divisor_word_num_bits_load" [./intx/intx.hpp:525]   --->   Operation 282 'icmp' 'icmp_ln525_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [1/1] (0.80ns)   --->   "%na_num_numerator_words_1 = add i4 %na_num_numerator_words, i4 1" [./intx/intx.hpp:526]   --->   Operation 283 'add' 'na_num_numerator_words_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_1" [./intx/intx.hpp:525]   --->   Operation 284 'and' 'and_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln525 = select i1 %and_ln525, i4 %na_num_numerator_words, i4 %na_num_numerator_words_1" [./intx/intx.hpp:525]   --->   Operation 285 'select' 'select_ln525' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i4 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 286 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i4 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 287 'trunc' 'trunc_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.80ns)   --->   "%icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln657_1" [./intx/intx.hpp:659]   --->   Operation 288 'icmp' 'icmp_ln659' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln659 = br i1 %icmp_ln659, void %memset.loop179, void" [./intx/intx.hpp:659]   --->   Operation 289 'br' 'br_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i64 %agg_result_1, i64 0, i64 0" [./intx/intx.hpp:660]   --->   Operation 290 'getelementptr' 'agg_result_1_addr' <Predicate = (!icmp_ln659)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %p_0_0, i3 %agg_result_1_addr" [./intx/intx.hpp:660]   --->   Operation 291 'store' 'store_ln660' <Predicate = (!icmp_ln659)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%u_addr_11 = getelementptr i64 %u, i64 0, i64 1" [./intx/intx.hpp:660]   --->   Operation 292 'getelementptr' 'u_addr_11' <Predicate = (!icmp_ln659)> <Delay = 0.00>
ST_22 : Operation 293 [2/2] (0.73ns)   --->   "%u_load_12 = load i3 %u_addr_11" [./intx/intx.hpp:660]   --->   Operation 293 'load' 'u_load_12' <Predicate = (!icmp_ln659)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%u_addr_12 = getelementptr i64 %u, i64 0, i64 2" [./intx/intx.hpp:660]   --->   Operation 294 'getelementptr' 'u_addr_12' <Predicate = (!icmp_ln659)> <Delay = 0.00>
ST_22 : Operation 295 [2/2] (0.73ns)   --->   "%u_load_13 = load i3 %u_addr_12" [./intx/intx.hpp:660]   --->   Operation 295 'load' 'u_load_13' <Predicate = (!icmp_ln659)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%agg_result_1_addr_7 = getelementptr i64 %agg_result_1, i64 0, i64 7" [./intx/intx.hpp:660]   --->   Operation 296 'getelementptr' 'agg_result_1_addr_7' <Predicate = (!icmp_ln659)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %p_0_7, i3 %agg_result_1_addr_7" [./intx/intx.hpp:660]   --->   Operation 297 'store' 'store_ln660' <Predicate = (!icmp_ln659)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 298 [1/1] (0.56ns)   --->   "%switch_ln662 = switch i32 %trunc_ln657_1, void %.preheader.preheader, i32 1, void %._crit_edge10, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit" [./intx/intx.hpp:662]   --->   Operation 298 'switch' 'switch_ln662' <Predicate = (icmp_ln659)> <Delay = 0.56>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%this_divisor_word_num_bits_addr_11 = getelementptr i64 %na_divisor_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:673]   --->   Operation 299 'getelementptr' 'this_divisor_word_num_bits_addr_11' <Predicate = (icmp_ln659 & trunc_ln657_1 == 2)> <Delay = 0.00>
ST_22 : Operation 300 [2/2] (0.73ns)   --->   "%this_divisor_word_num_bits_load_1 = load i3 %this_divisor_word_num_bits_addr_11" [./intx/intx.hpp:673]   --->   Operation 300 'load' 'this_divisor_word_num_bits_load_1' <Predicate = (icmp_ln659 & trunc_ln657_1 == 2)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d_6, i32 55, i32 62" [./intx/int128.hpp:608->./intx/intx.hpp:541]   --->   Operation 301 'partselect' 'trunc_ln' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 302 'zext' 'zext_ln609' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 303 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_22 : Operation 304 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 304 'load' 'v0' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_22 : Operation 305 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 305 'br' 'br_ln0' <Predicate = (icmp_ln659 & trunc_ln657_1 != 1 & trunc_ln657_1 != 2)> <Delay = 0.46>

State 23 <SV = 16> <Delay = 1.46>
ST_23 : Operation 306 [1/2] (0.73ns)   --->   "%u_load_12 = load i3 %u_addr_11" [./intx/intx.hpp:660]   --->   Operation 306 'load' 'u_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%agg_result_1_addr_1 = getelementptr i64 %agg_result_1, i64 0, i64 1" [./intx/intx.hpp:660]   --->   Operation 307 'getelementptr' 'agg_result_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_12, i3 %agg_result_1_addr_1" [./intx/intx.hpp:660]   --->   Operation 308 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 309 [1/2] (0.73ns)   --->   "%u_load_13 = load i3 %u_addr_12" [./intx/intx.hpp:660]   --->   Operation 309 'load' 'u_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%agg_result_1_addr_2 = getelementptr i64 %agg_result_1, i64 0, i64 2" [./intx/intx.hpp:660]   --->   Operation 310 'getelementptr' 'agg_result_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_13, i3 %agg_result_1_addr_2" [./intx/intx.hpp:660]   --->   Operation 311 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%u_addr_13 = getelementptr i64 %u, i64 0, i64 3" [./intx/intx.hpp:660]   --->   Operation 312 'getelementptr' 'u_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [2/2] (0.73ns)   --->   "%u_load_14 = load i3 %u_addr_13" [./intx/intx.hpp:660]   --->   Operation 313 'load' 'u_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%u_addr_14 = getelementptr i64 %u, i64 0, i64 4" [./intx/intx.hpp:660]   --->   Operation 314 'getelementptr' 'u_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [2/2] (0.73ns)   --->   "%u_load_15 = load i3 %u_addr_14" [./intx/intx.hpp:660]   --->   Operation 315 'load' 'u_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 24 <SV = 17> <Delay = 1.46>
ST_24 : Operation 316 [1/2] (0.73ns)   --->   "%u_load_14 = load i3 %u_addr_13" [./intx/intx.hpp:660]   --->   Operation 316 'load' 'u_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%agg_result_1_addr_3 = getelementptr i64 %agg_result_1, i64 0, i64 3" [./intx/intx.hpp:660]   --->   Operation 317 'getelementptr' 'agg_result_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_14, i3 %agg_result_1_addr_3" [./intx/intx.hpp:660]   --->   Operation 318 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 319 [1/2] (0.73ns)   --->   "%u_load_15 = load i3 %u_addr_14" [./intx/intx.hpp:660]   --->   Operation 319 'load' 'u_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%agg_result_1_addr_4 = getelementptr i64 %agg_result_1, i64 0, i64 4" [./intx/intx.hpp:660]   --->   Operation 320 'getelementptr' 'agg_result_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_15, i3 %agg_result_1_addr_4" [./intx/intx.hpp:660]   --->   Operation 321 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%u_addr_15 = getelementptr i64 %u, i64 0, i64 5" [./intx/intx.hpp:660]   --->   Operation 322 'getelementptr' 'u_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 323 [2/2] (0.73ns)   --->   "%u_load_16 = load i3 %u_addr_15" [./intx/intx.hpp:660]   --->   Operation 323 'load' 'u_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%u_addr_16 = getelementptr i64 %u, i64 0, i64 6" [./intx/intx.hpp:660]   --->   Operation 324 'getelementptr' 'u_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [2/2] (0.73ns)   --->   "%u_load_17 = load i3 %u_addr_16" [./intx/intx.hpp:660]   --->   Operation 325 'load' 'u_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 25 <SV = 18> <Delay = 1.46>
ST_25 : Operation 326 [1/2] (0.73ns)   --->   "%u_load_16 = load i3 %u_addr_15" [./intx/intx.hpp:660]   --->   Operation 326 'load' 'u_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%agg_result_1_addr_5 = getelementptr i64 %agg_result_1, i64 0, i64 5" [./intx/intx.hpp:660]   --->   Operation 327 'getelementptr' 'agg_result_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_16, i3 %agg_result_1_addr_5" [./intx/intx.hpp:660]   --->   Operation 328 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 329 [1/2] (0.73ns)   --->   "%u_load_17 = load i3 %u_addr_16" [./intx/intx.hpp:660]   --->   Operation 329 'load' 'u_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%agg_result_1_addr_6 = getelementptr i64 %agg_result_1, i64 0, i64 6" [./intx/intx.hpp:660]   --->   Operation 330 'getelementptr' 'agg_result_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.73ns)   --->   "%store_ln660 = store i64 %u_load_17, i3 %agg_result_1_addr_6" [./intx/intx.hpp:660]   --->   Operation 331 'store' 'store_ln660' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln660 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:660]   --->   Operation 332 'br' 'br_ln660' <Predicate = true> <Delay = 0.00>

State 26 <SV = 16> <Delay = 2.02>
ST_26 : Operation 333 [1/2] (0.73ns)   --->   "%this_divisor_word_num_bits_load_1 = load i3 %this_divisor_word_num_bits_addr_11" [./intx/intx.hpp:673]   --->   Operation 333 'load' 'this_divisor_word_num_bits_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 334 [2/2] (1.29ns)   --->   "%call_ret1 = call i128 @udivrem_by2, i64 %na_numerator_word_num_bits, i3 %trunc_ln659, i64 %d_6, i64 %this_divisor_word_num_bits_load_1, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 334 'call' 'call_ret1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 17> <Delay = 1.30>
ST_27 : Operation 335 [1/2] (0.00ns)   --->   "%call_ret1 = call i128 @udivrem_by2, i64 %na_numerator_word_num_bits, i3 %trunc_ln659, i64 %d_6, i64 %this_divisor_word_num_bits_load_1, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 335 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%x = extractvalue i128 %call_ret1" [./intx/intx.hpp:673]   --->   Operation 336 'extractvalue' 'x' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%x_1 = extractvalue i128 %call_ret1" [./intx/intx.hpp:673]   --->   Operation 337 'extractvalue' 'x_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i32 %na_shift" [./intx/intx.hpp:295]   --->   Operation 338 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%lshr_ln373 = lshr i64 %x, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 339 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373_1 = shl i64 %x_1, i64 1" [./intx/int128.hpp:373]   --->   Operation 340 'shl' 'shl_ln373_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%xor_ln373 = xor i32 %na_shift, i32 63" [./intx/int128.hpp:373]   --->   Operation 341 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%zext_ln373 = zext i32 %xor_ln373" [./intx/int128.hpp:373]   --->   Operation 342 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373 = shl i64 %shl_ln373_1, i64 %zext_ln373" [./intx/int128.hpp:373]   --->   Operation 343 'shl' 'shl_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (1.30ns) (out node of the LUT)   --->   "%low = or i64 %shl_ln373, i64 %lshr_ln373" [./intx/int128.hpp:373]   --->   Operation 344 'or' 'low' <Predicate = true> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (1.30ns)   --->   "%high = lshr i64 %x_1, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 345 'lshr' 'high' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 346 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 346 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 28 <SV = 18> <Delay = 0.73>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%idx200 = phi i3 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i3 %add_ln29_3, void" [./intx/intx.hpp:29]   --->   Operation 347 'phi' 'idx200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.71ns)   --->   "%add_ln29_3 = add i3 %idx200, i3 1" [./intx/intx.hpp:29]   --->   Operation 348 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%idx200_cast15 = zext i3 %idx200" [./intx/intx.hpp:29]   --->   Operation 349 'zext' 'idx200_cast15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 350 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%agg_result_1_addr_8 = getelementptr i64 %agg_result_1, i64 0, i64 %idx200_cast15" [./intx/intx.hpp:29]   --->   Operation 351 'getelementptr' 'agg_result_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %agg_result_1_addr_8" [./intx/intx.hpp:29]   --->   Operation 352 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 353 [1/1] (0.56ns)   --->   "%icmp_ln29_3 = icmp_eq  i3 %idx200, i3 7" [./intx/intx.hpp:29]   --->   Operation 353 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 354 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_3, void, void %.preheader2.preheader" [./intx/intx.hpp:29]   --->   Operation 355 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.46>
ST_29 : Operation 356 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 356 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 30 <SV = 20> <Delay = 1.16>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%i_10 = phi i2 %i_11, void %.split3, i2 0, void %.preheader2.preheader"   --->   Operation 357 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 358 [1/1] (0.62ns)   --->   "%i_11 = add i2 %i_10, i2 1" [./intx/intx.hpp:38]   --->   Operation 358 'add' 'i_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.39ns)   --->   "%icmp_ln38 = icmp_eq  i2 %i_10, i2 2" [./intx/intx.hpp:38]   --->   Operation 360 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 361 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:38]   --->   Operation 362 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (0.00ns)   --->   "%i_54_cast = zext i2 %i_10" [./intx/intx.hpp:38]   --->   Operation 363 'zext' 'i_54_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i2 %i_10" [./intx/int128.hpp:117]   --->   Operation 364 'trunc' 'trunc_ln117_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.43ns)   --->   "%select_ln39 = select i1 %trunc_ln117_1, i64 %high, i64 %low" [./intx/intx.hpp:39]   --->   Operation 365 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 366 [1/1] (0.00ns)   --->   "%agg_result_1_addr_17 = getelementptr i64 %agg_result_1, i64 0, i64 %i_54_cast" [./intx/intx.hpp:39]   --->   Operation 366 'getelementptr' 'agg_result_1_addr_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 367 [1/1] (0.73ns)   --->   "%store_ln39 = store i64 %select_ln39, i3 %agg_result_1_addr_17" [./intx/intx.hpp:39]   --->   Operation 367 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 368 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 31 <SV = 21> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit"   --->   Operation 369 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 16> <Delay = 1.99>
ST_32 : Operation 370 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 370 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_32 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln609_1 = zext i11 %v0" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 371 'zext' 'zext_ln609_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 372 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 372 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 17> <Delay = 0.69>
ST_33 : Operation 373 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 373 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 18> <Delay = 0.69>
ST_34 : Operation 374 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 374 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 19> <Delay = 6.31>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d_6, i32 24, i32 63" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 375 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln13" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 376 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 377 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 377 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln611_2 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 378 'zext' 'zext_ln611_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 379 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 380 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_1, i22 %zext_ln609_1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 380 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 381 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 382 [1/1] (4.00ns)   --->   "%mul_ln612_1 = mul i62 %zext_ln611_2, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 382 'mul' 'mul_ln612_1' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_s = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_1, i32 40, i32 61" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 383 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln612_13 = zext i22 %tmp_s" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 384 'zext' 'zext_ln612_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 385 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln, i22 4194303" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 385 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln612_1 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 386 'zext' 'zext_ln612_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_1, i23 %zext_ln612_13" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 387 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 4.00>
ST_36 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln611_1 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 388 'zext' 'zext_ln611_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 389 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln612_14 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 390 'zext' 'zext_ln612_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 391 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_1, i64 %zext_ln612_14" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 391 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 21> <Delay = 6.83>
ST_37 : Operation 392 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 392 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 393 [1/1] (5.47ns)   --->   "%mul_ln614_1 = mul i64 %sub_ln614, i64 %zext_ln612_14" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 393 'mul' 'mul_ln614_1' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_1, i32 47, i32 63" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 394 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>

State 38 <SV = 22> <Delay = 6.82>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 395 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_3" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 396 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 397 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln614_1 = zext i17 %trunc_ln14" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 398 'zext' 'zext_ln614_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_1, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 399 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln614_2 = zext i46 %v2" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 400 'zext' 'zext_ln614_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i1 %d0" [./intx/int128.hpp:616->./intx/intx.hpp:541]   --->   Operation 401 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d_6, i32 1, i32 63" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 402 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 403 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 404 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 405 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_2, i64 %d63" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 405 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 406 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 39 <SV = 23> <Delay = 6.83>
ST_39 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%trunc_ln15 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 407 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 408 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%and_ln618 = and i45 %trunc_ln15, i45 %select_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 409 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 410 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [1/1] (1.36ns) (out node of the LUT)   --->   "%e = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 411 'sub' 'e' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 412 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln397_1 = zext i64 %e" [./intx/int128.hpp:397]   --->   Operation 413 'zext' 'zext_ln397_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 414 [1/1] (5.47ns)   --->   "%x_28 = mul i110 %zext_ln397_1, i110 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 414 'mul' 'x_28' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_28, i32 65, i32 109" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 415 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>

State 40 <SV = 24> <Delay = 6.83>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln16" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 416 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 417 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln5, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 418 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln397_2 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 419 'zext' 'zext_ln397_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln397_3 = zext i64 %d_6" [./intx/int128.hpp:397]   --->   Operation 420 'zext' 'zext_ln397_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (5.47ns)   --->   "%x_30 = mul i128 %zext_ln397_2, i128 %zext_ln397_3" [./intx/int128.hpp:397]   --->   Operation 421 'mul' 'x_30' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 422 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 422 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 41 <SV = 25> <Delay = 4.45>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge10" [./intx/int128.hpp:177]   --->   Operation 423 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%i_8 = phi i2 %i_9, void %.split.i, i2 0, void %._crit_edge10"   --->   Operation 424 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 425 [1/1] (0.00ns)   --->   "%k = phi i1 %k_5, void %.split.i, i1 0, void %._crit_edge10"   --->   Operation 425 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 426 [1/1] (0.62ns)   --->   "%i_9 = add i2 %i_8, i2 1" [./intx/int128.hpp:173]   --->   Operation 426 'add' 'i_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 427 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i_8, i2 2" [./intx/int128.hpp:173]   --->   Operation 427 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 428 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit" [./intx/int128.hpp:173]   --->   Operation 429 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i_8" [./intx/int128.hpp:117]   --->   Operation 430 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_30, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 431 'partselect' 'tmp_4' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_30" [./intx/int128.hpp:175]   --->   Operation 432 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 433 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_4, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 433 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_1 = select i1 %trunc_ln117, i64 0, i64 %d_6" [./intx/int128.hpp:175]   --->   Operation 434 'select' 'select_ln175_1' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 435 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_1, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 435 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 436 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 436 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 437 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 438 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 439 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 439 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 440 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 440 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 441 [1/1] (0.14ns)   --->   "%k_5 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 441 'or' 'k_5' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %d_6" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 443 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 444 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 444 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 445 [1/1] (0.71ns)   --->   "%add_ln543 = add i3 %trunc_ln659, i3 7" [./intx/intx.hpp:543]   --->   Operation 445 'add' 'add_ln543' <Predicate = (icmp_ln173)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i3 %add_ln543" [./intx/intx.hpp:543]   --->   Operation 446 'zext' 'zext_ln543' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 447 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_13 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543" [./intx/intx.hpp:543]   --->   Operation 447 'getelementptr' 'this_numerator_word_num_bits_addr_13' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_41 : Operation 448 [2/2] (0.73ns)   --->   "%rem = load i3 %this_numerator_word_num_bits_addr_13" [./intx/intx.hpp:543]   --->   Operation 448 'load' 'rem' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 449 [1/1] (0.73ns)   --->   "%store_ln544 = store i64 0, i3 %this_numerator_word_num_bits_addr_13" [./intx/intx.hpp:544]   --->   Operation 449 'store' 'store_ln544' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 450 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 450 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>
ST_41 : Operation 451 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 451 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 42 <SV = 26> <Delay = 0.80>
ST_42 : Operation 452 [1/2] (0.73ns)   --->   "%rem = load i3 %this_numerator_word_num_bits_addr_13" [./intx/intx.hpp:543]   --->   Operation 452 'load' 'rem' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 453 [1/1] (0.80ns)   --->   "%add_ln546 = add i4 %select_ln525, i4 14" [./intx/intx.hpp:546]   --->   Operation 453 'add' 'add_ln546' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i4 %add_ln546" [./intx/int128.hpp:397]   --->   Operation 454 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln397_33 = zext i32 %sext_ln397" [./intx/int128.hpp:397]   --->   Operation 455 'zext' 'zext_ln397_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln397_4 = zext i64 %v4" [./intx/int128.hpp:397]   --->   Operation 456 'zext' 'zext_ln397_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 457 [1/1] (0.46ns)   --->   "%br_ln547 = br void" [./intx/intx.hpp:547]   --->   Operation 457 'br' 'br_ln547' <Predicate = true> <Delay = 0.46>

State 43 <SV = 27> <Delay = 5.47>
ST_43 : Operation 458 [1/1] (0.00ns)   --->   "%high_assign_2 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_49, void"   --->   Operation 458 'phi' 'high_assign_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 459 [1/1] (0.00ns)   --->   "%idx202 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void" [./intx/intx.hpp:550]   --->   Operation 459 'phi' 'idx202' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 460 [1/1] (1.14ns)   --->   "%add_ln550 = add i32 %idx202, i32 4294967295" [./intx/intx.hpp:550]   --->   Operation 460 'add' 'add_ln550' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln546 = sext i32 %idx202" [./intx/intx.hpp:546]   --->   Operation 461 'sext' 'sext_ln546' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 462 [1/1] (1.14ns)   --->   "%add_ln546_1 = add i34 %sext_ln546, i34 %zext_ln397_33" [./intx/intx.hpp:546]   --->   Operation 462 'add' 'add_ln546_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i34 %add_ln546_1" [./intx/intx.hpp:546]   --->   Operation 463 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 464 [1/1] (0.00ns)   --->   "%it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 464 'getelementptr' 'it' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 465 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 465 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 466 [2/2] (0.73ns)   --->   "%it_load = load i3 %it" [./intx/intx.hpp:549]   --->   Operation 466 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 467 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 467 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln397_5 = zext i64 %high_assign_2" [./intx/int128.hpp:397]   --->   Operation 468 'zext' 'zext_ln397_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 469 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_5, i128 %zext_ln397_4" [./intx/int128.hpp:397]   --->   Operation 469 'mul' 'mul_ln397' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 470 [1/1] (0.00ns)   --->   "%q = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 470 'trunc' 'q' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 471 [1/1] (0.00ns)   --->   "%q_1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 471 'partselect' 'q_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 472 [1/1] (0.46ns)   --->   "%store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg" [./intx/intx.hpp:546]   --->   Operation 472 'store' 'store_ln546' <Predicate = true> <Delay = 0.46>
ST_43 : Operation 473 [1/1] (0.90ns)   --->   "%icmp_ln550 = icmp_eq  i34 %add_ln546_1, i34 0" [./intx/intx.hpp:550]   --->   Operation 473 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 28> <Delay = 6.09>
ST_44 : Operation 474 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 474 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_44 : Operation 475 [1/2] (0.73ns)   --->   "%it_load = load i3 %it" [./intx/intx.hpp:549]   --->   Operation 475 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 476 [1/1] (0.43ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load" [./intx/intx.hpp:546]   --->   Operation 476 'select' 'reuse_select' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 477 [1/1] (1.36ns)   --->   "%q_22 = add i64 %reuse_select, i64 %q" [./intx/int128.hpp:175]   --->   Operation 477 'add' 'q_22' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 478 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_22, i64 %q" [./intx/int128.hpp:176]   --->   Operation 478 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 479 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_2 = add i64 %high_assign_2, i64 %zext_ln177_1" [./intx/int128.hpp:177]   --->   Operation 480 'add' 'add_ln177_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 481 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln177_1 = add i64 %add_ln177_2, i64 %q_1" [./intx/int128.hpp:177]   --->   Operation 481 'add' 'add_ln177_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 482 [1/1] (1.36ns)   --->   "%q_23 = add i64 %add_ln177_1, i64 1" [./intx/int128.hpp:661->./intx/intx.hpp:549]   --->   Operation 482 'add' 'q_23' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 29> <Delay = 6.83>
ST_45 : Operation 483 [1/1] (5.47ns)   --->   "%mul_ln663 = mul i64 %q_23, i64 %d_6" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 483 'mul' 'mul_ln663' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 484 [1/1] (1.36ns)   --->   "%r = sub i64 %reuse_select, i64 %mul_ln663" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 484 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 30> <Delay = 4.26>
ST_46 : Operation 485 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 485 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./intx/intx.hpp:546]   --->   Operation 486 'specloopname' 'specloopname_ln546' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 487 [1/1] (1.14ns)   --->   "%icmp_ln665 = icmp_ugt  i64 %r, i64 %q_22" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 487 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 488 [1/1] (1.36ns)   --->   "%r_45 = add i64 %r, i64 %d_6" [./intx/int128.hpp:668->./intx/intx.hpp:549]   --->   Operation 488 'add' 'r_45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 489 [1/1] (0.43ns)   --->   "%select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_1, i64 %q_23" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 489 'select' 'select_ln665' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 490 [1/1] (0.43ns)   --->   "%r_46 = select i1 %icmp_ln665, i64 %r_45, i64 %r" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 490 'select' 'r_46' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 491 [1/1] (1.14ns)   --->   "%icmp_ln671 = icmp_ult  i64 %r_46, i64 %d_6" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 491 'icmp' 'icmp_ln671' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 492 [1/1] (0.14ns)   --->   "%xor_ln671 = xor i1 %icmp_ln671, i1 1" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 492 'xor' 'xor_ln671' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 493 [1/1] (1.36ns)   --->   "%add_ln673 = add i64 %select_ln665, i64 1" [./intx/int128.hpp:673->./intx/intx.hpp:549]   --->   Operation 493 'add' 'add_ln673' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 494 [1/1] (1.36ns)   --->   "%r_47 = sub i64 %r_46, i64 %d_6" [./intx/int128.hpp:674->./intx/intx.hpp:549]   --->   Operation 494 'sub' 'r_47' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 495 [1/1] (0.43ns)   --->   "%select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 495 'select' 'select_ln671' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 496 [1/1] (0.43ns)   --->   "%r_49 = select i1 %xor_ln671, i64 %r_47, i64 %r_46" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 496 'select' 'r_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 497 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %select_ln671, i3 %it" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 497 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 498 [1/1] (0.46ns)   --->   "%store_ln671 = store i64 %select_ln671, i64 %reuse_reg" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 498 'store' 'store_ln671' <Predicate = true> <Delay = 0.46>
ST_46 : Operation 499 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0"   --->   Operation 499 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit" [./intx/intx.hpp:550]   --->   Operation 500 'br' 'br_ln550' <Predicate = true> <Delay = 0.00>

State 47 <SV = 31> <Delay = 0.73>
ST_47 : Operation 501 [1/1] (0.00ns)   --->   "%agg_result_1_addr_10 = getelementptr i64 %agg_result_1, i64 0, i64 1"   --->   Operation 501 'getelementptr' 'agg_result_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 502 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_10"   --->   Operation 502 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%agg_result_1_addr_11 = getelementptr i64 %agg_result_1, i64 0, i64 2"   --->   Operation 503 'getelementptr' 'agg_result_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_11"   --->   Operation 504 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 48 <SV = 32> <Delay = 1.30>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i32 %na_shift" [./intx/intx.hpp:666]   --->   Operation 505 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (1.30ns)   --->   "%lshr_ln666 = lshr i64 %r_49, i64 %zext_ln666" [./intx/intx.hpp:666]   --->   Operation 506 'lshr' 'lshr_ln666' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 507 [1/1] (0.00ns)   --->   "%agg_result_1_addr_12 = getelementptr i64 %agg_result_1, i64 0, i64 3"   --->   Operation 507 'getelementptr' 'agg_result_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 508 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_12"   --->   Operation 508 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%agg_result_1_addr_13 = getelementptr i64 %agg_result_1, i64 0, i64 4"   --->   Operation 509 'getelementptr' 'agg_result_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_13"   --->   Operation 510 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 49 <SV = 33> <Delay = 0.73>
ST_49 : Operation 511 [1/1] (0.00ns)   --->   "%agg_result_1_addr_14 = getelementptr i64 %agg_result_1, i64 0, i64 5"   --->   Operation 511 'getelementptr' 'agg_result_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 512 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_14"   --->   Operation 512 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 513 [1/1] (0.00ns)   --->   "%agg_result_1_addr_15 = getelementptr i64 %agg_result_1, i64 0, i64 6"   --->   Operation 513 'getelementptr' 'agg_result_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 514 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_15"   --->   Operation 514 'store' 'store_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 50 <SV = 34> <Delay = 0.73>
ST_50 : Operation 515 [1/1] (0.00ns)   --->   "%agg_result_1_addr_9 = getelementptr i64 %agg_result_1, i64 0, i64 0"   --->   Operation 515 'getelementptr' 'agg_result_1_addr_9' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_50 : Operation 516 [1/1] (0.00ns)   --->   "%agg_result_1_addr_16 = getelementptr i64 %agg_result_1, i64 0, i64 7"   --->   Operation 516 'getelementptr' 'agg_result_1_addr_16' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_50 : Operation 517 [1/1] (0.73ns)   --->   "%store_ln0 = store i64 0, i3 %agg_result_1_addr_16"   --->   Operation 517 'store' 'store_ln0' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 518 [1/1] (0.73ns)   --->   "%store_ln45 = store i64 %lshr_ln666, i3 %agg_result_1_addr_9" [./intx/intx.hpp:45]   --->   Operation 518 'store' 'store_ln45' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln666 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:666]   --->   Operation 519 'br' 'br_ln666' <Predicate = (icmp_ln659 & trunc_ln657_1 == 1)> <Delay = 0.00>
ST_50 : Operation 520 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 520 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 16> <Delay = 0.73>
ST_51 : Operation 521 [1/1] (0.00ns)   --->   "%idx204 = phi i3 %add_ln29_2, void %.preheader, i3 0, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 521 'phi' 'idx204' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 522 [1/1] (0.71ns)   --->   "%add_ln29_2 = add i3 %idx204, i3 1" [./intx/intx.hpp:29]   --->   Operation 522 'add' 'add_ln29_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 523 [1/1] (0.00ns)   --->   "%idx204_cast10 = zext i3 %idx204" [./intx/intx.hpp:29]   --->   Operation 523 'zext' 'idx204_cast10' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 524 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 524 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 525 [1/1] (0.00ns)   --->   "%q_word_num_bits_addr = getelementptr i64 %q_word_num_bits, i64 0, i64 %idx204_cast10" [./intx/intx.hpp:29]   --->   Operation 525 'getelementptr' 'q_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 526 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %q_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 526 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_51 : Operation 527 [1/1] (0.56ns)   --->   "%icmp_ln29_2 = icmp_eq  i3 %idx204, i3 7" [./intx/intx.hpp:29]   --->   Operation 527 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 528 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 528 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_2, void %.preheader, void %_ZN4intx4uintILj512EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 529 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 52 <SV = 17> <Delay = 1.44>
ST_52 : Operation 530 [2/2] (1.44ns)   --->   "%call_ln680 = call void @udivrem_knuth.1, i64 %q_word_num_bits, i64 %na_numerator_word_num_bits, i4 %select_ln525, i64 %na_divisor_word_num_bits, i4 %trunc_ln657_2, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 530 'call' 'call_ln680' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 18> <Delay = 0.46>
ST_53 : Operation 531 [1/2] (0.00ns)   --->   "%call_ln680 = call void @udivrem_knuth.1, i64 %q_word_num_bits, i64 %na_numerator_word_num_bits, i4 %select_ln525, i64 %na_divisor_word_num_bits, i4 %trunc_ln657_2, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 531 'call' 'call_ln680' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 532 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 532 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 54 <SV = 19> <Delay = 0.73>
ST_54 : Operation 533 [1/1] (0.00ns)   --->   "%idx206 = phi i3 0, void %_ZN4intx4uintILj512EEC2Ev.exit, i3 %add_ln29_4, void" [./intx/intx.hpp:29]   --->   Operation 533 'phi' 'idx206' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 534 [1/1] (0.71ns)   --->   "%add_ln29_4 = add i3 %idx206, i3 1" [./intx/intx.hpp:29]   --->   Operation 534 'add' 'add_ln29_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 535 [1/1] (0.00ns)   --->   "%idx206_cast16 = zext i3 %idx206" [./intx/intx.hpp:29]   --->   Operation 535 'zext' 'idx206_cast16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 537 [1/1] (0.00ns)   --->   "%r_word_num_bits_addr = getelementptr i64 %r_word_num_bits, i64 0, i64 %idx206_cast16" [./intx/intx.hpp:29]   --->   Operation 537 'getelementptr' 'r_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 538 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %r_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 538 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_54 : Operation 539 [1/1] (0.56ns)   --->   "%icmp_ln29_4 = icmp_eq  i3 %idx206, i3 7" [./intx/intx.hpp:29]   --->   Operation 539 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 540 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 540 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_4, void, void %_ZN4intx4uintILj512EEC2Ev.exit135" [./intx/intx.hpp:29]   --->   Operation 541 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 55 <SV = 20> <Delay = 1.14>
ST_55 : Operation 542 [1/1] (0.00ns)   --->   "%sh_prom38 = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 542 'zext' 'sh_prom38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 543 [1/1] (1.14ns)   --->   "%sub43 = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 543 'sub' 'sub43' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 544 [1/1] (0.00ns)   --->   "%sh_prom44 = zext i32 %sub43" [./intx/intx.hpp:468]   --->   Operation 544 'zext' 'sh_prom44' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_55 : Operation 545 [1/1] (0.46ns)   --->   "%br_ln685 = br void" [./intx/intx.hpp:685]   --->   Operation 545 'br' 'br_ln685' <Predicate = true> <Delay = 0.46>

State 56 <SV = 21> <Delay = 1.87>
ST_56 : Operation 546 [1/1] (0.00ns)   --->   "%i_12 = phi i32 0, void %_ZN4intx4uintILj512EEC2Ev.exit135, i32 %add_ln685, void %.split_ifconv" [./intx/intx.hpp:685]   --->   Operation 546 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 547 [1/1] (1.14ns)   --->   "%add_ln685 = add i32 %i_12, i32 1" [./intx/intx.hpp:685]   --->   Operation 547 'add' 'add_ln685' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 548 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 548 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 549 [1/1] (0.80ns)   --->   "%icmp_ln685 = icmp_eq  i32 %i_12, i32 %add_ln657" [./intx/intx.hpp:685]   --->   Operation 549 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit" [./intx/intx.hpp:685]   --->   Operation 550 'br' 'br_ln685' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 551 [1/1] (0.00ns)   --->   "%i_56_cast = zext i32 %i_12" [./intx/intx.hpp:685]   --->   Operation 551 'zext' 'i_56_cast' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_56 : Operation 552 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_16 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_56_cast" [./intx/intx.hpp:685]   --->   Operation 552 'getelementptr' 'this_numerator_word_num_bits_addr_16' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_56 : Operation 553 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_4 = load i3 %this_numerator_word_num_bits_addr_16" [./intx/intx.hpp:685]   --->   Operation 553 'load' 'this_numerator_word_num_bits_load_4' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_56 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln686 = zext i32 %add_ln685" [./intx/intx.hpp:686]   --->   Operation 554 'zext' 'zext_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_56 : Operation 555 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_17 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686" [./intx/intx.hpp:686]   --->   Operation 555 'getelementptr' 'this_numerator_word_num_bits_addr_17' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_56 : Operation 556 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_5 = load i3 %this_numerator_word_num_bits_addr_17" [./intx/intx.hpp:686]   --->   Operation 556 'load' 'this_numerator_word_num_bits_load_5' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 57 <SV = 22> <Delay = 2.76>
ST_57 : Operation 557 [1/1] (0.00ns)   --->   "%specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./intx/intx.hpp:685]   --->   Operation 557 'specloopname' 'specloopname_ln685' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_57 : Operation 558 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_4 = load i3 %this_numerator_word_num_bits_addr_16" [./intx/intx.hpp:685]   --->   Operation 558 'load' 'this_numerator_word_num_bits_load_4' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_57 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_4, i64 %sh_prom38" [./intx/intx.hpp:686]   --->   Operation 559 'lshr' 'lshr_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 560 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_5 = load i3 %this_numerator_word_num_bits_addr_17" [./intx/intx.hpp:686]   --->   Operation 560 'load' 'this_numerator_word_num_bits_load_5' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_57 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%shl_ln686 = shl i64 %this_numerator_word_num_bits_load_5, i64 %sh_prom44" [./intx/intx.hpp:686]   --->   Operation 561 'shl' 'shl_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686" [./intx/intx.hpp:686]   --->   Operation 562 'or' 'or_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 563 [1/1] (1.30ns) (out node of the LUT)   --->   "%select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_4" [./intx/intx.hpp:506]   --->   Operation 563 'select' 'select_ln506' <Predicate = (!icmp_ln685)> <Delay = 1.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 564 [1/1] (0.00ns)   --->   "%rw_addr_9 = getelementptr i64 %r_word_num_bits, i64 0, i64 %i_56_cast" [./intx/intx.hpp:686]   --->   Operation 564 'getelementptr' 'rw_addr_9' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_57 : Operation 565 [1/1] (0.73ns)   --->   "%store_ln686 = store i64 %select_ln506, i3 %rw_addr_9" [./intx/intx.hpp:686]   --->   Operation 565 'store' 'store_ln686' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_57 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 566 'br' 'br_ln0' <Predicate = (!icmp_ln685)> <Delay = 0.00>

State 58 <SV = 22> <Delay = 0.73>
ST_58 : Operation 567 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_15 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502" [./intx/intx.hpp:687]   --->   Operation 567 'getelementptr' 'this_numerator_word_num_bits_addr_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 568 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_3 = load i3 %this_numerator_word_num_bits_addr_15" [./intx/intx.hpp:687]   --->   Operation 568 'load' 'this_numerator_word_num_bits_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 59 <SV = 23> <Delay = 2.76>
ST_59 : Operation 569 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_3 = load i3 %this_numerator_word_num_bits_addr_15" [./intx/intx.hpp:687]   --->   Operation 569 'load' 'this_numerator_word_num_bits_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_59 : Operation 570 [1/1] (1.30ns)   --->   "%lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_3, i64 %sh_prom38" [./intx/intx.hpp:687]   --->   Operation 570 'lshr' 'lshr_ln687' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 571 [1/1] (0.00ns)   --->   "%rw_addr = getelementptr i64 %r_word_num_bits, i64 0, i64 %add_ln502" [./intx/intx.hpp:687]   --->   Operation 571 'getelementptr' 'rw_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 572 [1/1] (0.73ns)   --->   "%store_ln687 = store i64 %lshr_ln687, i3 %rw_addr" [./intx/intx.hpp:687]   --->   Operation 572 'store' 'store_ln687' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 60 <SV = 24> <Delay = 0.73>
ST_60 : Operation 573 [1/1] (0.00ns)   --->   "%rw_addr_1 = getelementptr i64 %r_word_num_bits, i64 0, i64 0" [./intx/intx.hpp:689]   --->   Operation 573 'getelementptr' 'rw_addr_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 574 [2/2] (0.73ns)   --->   "%rw_load = load i3 %rw_addr_1" [./intx/intx.hpp:689]   --->   Operation 574 'load' 'rw_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_60 : Operation 575 [1/1] (0.00ns)   --->   "%rw_addr_2 = getelementptr i64 %r_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:689]   --->   Operation 575 'getelementptr' 'rw_addr_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 576 [2/2] (0.73ns)   --->   "%rw_load_1 = load i3 %rw_addr_2" [./intx/intx.hpp:689]   --->   Operation 576 'load' 'rw_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 61 <SV = 25> <Delay = 1.46>
ST_61 : Operation 577 [1/2] (0.73ns)   --->   "%rw_load = load i3 %rw_addr_1" [./intx/intx.hpp:689]   --->   Operation 577 'load' 'rw_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 578 [1/2] (0.73ns)   --->   "%rw_load_1 = load i3 %rw_addr_2" [./intx/intx.hpp:689]   --->   Operation 578 'load' 'rw_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 579 [1/1] (0.00ns)   --->   "%rw_addr_3 = getelementptr i64 %r_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:689]   --->   Operation 579 'getelementptr' 'rw_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 580 [2/2] (0.73ns)   --->   "%rw_load_2 = load i3 %rw_addr_3" [./intx/intx.hpp:689]   --->   Operation 580 'load' 'rw_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 581 [1/1] (0.00ns)   --->   "%rw_addr_4 = getelementptr i64 %r_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:689]   --->   Operation 581 'getelementptr' 'rw_addr_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 582 [2/2] (0.73ns)   --->   "%rw_load_3 = load i3 %rw_addr_4" [./intx/intx.hpp:689]   --->   Operation 582 'load' 'rw_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 583 [1/1] (0.00ns)   --->   "%agg_result_1_addr_18 = getelementptr i64 %agg_result_1, i64 0, i64 0" [./intx/intx.hpp:689]   --->   Operation 583 'getelementptr' 'agg_result_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 584 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load, i3 %agg_result_1_addr_18" [./intx/intx.hpp:689]   --->   Operation 584 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_61 : Operation 585 [1/1] (0.00ns)   --->   "%agg_result_1_addr_19 = getelementptr i64 %agg_result_1, i64 0, i64 1" [./intx/intx.hpp:689]   --->   Operation 585 'getelementptr' 'agg_result_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 586 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_1, i3 %agg_result_1_addr_19" [./intx/intx.hpp:689]   --->   Operation 586 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 62 <SV = 26> <Delay = 1.46>
ST_62 : Operation 587 [1/2] (0.73ns)   --->   "%rw_load_2 = load i3 %rw_addr_3" [./intx/intx.hpp:689]   --->   Operation 587 'load' 'rw_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 588 [1/2] (0.73ns)   --->   "%rw_load_3 = load i3 %rw_addr_4" [./intx/intx.hpp:689]   --->   Operation 588 'load' 'rw_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 589 [1/1] (0.00ns)   --->   "%rw_addr_5 = getelementptr i64 %r_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:689]   --->   Operation 589 'getelementptr' 'rw_addr_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 590 [2/2] (0.73ns)   --->   "%rw_load_4 = load i3 %rw_addr_5" [./intx/intx.hpp:689]   --->   Operation 590 'load' 'rw_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 591 [1/1] (0.00ns)   --->   "%rw_addr_6 = getelementptr i64 %r_word_num_bits, i64 0, i64 5" [./intx/intx.hpp:689]   --->   Operation 591 'getelementptr' 'rw_addr_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 592 [2/2] (0.73ns)   --->   "%rw_load_5 = load i3 %rw_addr_6" [./intx/intx.hpp:689]   --->   Operation 592 'load' 'rw_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 593 [1/1] (0.00ns)   --->   "%agg_result_1_addr_20 = getelementptr i64 %agg_result_1, i64 0, i64 2" [./intx/intx.hpp:689]   --->   Operation 593 'getelementptr' 'agg_result_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 594 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_2, i3 %agg_result_1_addr_20" [./intx/intx.hpp:689]   --->   Operation 594 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_62 : Operation 595 [1/1] (0.00ns)   --->   "%agg_result_1_addr_21 = getelementptr i64 %agg_result_1, i64 0, i64 3" [./intx/intx.hpp:689]   --->   Operation 595 'getelementptr' 'agg_result_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 596 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_3, i3 %agg_result_1_addr_21" [./intx/intx.hpp:689]   --->   Operation 596 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 63 <SV = 27> <Delay = 1.46>
ST_63 : Operation 597 [1/2] (0.73ns)   --->   "%rw_load_4 = load i3 %rw_addr_5" [./intx/intx.hpp:689]   --->   Operation 597 'load' 'rw_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 598 [1/2] (0.73ns)   --->   "%rw_load_5 = load i3 %rw_addr_6" [./intx/intx.hpp:689]   --->   Operation 598 'load' 'rw_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 599 [1/1] (0.00ns)   --->   "%rw_addr_7 = getelementptr i64 %r_word_num_bits, i64 0, i64 6" [./intx/intx.hpp:689]   --->   Operation 599 'getelementptr' 'rw_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 600 [2/2] (0.73ns)   --->   "%rw_load_6 = load i3 %rw_addr_7" [./intx/intx.hpp:689]   --->   Operation 600 'load' 'rw_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 601 [1/1] (0.00ns)   --->   "%rw_addr_8 = getelementptr i64 %r_word_num_bits, i64 0, i64 7" [./intx/intx.hpp:689]   --->   Operation 601 'getelementptr' 'rw_addr_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 602 [2/2] (0.73ns)   --->   "%rw_load_7 = load i3 %rw_addr_8" [./intx/intx.hpp:689]   --->   Operation 602 'load' 'rw_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 603 [1/1] (0.00ns)   --->   "%agg_result_1_addr_22 = getelementptr i64 %agg_result_1, i64 0, i64 4" [./intx/intx.hpp:689]   --->   Operation 603 'getelementptr' 'agg_result_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 604 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_4, i3 %agg_result_1_addr_22" [./intx/intx.hpp:689]   --->   Operation 604 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_63 : Operation 605 [1/1] (0.00ns)   --->   "%agg_result_1_addr_23 = getelementptr i64 %agg_result_1, i64 0, i64 5" [./intx/intx.hpp:689]   --->   Operation 605 'getelementptr' 'agg_result_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 606 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_5, i3 %agg_result_1_addr_23" [./intx/intx.hpp:689]   --->   Operation 606 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 64 <SV = 28> <Delay = 1.46>
ST_64 : Operation 607 [1/2] (0.73ns)   --->   "%rw_load_6 = load i3 %rw_addr_7" [./intx/intx.hpp:689]   --->   Operation 607 'load' 'rw_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_64 : Operation 608 [1/2] (0.73ns)   --->   "%rw_load_7 = load i3 %rw_addr_8" [./intx/intx.hpp:689]   --->   Operation 608 'load' 'rw_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_64 : Operation 609 [1/1] (0.00ns)   --->   "%agg_result_1_addr_24 = getelementptr i64 %agg_result_1, i64 0, i64 6" [./intx/intx.hpp:689]   --->   Operation 609 'getelementptr' 'agg_result_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 610 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_6, i3 %agg_result_1_addr_24" [./intx/intx.hpp:689]   --->   Operation 610 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_64 : Operation 611 [1/1] (0.00ns)   --->   "%agg_result_1_addr_25 = getelementptr i64 %agg_result_1, i64 0, i64 7" [./intx/intx.hpp:689]   --->   Operation 611 'getelementptr' 'agg_result_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 612 [1/1] (0.73ns)   --->   "%store_ln689 = store i64 %rw_load_7, i3 %agg_result_1_addr_25" [./intx/intx.hpp:689]   --->   Operation 612 'store' 'store_ln689' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_64 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln689 = br void %_ZN4intx4uintILj512EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:689]   --->   Operation 613 'br' 'br_ln689' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idx', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [14]  (0.46 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [14]  (0 ns)
	'getelementptr' operation ('this_divisor_word_num_bits_addr', ./intx/intx.hpp:29) [17]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'na.divisor.word_num_bits', ./intx/intx.hpp:493 [18]  (0.73 ns)

 <State 3>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx198', ./intx/intx.hpp:29) with incoming values : ('add_ln29_1', ./intx/intx.hpp:29) [25]  (0 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr', ./intx/intx.hpp:29) [28]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [29]  (0.73 ns)

 <State 4>: 1.54ns
The critical path consists of the following:
	'phi' operation ('na.num_numerator_words', ./intx/intx.hpp:498) with incoming values : ('add_ln498', ./intx/intx.hpp:498) [41]  (0 ns)
	'add' operation ('add_ln498', ./intx/intx.hpp:498) [47]  (0.809 ns)
	'getelementptr' operation ('u_addr_1', ./intx/intx.hpp:498) [49]  (0 ns)
	'load' operation ('u_load', ./intx/intx.hpp:498) on array 'u' [50]  (0.73 ns)

 <State 5>: 1.87ns
The critical path consists of the following:
	'load' operation ('u_load', ./intx/intx.hpp:498) on array 'u' [50]  (0.73 ns)
	'icmp' operation ('icmp_ln498_1', ./intx/intx.hpp:498) [51]  (1.14 ns)

 <State 6>: 2.09ns
The critical path consists of the following:
	'phi' operation ('na.num_divisor_words', ./intx/intx.hpp:502) with incoming values : ('add_ln502', ./intx/intx.hpp:502) [58]  (0 ns)
	'add' operation ('add_ln502', ./intx/intx.hpp:502) [59]  (1.36 ns)
	'getelementptr' operation ('v_addr_1', ./intx/intx.hpp:505) [62]  (0 ns)
	'load' operation ('x', ./intx/intx.hpp:505) on array 'v' [63]  (0.73 ns)

 <State 7>: 2.02ns
The critical path consists of the following:
	'load' operation ('x', ./intx/intx.hpp:505) on array 'v' [63]  (0.73 ns)
	'icmp' operation ('icmp_ln502_1', ./intx/intx.hpp:502) [64]  (1.14 ns)
	'and' operation ('and_ln502', ./intx/intx.hpp:502) [65]  (0.148 ns)

 <State 8>: 1.14ns
The critical path consists of the following:
	'ctlz' operation ('tmp', ./intx/intx.hpp:468) [75]  (0 ns)
	'sub' operation ('sub25_i', ./intx/intx.hpp:468) [143]  (1.14 ns)

 <State 9>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('u_addr_2', ./intx/intx.hpp:520) [80]  (0 ns)
	'load' operation ('u_load_1', ./intx/intx.hpp:520) on array 'u' [81]  (0.73 ns)

 <State 10>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_2', ./intx/intx.hpp:520) on array 'u' [83]  (0.73 ns)
	'store' operation ('store_ln520', ./intx/intx.hpp:520) of variable 'u_load_2', ./intx/intx.hpp:520 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [107]  (0.73 ns)

 <State 11>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_4', ./intx/intx.hpp:520) on array 'u' [87]  (0.73 ns)
	'store' operation ('store_ln520', ./intx/intx.hpp:520) of variable 'u_load_4', ./intx/intx.hpp:520 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [103]  (0.73 ns)

 <State 12>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_6', ./intx/intx.hpp:520) on array 'u' [91]  (0.73 ns)
	'store' operation ('store_ln520', ./intx/intx.hpp:520) of variable 'u_load_6', ./intx/intx.hpp:520 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [99]  (0.73 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'load' operation ('u_load_11', ./intx/intx.hpp:515) on array 'u' [197]  (0.73 ns)
	'shl' operation ('shl_ln515', ./intx/intx.hpp:515) [198]  (1.31 ns)
	'store' operation ('store_ln515', ./intx/intx.hpp:515) of variable 'shl_ln515', ./intx/intx.hpp:515 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [199]  (0.73 ns)

 <State 14>: 1.45ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:508) with incoming values : ('add_ln508', ./intx/intx.hpp:508) [147]  (0 ns)
	'add' operation ('add_ln508', ./intx/intx.hpp:508) [153]  (0.715 ns)
	'getelementptr' operation ('v_addr_10', ./intx/intx.hpp:509) [160]  (0 ns)
	'load' operation ('v_load_9', ./intx/intx.hpp:509) on array 'v' [161]  (0.73 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'load' operation ('v_load_8', ./intx/intx.hpp:509) on array 'v' [157]  (0.73 ns)
	'shl' operation ('shl_ln509', ./intx/intx.hpp:509) [158]  (0 ns)
	'or' operation ('or_ln509', ./intx/intx.hpp:509) [163]  (1.31 ns)
	'store' operation ('store_ln509', ./intx/intx.hpp:509) of variable 'or_ln509', ./intx/intx.hpp:509 on array 'na.divisor.word_num_bits', ./intx/intx.hpp:493 [165]  (0.73 ns)

 <State 16>: 0.73ns
The critical path consists of the following:
	'load' operation ('v_load_10', ./intx/intx.hpp:510) on array 'v' [168]  (0.73 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('v_load_10', ./intx/intx.hpp:510) on array 'v' [168]  (0.73 ns)
	'shl' operation ('shl_ln510', ./intx/intx.hpp:510) [169]  (1.31 ns)
	'store' operation ('store_ln510', ./intx/intx.hpp:510) of variable 'shl_ln510', ./intx/intx.hpp:510 on array 'na.divisor.word_num_bits', ./intx/intx.hpp:493 [170]  (0.73 ns)

 <State 18>: 1.45ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:513) with incoming values : ('add_ln513', ./intx/intx.hpp:513) [178]  (0 ns)
	'add' operation ('add_ln513', ./intx/intx.hpp:513) [184]  (0.715 ns)
	'getelementptr' operation ('u_addr_10', ./intx/intx.hpp:514) [189]  (0 ns)
	'load' operation ('u_load_10', ./intx/intx.hpp:514) on array 'u' [190]  (0.73 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'load' operation ('u_load_10', ./intx/intx.hpp:514) on array 'u' [190]  (0.73 ns)
	'lshr' operation ('lshr_ln514', ./intx/intx.hpp:514) [191]  (0 ns)
	'or' operation ('or_ln514', ./intx/intx.hpp:514) [192]  (1.31 ns)
	'store' operation ('store_ln514', ./intx/intx.hpp:514) of variable 'or_ln514', ./intx/intx.hpp:514 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [194]  (0.73 ns)

 <State 20>: 0.73ns
The critical path consists of the following:
	'load' operation ('u_load_11', ./intx/intx.hpp:515) on array 'u' [197]  (0.73 ns)

 <State 21>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln525', ./intx/intx.hpp:525) [210]  (0.715 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_12', ./intx/intx.hpp:525) [212]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_1', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [213]  (0.73 ns)

 <State 22>: 3.59ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [208]  (0.73 ns)
	'icmp' operation ('icmp_ln525', ./intx/intx.hpp:525) [209]  (1.14 ns)
	'and' operation ('and_ln525', ./intx/intx.hpp:525) [218]  (0 ns)
	'select' operation ('len', ./intx/intx.hpp:525) [219]  (0.187 ns)
	'icmp' operation ('icmp_ln659', ./intx/intx.hpp:659) [222]  (0.802 ns)
	blocking operation 0.73 ns on control path)

 <State 23>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_12', ./intx/intx.hpp:660) on array 'u' [228]  (0.73 ns)
	'store' operation ('store_ln660', ./intx/intx.hpp:660) of variable 'u_load_12', ./intx/intx.hpp:660 on array 'agg_result_1' [230]  (0.73 ns)

 <State 24>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_14', ./intx/intx.hpp:660) on array 'u' [236]  (0.73 ns)
	'store' operation ('store_ln660', ./intx/intx.hpp:660) of variable 'u_load_14', ./intx/intx.hpp:660 on array 'agg_result_1' [238]  (0.73 ns)

 <State 25>: 1.46ns
The critical path consists of the following:
	'load' operation ('u_load_16', ./intx/intx.hpp:660) on array 'u' [244]  (0.73 ns)
	'store' operation ('store_ln660', ./intx/intx.hpp:660) of variable 'u_load_16', ./intx/intx.hpp:660 on array 'agg_result_1' [246]  (0.73 ns)

 <State 26>: 2.03ns
The critical path consists of the following:
	'load' operation ('high', ./intx/intx.hpp:673) on array 'na.divisor.word_num_bits', ./intx/intx.hpp:493 [258]  (0.73 ns)
	'call' operation ('call_ret1', ./intx/intx.hpp:673) to 'udivrem_by2' [259]  (1.3 ns)

 <State 27>: 1.31ns
The critical path consists of the following:
	'call' operation ('call_ret1', ./intx/intx.hpp:673) to 'udivrem_by2' [259]  (0 ns)
	'lshr' operation ('lshr_ln373', ./intx/int128.hpp:373) [263]  (0 ns)
	'or' operation ('low', ./intx/int128.hpp:373) [268]  (1.31 ns)

 <State 28>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx200', ./intx/intx.hpp:29) with incoming values : ('add_ln29_3', ./intx/intx.hpp:29) [272]  (0 ns)
	'getelementptr' operation ('agg_result_1_addr_8', ./intx/intx.hpp:29) [276]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'agg_result_1' [277]  (0.73 ns)

 <State 29>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [284]  (0.46 ns)

 <State 30>: 1.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [284]  (0 ns)
	'select' operation ('select_ln39', ./intx/intx.hpp:39) [293]  (0.438 ns)
	'store' operation ('store_ln39', ./intx/intx.hpp:39) of variable 'select_ln39', ./intx/intx.hpp:39 on array 'agg_result_1' [295]  (0.73 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.99ns
The critical path consists of the following:
	'load' operation ('v0', ./intx/int128.hpp:609->./intx/intx.hpp:541) on array 'intx_internal_reciprocal_table' [303]  (1.3 ns)
	'mul' operation of DSP[311] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [311]  (0.698 ns)

 <State 33>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[311] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [311]  (0.698 ns)

 <State 34>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[311] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [311]  (0.698 ns)

 <State 35>: 6.31ns
The critical path consists of the following:
	'add' operation ('d40', ./intx/int128.hpp:611->./intx/intx.hpp:541) [307]  (1.18 ns)
	'mul' operation ('mul_ln612_1', ./intx/int128.hpp:612->./intx/intx.hpp:541) [313]  (4 ns)
	'sub' operation ('v1', ./intx/int128.hpp:612->./intx/intx.hpp:541) [318]  (1.13 ns)

 <State 36>: 4ns
The critical path consists of the following:
	'mul' operation ('mul_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [324]  (4 ns)

 <State 37>: 6.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [325]  (1.36 ns)
	'mul' operation ('mul_ln614_1', ./intx/int128.hpp:614->./intx/intx.hpp:541) [326]  (5.47 ns)

 <State 38>: 6.83ns
The critical path consists of the following:
	'add' operation ('d63', ./intx/int128.hpp:617->./intx/intx.hpp:541) [334]  (1.36 ns)
	'mul' operation ('mul_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [339]  (5.47 ns)

 <State 39>: 6.83ns
The critical path consists of the following:
	'and' operation ('and_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [337]  (0 ns)
	'sub' operation ('e', ./intx/int128.hpp:618->./intx/intx.hpp:541) [340]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [343]  (5.47 ns)

 <State 40>: 6.83ns
The critical path consists of the following:
	'add' operation ('v3', ./intx/int128.hpp:619->./intx/intx.hpp:541) [348]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [351]  (5.47 ns)

 <State 41>: 4.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [355]  (0 ns)
	'select' operation ('select_ln175', ./intx/int128.hpp:175) [365]  (0.438 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [367]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [370]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [372]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:178) [373]  (0.148 ns)

 <State 42>: 0.809ns
The critical path consists of the following:
	'add' operation ('add_ln546', ./intx/intx.hpp:546) [383]  (0.809 ns)

 <State 43>: 5.47ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('rem', ./intx/intx.hpp:543) ('r', ./intx/int128.hpp:671->./intx/intx.hpp:549) [391]  (0 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [406]  (5.47 ns)

 <State 44>: 6.09ns
The critical path consists of the following:
	'load' operation ('it_load', ./intx/intx.hpp:549) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [402]  (0.73 ns)
	'select' operation ('low', ./intx/intx.hpp:546) [404]  (0.438 ns)
	'add' operation ('q', ./intx/int128.hpp:175) [409]  (1.36 ns)
	'icmp' operation ('icmp_ln176', ./intx/int128.hpp:176) [410]  (1.14 ns)
	'add' operation ('add_ln177_2', ./intx/int128.hpp:177) [412]  (0 ns)
	'add' operation ('add_ln177_1', ./intx/int128.hpp:177) [413]  (1.05 ns)
	'add' operation ('q', ./intx/int128.hpp:661->./intx/intx.hpp:549) [414]  (1.36 ns)

 <State 45>: 6.83ns
The critical path consists of the following:
	'mul' operation ('mul_ln663', ./intx/int128.hpp:663->./intx/intx.hpp:549) [415]  (5.47 ns)
	'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) [416]  (1.36 ns)

 <State 46>: 4.26ns
The critical path consists of the following:
	'add' operation ('r', ./intx/int128.hpp:668->./intx/intx.hpp:549) [418]  (1.36 ns)
	'select' operation ('r', ./intx/int128.hpp:665->./intx/intx.hpp:549) [420]  (0.438 ns)
	'icmp' operation ('icmp_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [421]  (1.14 ns)
	'xor' operation ('xor_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [422]  (0.148 ns)
	'select' operation ('select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [425]  (0.438 ns)
	'store' operation ('store_ln299', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299) of variable 'select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [427]  (0.73 ns)

 <State 47>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('agg_result_1_addr_10') [437]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'agg_result_1' [438]  (0.73 ns)

 <State 48>: 1.31ns
The critical path consists of the following:
	'lshr' operation ('v', ./intx/intx.hpp:666) [435]  (1.31 ns)

 <State 49>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('agg_result_1_addr_14') [445]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'agg_result_1' [446]  (0.73 ns)

 <State 50>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('agg_result_1_addr_16') [449]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'agg_result_1' [450]  (0.73 ns)

 <State 51>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx204', ./intx/intx.hpp:29) with incoming values : ('add_ln29_2', ./intx/intx.hpp:29) [456]  (0 ns)
	'getelementptr' operation ('q_word_num_bits_addr', ./intx/intx.hpp:29) [460]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'q.word_num_bits', ./intx/intx.hpp:679 [461]  (0.73 ns)

 <State 52>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln680', ./intx/intx.hpp:680) to 'udivrem_knuth.1' [466]  (1.45 ns)

 <State 53>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('idx206', ./intx/intx.hpp:29) with incoming values : ('add_ln29_4', ./intx/intx.hpp:29) [469]  (0.46 ns)

 <State 54>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx206', ./intx/intx.hpp:29) with incoming values : ('add_ln29_4', ./intx/intx.hpp:29) [469]  (0 ns)
	'getelementptr' operation ('r_word_num_bits_addr', ./intx/intx.hpp:29) [473]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'r.word_num_bits', ./intx/intx.hpp:683 [474]  (0.73 ns)

 <State 55>: 1.14ns
The critical path consists of the following:
	'sub' operation ('sub43', ./intx/intx.hpp:468) [480]  (1.14 ns)

 <State 56>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:685) with incoming values : ('add_ln685', ./intx/intx.hpp:685) [484]  (0 ns)
	'add' operation ('add_ln685', ./intx/intx.hpp:685) [485]  (1.14 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_17', ./intx/intx.hpp:686) [496]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_5', ./intx/intx.hpp:686) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [497]  (0.73 ns)

 <State 57>: 2.77ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_4', ./intx/intx.hpp:685) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [493]  (0.73 ns)
	'select' operation ('select_ln506', ./intx/intx.hpp:506) [500]  (1.31 ns)
	'store' operation ('store_ln686', ./intx/intx.hpp:686) of variable 'select_ln506', ./intx/intx.hpp:506 on array 'r.word_num_bits', ./intx/intx.hpp:683 [502]  (0.73 ns)

 <State 58>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('this_numerator_word_num_bits_addr_15', ./intx/intx.hpp:687) [505]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_3', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [506]  (0.73 ns)

 <State 59>: 2.77ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_3', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [506]  (0.73 ns)
	'lshr' operation ('lshr_ln687', ./intx/intx.hpp:687) [507]  (1.31 ns)
	'store' operation ('store_ln687', ./intx/intx.hpp:687) of variable 'lshr_ln687', ./intx/intx.hpp:687 on array 'r.word_num_bits', ./intx/intx.hpp:683 [509]  (0.73 ns)

 <State 60>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('rw_addr_1', ./intx/intx.hpp:689) [510]  (0 ns)
	'load' operation ('rw_load', ./intx/intx.hpp:689) on array 'r.word_num_bits', ./intx/intx.hpp:683 [511]  (0.73 ns)

 <State 61>: 1.46ns
The critical path consists of the following:
	'load' operation ('rw_load', ./intx/intx.hpp:689) on array 'r.word_num_bits', ./intx/intx.hpp:683 [511]  (0.73 ns)
	'store' operation ('store_ln689', ./intx/intx.hpp:689) of variable 'rw_load', ./intx/intx.hpp:689 on array 'agg_result_1' [527]  (0.73 ns)

 <State 62>: 1.46ns
The critical path consists of the following:
	'load' operation ('rw_load_2', ./intx/intx.hpp:689) on array 'r.word_num_bits', ./intx/intx.hpp:683 [515]  (0.73 ns)
	'store' operation ('store_ln689', ./intx/intx.hpp:689) of variable 'rw_load_2', ./intx/intx.hpp:689 on array 'agg_result_1' [531]  (0.73 ns)

 <State 63>: 1.46ns
The critical path consists of the following:
	'load' operation ('rw_load_4', ./intx/intx.hpp:689) on array 'r.word_num_bits', ./intx/intx.hpp:683 [519]  (0.73 ns)
	'store' operation ('store_ln689', ./intx/intx.hpp:689) of variable 'rw_load_4', ./intx/intx.hpp:689 on array 'agg_result_1' [535]  (0.73 ns)

 <State 64>: 1.46ns
The critical path consists of the following:
	'load' operation ('rw_load_6', ./intx/intx.hpp:689) on array 'r.word_num_bits', ./intx/intx.hpp:683 [523]  (0.73 ns)
	'store' operation ('store_ln689', ./intx/intx.hpp:689) of variable 'rw_load_6', ./intx/intx.hpp:689 on array 'agg_result_1' [539]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
