#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Dec 12 05:27:10 2022
# Process ID: 9864
# Current directory: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log Board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl
# Log file: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1/Board.vds
# Journal file: C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1\vivado.jou
# Running On: LAPTOP-2O846HLK, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 68081 MB
#-----------------------------------------------------------
source Board.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/utils_1/imports/synth_1/Head.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/utils_1/imports/synth_1/Head.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Board -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1064
WARNING: [Synth 8-6901] identifier 'opcode' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:30]
WARNING: [Synth 8-6901] identifier 'DataMem_rd' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:31]
WARNING: [Synth 8-6901] identifier 'Data_we' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:32]
WARNING: [Synth 8-6901] identifier 'funct3' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:33]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Board.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Board.v:23]
INFO: [Synth 8-6157] synthesizing module 'Head' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:546]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:55]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:23]
WARNING: [Synth 8-7071] port 'ALU_op' of module 'ControlUnit' is unconnected for instance 'ControlUnit' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:115]
WARNING: [Synth 8-7023] instance 'ControlUnit' of module 'ControlUnit' has 18 connections declared, but only 17 given [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:115]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:1]
INFO: [Synth 8-3876] $readmem data file 'instruction.mem' is read successfully [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Instruction' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'test_addr' does not match port width (32) of module 'Instruction' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:157]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_decode' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_decode' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_ext' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_ext' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch_control' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch_control' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:23]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:52]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'data' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:3]
INFO: [Synth 8-3876] $readmem data file 'initialize.txt' is read successfully [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:46]
INFO: [Synth 8-6155] done synthesizing module 'data' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_ext' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_ext' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Head' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'lightLED_opcode' does not match port width (7) of module 'Head' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Board.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Board' (0#1) [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Board.v:23]
WARNING: [Synth 8-7137] Register ALU_op_reg in module ControlUnit has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v:788]
WARNING: [Synth 8-3917] design Board has port LED[15] driven by constant 0
WARNING: [Synth 8-7129] Port addr[30] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module data is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[6] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[5] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[4] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[3] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[2] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[1] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_in[0] in module imm_ext is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Instruction_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1294.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/frezy/OneDrive/桌面/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1327.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1327.141 ; gain = 32.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1327.141 ; gain = 32.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1327.141 ; gain = 32.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch ControlUnit
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1327.141 ; gain = 32.750
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1329.688 ; gain = 35.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INITALIZE |                          0000001 |                              000
       FETCH_INSTRUCTION |                          0000010 |                              001
            FETCH_DECODE |                          0000100 |                              010
                    HALT |                          0001000 |                              110
               EXECUTION |                          0010000 |                              011
                     MEM |                          0100000 |                              100
               WRITEBACK |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'bc_out_reg' [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.688 ; gain = 35.297
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 38    
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  65 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   5 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 12    
	   7 Input    1 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 34    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Board has port LED[15] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[24] in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[1] in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_in[0] in module Instruction is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module Board is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module Board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1329.688 ; gain = 35.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|Head/data   | dmem_reg   | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1329.688 ; gain = 35.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1330.113 ; gain = 35.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|Head/data   | dmem_reg   | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Head/data/rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Head/data/rom_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1393.609 ; gain = 99.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.496 ; gain = 112.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.496 ; gain = 112.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.496 ; gain = 112.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.496 ; gain = 112.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.562 ; gain = 112.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.562 ; gain = 112.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    52|
|3     |LUT1      |     4|
|4     |LUT2      |    77|
|5     |LUT3      |   127|
|6     |LUT4      |    59|
|7     |LUT5      |   234|
|8     |LUT6      |  1155|
|9     |MUXF7     |   256|
|10    |RAM256X1S |   128|
|11    |RAMB18E1  |     1|
|12    |FDCE      |  1109|
|13    |FDPE      |     3|
|14    |FDRE      |   162|
|15    |LD        |     1|
|16    |IBUF      |     2|
|17    |OBUF      |    13|
|18    |OBUFT     |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.562 ; gain = 112.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.562 ; gain = 79.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1406.562 ; gain = 112.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1418.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  LD => LDCE: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

Synth Design complete, checksum: 5bce0abf
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 132 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1422.465 ; gain = 128.074
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 05:27:50 2022...
