# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Altera and sold by Altera or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.0.0 Build 200 06/17/2014 SJ Full Version
# Date created = 09:47:45  September 10, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		MebX_Quartus_Project_DE4_530_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX530KH40C2
set_global_assignment -name TOP_LEVEL_ENTITY MebX_TopLevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:48:13  OCTOBER 31, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS 1

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"



set_location_assignment PIN_AH5 -to BUTTON[0]
set_location_assignment PIN_AG5 -to BUTTON[1]
set_location_assignment PIN_AG7 -to BUTTON[2]
set_location_assignment PIN_AG8 -to BUTTON[3]
set_location_assignment PIN_V34 -to CPU_RESET_n

set_location_assignment PIN_AC35 -to OSC_50_BANK2
set_location_assignment PIN_AP20 -to FAN_CTRL



set_global_assignment -name ENABLE_SIGNALTAP OFF



set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name ECO_REGENERATE_REPORT ON

set_global_assignment -name QII_AUTO_PACKED_REGISTERS "SPARSE AUTO"
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
set_location_assignment PIN_U31 -to ETH_RX_p[0]
set_location_assignment PIN_T30 -to ETH_TX_p[0]
set_location_assignment PIN_W32 -to ETH_MDIO[0]
set_location_assignment PIN_R30 -to ETH_MDC[0]
set_location_assignment PIN_B20 -to ETH_INT_n[0]
set_location_assignment PIN_N33 -to ETH_RX_p[1]
set_location_assignment PIN_R32 -to ETH_TX_p[1]
set_location_assignment PIN_J5 -to ETH_MDIO[1]
set_location_assignment PIN_J6 -to ETH_MDC[1]
set_location_assignment PIN_AG30 -to ETH_INT_n[1]
set_location_assignment PIN_K34 -to ETH_RX_p[2]
set_location_assignment PIN_M32 -to ETH_TX_p[2]
set_location_assignment PIN_K5 -to ETH_MDIO[2]
set_location_assignment PIN_K6 -to ETH_MDC[2]
set_location_assignment PIN_AE30 -to ETH_INT_n[2]
set_location_assignment PIN_J34 -to ETH_RX_p[3]
set_location_assignment PIN_P31 -to ETH_TX_p[3]
set_location_assignment PIN_N8 -to ETH_MDIO[3]
set_location_assignment PIN_N7 -to ETH_MDC[3]
set_location_assignment PIN_AE31 -to ETH_INT_n[3]
set_location_assignment PIN_V29 -to ETH_RST_n
set_location_assignment PIN_G21 -to FLASH_RYBY_n
set_location_assignment PIN_E22 -to FLASH_CLK
set_location_assignment PIN_D21 -to FLASH_RESET_n
set_location_assignment PIN_N21 -to FLASH_OE_n
set_location_assignment PIN_R20 -to FLASH_WE_n
set_location_assignment PIN_F21 -to FLASH_ADV_n
set_location_assignment PIN_F23 -to FLASH_CE_n
set_location_assignment PIN_K29 -to FSM_D[0]
set_location_assignment PIN_J30 -to FSM_D[1]
set_location_assignment PIN_K30 -to FSM_D[2]
set_location_assignment PIN_L29 -to FSM_D[3]
set_location_assignment PIN_K31 -to FSM_D[4]
set_location_assignment PIN_E32 -to FSM_D[5]
set_location_assignment PIN_F32 -to FSM_D[6]
set_location_assignment PIN_H32 -to FSM_D[7]
set_location_assignment PIN_B32 -to FSM_D[8]
set_location_assignment PIN_C32 -to FSM_D[9]
set_location_assignment PIN_C35 -to FSM_D[10]
set_location_assignment PIN_D35 -to FSM_D[11]
set_location_assignment PIN_M22 -to FSM_D[12]
set_location_assignment PIN_M28 -to FSM_D[13]
set_location_assignment PIN_C31 -to FSM_D[14]
set_location_assignment PIN_D31 -to FSM_D[15]
set_location_assignment PIN_G22 -to FSM_A[1]
set_location_assignment PIN_G23 -to FSM_A[2]
set_location_assignment PIN_A25 -to FSM_A[3]
set_location_assignment PIN_H22 -to FSM_A[4]
set_location_assignment PIN_H23 -to FSM_A[5]
set_location_assignment PIN_J22 -to FSM_A[6]
set_location_assignment PIN_K22 -to FSM_A[7]
set_location_assignment PIN_M21 -to FSM_A[8]
set_location_assignment PIN_J23 -to FSM_A[9]
set_location_assignment PIN_F34 -to FSM_A[10]
set_location_assignment PIN_G35 -to FSM_A[11]
set_location_assignment PIN_E34 -to FSM_A[12]
set_location_assignment PIN_J32 -to FSM_A[13]
set_location_assignment PIN_F35 -to FSM_A[14]
set_location_assignment PIN_C24 -to FSM_A[15]
set_location_assignment PIN_A24 -to FSM_A[16]
set_location_assignment PIN_D23 -to FSM_A[17]
set_location_assignment PIN_D24 -to FSM_A[18]
set_location_assignment PIN_T27 -to FSM_A[19]
set_location_assignment PIN_T28 -to FSM_A[20]
set_location_assignment PIN_D22 -to FSM_A[21]
set_location_assignment PIN_E23 -to FSM_A[22]
set_location_assignment PIN_N20 -to FSM_A[23]
set_location_assignment PIN_P20 -to FSM_A[24]
set_location_assignment PIN_C22 -to FSM_A[25]
set_location_assignment PIN_AV22 -to OSC_50_BANK3
set_location_assignment PIN_AV19 -to OSC_50_BANK4
set_location_assignment PIN_AC6 -to OSC_50_BANK5
set_location_assignment PIN_AB6 -to OSC_50_BANK6
set_location_assignment PIN_A19 -to OSC_50_BANK7
set_location_assignment PIN_J12 -to M2_DDR2_dq[4]
set_location_assignment PIN_F12 -to M2_DDR2_dq[0]
set_location_assignment PIN_J13 -to M2_DDR2_dq[5]
set_location_assignment PIN_H13 -to M2_DDR2_dq[1]
set_location_assignment PIN_H14 -to M2_DDR2_dm[0]
set_location_assignment PIN_E13 -to M2_DDR2_dqsn[0]
set_location_assignment PIN_F13 -to M2_DDR2_dqs[0]
set_location_assignment PIN_G14 -to M2_DDR2_dq[6]
set_location_assignment PIN_D13 -to M2_DDR2_dq[7]
set_location_assignment PIN_E14 -to M2_DDR2_dq[2]
set_location_assignment PIN_F14 -to M2_DDR2_dq[3]
set_location_assignment PIN_P16 -to M2_DDR2_dq[12]
set_location_assignment PIN_N16 -to M2_DDR2_dq[13]
set_location_assignment PIN_P17 -to M2_DDR2_dq[8]
set_location_assignment PIN_N17 -to M2_DDR2_dq[9]
set_location_assignment PIN_M17 -to M2_DDR2_dm[1]
set_location_assignment PIN_J16 -to M2_DDR2_dqsn[1]
set_location_assignment PIN_L13 -to M2_DDR2_clk[0]
set_location_assignment PIN_K16 -to M2_DDR2_dqs[1]
set_location_assignment PIN_K13 -to M2_DDR2_clk_n[0]
set_location_assignment PIN_L16 -to M2_DDR2_dq[10]
set_location_assignment PIN_J17 -to M2_DDR2_dq[14]
set_location_assignment PIN_K17 -to M2_DDR2_dq[11]
set_location_assignment PIN_H17 -to M2_DDR2_dq[15]
set_location_assignment PIN_B16 -to M2_DDR2_dq[16]
set_location_assignment PIN_C16 -to M2_DDR2_dq[20]
set_location_assignment PIN_A16 -to M2_DDR2_dq[17]
set_location_assignment PIN_E16 -to M2_DDR2_dq[21]
set_location_assignment PIN_C15 -to M2_DDR2_dqsn[2]
set_location_assignment PIN_D15 -to M2_DDR2_dqs[2]
set_location_assignment PIN_G15 -to M2_DDR2_dm[2]
set_location_assignment PIN_F15 -to M2_DDR2_dq[18]
set_location_assignment PIN_G16 -to M2_DDR2_dq[22]
set_location_assignment PIN_D16 -to M2_DDR2_dq[19]
set_location_assignment PIN_G17 -to M2_DDR2_dq[23]
set_location_assignment PIN_C17 -to M2_DDR2_dq[24]
set_location_assignment PIN_C18 -to M2_DDR2_dq[28]
set_location_assignment PIN_E17 -to M2_DDR2_dq[25]
set_location_assignment PIN_D18 -to M2_DDR2_dq[29]
set_location_assignment PIN_F17 -to M2_DDR2_dm[3]
set_location_assignment PIN_F18 -to M2_DDR2_dqsn[3]
set_location_assignment PIN_G18 -to M2_DDR2_dqs[3]
set_location_assignment PIN_F19 -to M2_DDR2_dq[26]
set_location_assignment PIN_F20 -to M2_DDR2_dq[30]
set_location_assignment PIN_G19 -to M2_DDR2_dq[27]
set_location_assignment PIN_G20 -to M2_DDR2_dq[31]
set_location_assignment PIN_D11 -to M2_DDR2_cke[0]
set_location_assignment PIN_K12 -to M2_DDR2_cke[1]
set_location_assignment PIN_M13 -to M2_DDR2_addr[15]
set_location_assignment PIN_B10 -to M2_DDR2_ba[2]
set_location_assignment PIN_K14 -to M2_DDR2_addr[14]
set_location_assignment PIN_N15 -to M2_DDR2_addr[12]
set_location_assignment PIN_L14 -to M2_DDR2_addr[11]
set_location_assignment PIN_M14 -to M2_DDR2_addr[9]
set_location_assignment PIN_N13 -to M2_DDR2_addr[7]
set_location_assignment PIN_A10 -to M2_DDR2_addr[8]
set_location_assignment PIN_A11 -to M2_DDR2_addr[6]
set_location_assignment PIN_C11 -to M2_DDR2_addr[5]
set_location_assignment PIN_C13 -to M2_DDR2_addr[4]
set_location_assignment PIN_R14 -to M2_DDR2_addr[3]
set_location_assignment PIN_D14 -to M2_DDR2_addr[2]
set_location_assignment PIN_B11 -to M2_DDR2_addr[1]
set_location_assignment PIN_B14 -to M2_DDR2_addr[0]
set_location_assignment PIN_R18 -to M2_DDR2_addr[10]
set_location_assignment PIN_C14 -to M2_DDR2_ba[1]
set_location_assignment PIN_C12 -to M2_DDR2_ba[0]
set_location_assignment PIN_J18 -to M2_DDR2_ras_n
set_location_assignment PIN_P18 -to M2_DDR2_we_n
set_location_assignment PIN_H19 -to M2_DDR2_cs_n[0]
set_location_assignment PIN_A13 -to M2_DDR2_cas_n
set_location_assignment PIN_D19 -to M2_DDR2_odt[0]
set_location_assignment PIN_B13 -to M2_DDR2_cs_n[1]
set_location_assignment PIN_C19 -to M2_DDR2_addr[13]
set_location_assignment PIN_A14 -to M2_DDR2_odt[1]
set_location_assignment PIN_N22 -to M2_DDR2_dq[32]
set_location_assignment PIN_R22 -to M2_DDR2_dq[36]
set_location_assignment PIN_M23 -to M2_DDR2_dq[33]
set_location_assignment PIN_P22 -to M2_DDR2_dq[37]
set_location_assignment PIN_K23 -to M2_DDR2_dqsn[4]
set_location_assignment PIN_P23 -to M2_DDR2_dm[4]
set_location_assignment PIN_L23 -to M2_DDR2_dqs[4]
set_location_assignment PIN_M24 -to M2_DDR2_dq[38]
set_location_assignment PIN_K24 -to M2_DDR2_dq[34]
set_location_assignment PIN_J24 -to M2_DDR2_dq[39]
set_location_assignment PIN_J25 -to M2_DDR2_dq[35]
set_location_assignment PIN_G24 -to M2_DDR2_dq[44]
set_location_assignment PIN_G25 -to M2_DDR2_dq[40]
set_location_assignment PIN_F24 -to M2_DDR2_dq[45]
set_location_assignment PIN_C25 -to M2_DDR2_dq[41]
set_location_assignment PIN_E25 -to M2_DDR2_dqsn[5]
set_location_assignment PIN_B25 -to M2_DDR2_dm[5]
set_location_assignment PIN_F25 -to M2_DDR2_dqs[5]
set_location_assignment PIN_A26 -to M2_DDR2_dq[42]
set_location_assignment PIN_D25 -to M2_DDR2_dq[46]
set_location_assignment PIN_C26 -to M2_DDR2_dq[43]
set_location_assignment PIN_D26 -to M2_DDR2_dq[47]
set_location_assignment PIN_F27 -to M2_DDR2_dq[48]
set_location_assignment PIN_H26 -to M2_DDR2_dq[52]
set_location_assignment PIN_G27 -to M2_DDR2_dq[49]
set_location_assignment PIN_J26 -to M2_DDR2_dq[53]
set_location_assignment PIN_B17 -to M2_DDR2_clk[1]
set_location_assignment PIN_A17 -to M2_DDR2_clk_n[1]
set_location_assignment PIN_D29 -to M2_DDR2_dqsn[6]
set_location_assignment PIN_E29 -to M2_DDR2_dqs[6]
set_location_assignment PIN_D28 -to M2_DDR2_dm[6]
set_location_assignment PIN_F28 -to M2_DDR2_dq[50]
set_location_assignment PIN_E28 -to M2_DDR2_dq[54]
set_location_assignment PIN_H28 -to M2_DDR2_dq[51]
set_location_assignment PIN_G29 -to M2_DDR2_dq[55]
set_location_assignment PIN_C29 -to M2_DDR2_dq[56]
set_location_assignment PIN_A27 -to M2_DDR2_dq[60]
set_location_assignment PIN_A31 -to M2_DDR2_dq[57]
set_location_assignment PIN_A28 -to M2_DDR2_dq[61]
set_location_assignment PIN_C30 -to M2_DDR2_dm[7]
set_location_assignment PIN_B28 -to M2_DDR2_dqsn[7]
set_location_assignment PIN_C28 -to M2_DDR2_dqs[7]
set_location_assignment PIN_C27 -to M2_DDR2_dq[58]
set_location_assignment PIN_D27 -to M2_DDR2_dq[59]
set_location_assignment PIN_B29 -to M2_DDR2_dq[62]
set_location_assignment PIN_B31 -to M2_DDR2_dq[63]
set_location_assignment PIN_J15 -to M2_DDR2_SDA
set_location_assignment PIN_K15 -to M2_DDR2_SCL
set_location_assignment PIN_A18 -to M2_DDR2_SA[0]
set_location_assignment PIN_B19 -to M2_DDR2_SA[1]
set_location_assignment PIN_N14 -to M2_DDR2_oct_rdn
set_location_assignment PIN_P14 -to M2_DDR2_oct_rup
set_location_assignment PIN_AV22 -to OSC_50_Bank3
set_location_assignment PIN_AV19 -to OSC_50_Bank4
set_location_assignment PIN_AC6 -to OSC_50_Bank5
set_location_assignment PIN_AB6 -to OSC_50_Bank6
set_location_assignment PIN_A19 -to OSC_50_Bank7
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 1865950100

set_location_assignment PIN_AC11 -to EXT_IO
set_location_assignment PIN_AN18 -to TEMP_SMCLK
set_location_assignment PIN_AP18 -to TEMP_SMDAT
set_location_assignment PIN_AP19 -to TEMP_INT_n
set_location_assignment PIN_AH13 -to CSENSE_SCK
set_location_assignment PIN_AJ13 -to CSENSE_SDI
set_location_assignment PIN_AK14 -to CSENSE_SDO
set_location_assignment PIN_AK13 -to CSENSE_ADC_FO
set_location_assignment PIN_AG14 -to CSENSE_CS_n[0]
set_location_assignment PIN_AG15 -to CSENSE_CS_n[1]
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY ALWAYS_REGENERATE_IP
set_location_assignment PIN_AW34 -to M1_DDR2_dq[4]
set_location_assignment PIN_AV32 -to M1_DDR2_dq[0]
set_location_assignment PIN_AW33 -to M1_DDR2_dq[5]
set_location_assignment PIN_AV31 -to M1_DDR2_dq[1]
set_location_assignment PIN_AW31 -to M1_DDR2_dm[0]
set_location_assignment PIN_AW30 -to M1_DDR2_dqsn[0]
set_location_assignment PIN_AV29 -to M1_DDR2_dqs[0]
set_location_assignment PIN_AW28 -to M1_DDR2_dq[6]
set_location_assignment PIN_AW27 -to M1_DDR2_dq[7]
set_location_assignment PIN_AW29 -to M1_DDR2_dq[2]
set_location_assignment PIN_AV28 -to M1_DDR2_dq[3]
set_location_assignment PIN_AM25 -to M1_DDR2_dq[12]
set_location_assignment PIN_AN25 -to M1_DDR2_dq[13]
set_location_assignment PIN_AP25 -to M1_DDR2_dq[8]
set_location_assignment PIN_AV26 -to M1_DDR2_dq[9]
set_location_assignment PIN_AW26 -to M1_DDR2_dm[1]
set_location_assignment PIN_AU26 -to M1_DDR2_dqsn[1]
set_location_assignment PIN_AP28 -to M1_DDR2_clk[0]
set_location_assignment PIN_AT26 -to M1_DDR2_dqs[1]
set_location_assignment PIN_AR28 -to M1_DDR2_clk_n[0]
set_location_assignment PIN_AU25 -to M1_DDR2_dq[10]
set_location_assignment PIN_AR25 -to M1_DDR2_dq[14]
set_location_assignment PIN_AT25 -to M1_DDR2_dq[11]
set_location_assignment PIN_AN24 -to M1_DDR2_dq[15]
set_location_assignment PIN_AN23 -to M1_DDR2_dq[16]
set_location_assignment PIN_AM23 -to M1_DDR2_dq[20]
set_location_assignment PIN_AP23 -to M1_DDR2_dq[17]
set_location_assignment PIN_AR23 -to M1_DDR2_dq[21]
set_location_assignment PIN_AU24 -to M1_DDR2_dqsn[2]
set_location_assignment PIN_AT24 -to M1_DDR2_dqs[2]
set_location_assignment PIN_AU23 -to M1_DDR2_dm[2]
set_location_assignment PIN_AL22 -to M1_DDR2_dq[18]
set_location_assignment PIN_AT23 -to M1_DDR2_dq[22]
set_location_assignment PIN_AM22 -to M1_DDR2_dq[19]
set_location_assignment PIN_AL21 -to M1_DDR2_dq[23]
set_location_assignment PIN_AJ22 -to M1_DDR2_dq[24]
set_location_assignment PIN_AK24 -to M1_DDR2_dq[28]
set_location_assignment PIN_AH23 -to M1_DDR2_dq[25]
set_location_assignment PIN_AJ23 -to M1_DDR2_dq[29]
set_location_assignment PIN_AH22 -to M1_DDR2_dm[3]
set_location_assignment PIN_AL23 -to M1_DDR2_dqsn[3]
set_location_assignment PIN_AK23 -to M1_DDR2_dqs[3]
set_location_assignment PIN_AF22 -to M1_DDR2_dq[26]
set_location_assignment PIN_AF23 -to M1_DDR2_dq[30]
set_location_assignment PIN_AE23 -to M1_DDR2_dq[27]
set_location_assignment PIN_AE22 -to M1_DDR2_dq[31]
set_location_assignment PIN_AT28 -to M1_DDR2_cke[0]
set_location_assignment PIN_AK27 -to M1_DDR2_cke[1]
set_location_assignment PIN_AT29 -to M1_DDR2_addr[15]
set_location_assignment PIN_AP27 -to M1_DDR2_ba[2]
set_location_assignment PIN_AU29 -to M1_DDR2_addr[14]
set_location_assignment PIN_AP26 -to M1_DDR2_addr[12]
set_location_assignment PIN_AU28 -to M1_DDR2_addr[11]
set_location_assignment PIN_AN27 -to M1_DDR2_addr[9]
set_location_assignment PIN_AT27 -to M1_DDR2_addr[7]
set_location_assignment PIN_AL27 -to M1_DDR2_addr[8]
set_location_assignment PIN_AU27 -to M1_DDR2_addr[6]
set_location_assignment PIN_AK26 -to M1_DDR2_addr[5]
set_location_assignment PIN_AN26 -to M1_DDR2_addr[4]
set_location_assignment PIN_AM26 -to M1_DDR2_addr[3]
set_location_assignment PIN_AW23 -to M1_DDR2_addr[2]
set_location_assignment PIN_AL25 -to M1_DDR2_addr[1]
set_location_assignment PIN_AV23 -to M1_DDR2_addr[0]
set_location_assignment PIN_AJ26 -to M1_DDR2_addr[10]
set_location_assignment PIN_AD25 -to M1_DDR2_ba[1]
set_location_assignment PIN_AH26 -to M1_DDR2_ba[0]
set_location_assignment PIN_AE21 -to M1_DDR2_ras_n
set_location_assignment PIN_AK25 -to M1_DDR2_we_n
set_location_assignment PIN_AG21 -to M1_DDR2_cs_n[0]
set_location_assignment PIN_AJ25 -to M1_DDR2_cas_n
set_location_assignment PIN_AG20 -to M1_DDR2_odt[0]
set_location_assignment PIN_AE25 -to M1_DDR2_cs_n[1]
set_location_assignment PIN_AD21 -to M1_DDR2_addr[13]
set_location_assignment PIN_AE24 -to M1_DDR2_odt[1]
set_location_assignment PIN_AK17 -to M1_DDR2_dq[32]
set_location_assignment PIN_AG16 -to M1_DDR2_dq[36]
set_location_assignment PIN_AM17 -to M1_DDR2_dq[33]
set_location_assignment PIN_AH17 -to M1_DDR2_dq[37]
set_location_assignment PIN_AL16 -to M1_DDR2_dqsn[4]
set_location_assignment PIN_AL17 -to M1_DDR2_dm[4]
set_location_assignment PIN_AK16 -to M1_DDR2_dqs[4]
set_location_assignment PIN_AF17 -to M1_DDR2_dq[38]
set_location_assignment PIN_AH16 -to M1_DDR2_dq[34]
set_location_assignment PIN_AE17 -to M1_DDR2_dq[39]
set_location_assignment PIN_AJ16 -to M1_DDR2_dq[35]
set_location_assignment PIN_AN17 -to M1_DDR2_dq[44]
set_location_assignment PIN_AR17 -to M1_DDR2_dq[40]
set_location_assignment PIN_AP17 -to M1_DDR2_dq[45]
set_location_assignment PIN_AN16 -to M1_DDR2_dq[41]
set_location_assignment PIN_AR16 -to M1_DDR2_dqsn[5]
set_location_assignment PIN_AT16 -to M1_DDR2_dm[5]
set_location_assignment PIN_AP16 -to M1_DDR2_dqs[5]
set_location_assignment PIN_AU16 -to M1_DDR2_dq[42]
set_location_assignment PIN_AU15 -to M1_DDR2_dq[46]
set_location_assignment PIN_AW16 -to M1_DDR2_dq[43]
set_location_assignment PIN_AT15 -to M1_DDR2_dq[47]
set_location_assignment PIN_AW11 -to M1_DDR2_dq[48]
set_location_assignment PIN_AW14 -to M1_DDR2_dq[52]
set_location_assignment PIN_AW12 -to M1_DDR2_dq[49]
set_location_assignment PIN_AV14 -to M1_DDR2_dq[53]
set_location_assignment PIN_AE20 -to M1_DDR2_clk[1]
set_location_assignment PIN_AF20 -to M1_DDR2_clk_n[1]
set_location_assignment PIN_AW13 -to M1_DDR2_dqsn[6]
set_location_assignment PIN_AV13 -to M1_DDR2_dqs[6]
set_location_assignment PIN_AU14 -to M1_DDR2_dm[6]
set_location_assignment PIN_AT14 -to M1_DDR2_dq[50]
set_location_assignment PIN_AU11 -to M1_DDR2_dq[54]
set_location_assignment PIN_AU12 -to M1_DDR2_dq[51]
set_location_assignment PIN_AT12 -to M1_DDR2_dq[55]
set_location_assignment PIN_AP13 -to M1_DDR2_dq[56]
set_location_assignment PIN_AR14 -to M1_DDR2_dq[60]
set_location_assignment PIN_AN14 -to M1_DDR2_dq[57]
set_location_assignment PIN_AP14 -to M1_DDR2_dq[61]
set_location_assignment PIN_AN13 -to M1_DDR2_dm[7]
set_location_assignment PIN_AT13 -to M1_DDR2_dqsn[7]
set_location_assignment PIN_AR13 -to M1_DDR2_dqs[7]
set_location_assignment PIN_AL15 -to M1_DDR2_dq[58]
set_location_assignment PIN_AM14 -to M1_DDR2_dq[59]
set_location_assignment PIN_AL14 -to M1_DDR2_dq[62]
set_location_assignment PIN_AL13 -to M1_DDR2_dq[63]
set_location_assignment PIN_AG24 -to M1_DDR2_SDA
set_location_assignment PIN_AH24 -to M1_DDR2_SCL
set_location_assignment PIN_AV25 -to M1_DDR2_SA[0]
set_location_assignment PIN_AW25 -to M1_DDR2_SA[1]
set_location_assignment PIN_AG25 -to M1_DDR2_oct_rdn
set_location_assignment PIN_AF25 -to M1_DDR2_oct_rup
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER ON -to * -disable
set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -disable
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -disable
set_instance_assignment -name MAX_FANOUT 2 -to * -disable
set_location_assignment PIN_AB13 -to SW[0]
set_location_assignment PIN_AB12 -to SW[1]
set_location_assignment PIN_AB11 -to SW[2]
set_location_assignment PIN_AB10 -to SW[3]
set_location_assignment PIN_AB9 -to SW[4]
set_location_assignment PIN_AC8 -to SW[5]
set_location_assignment PIN_AH6 -to SW[6]
set_location_assignment PIN_AG6 -to SW[7]
set_location_assignment PIN_V28 -to LED_DE4[0]
set_location_assignment PIN_W28 -to LED_DE4[1]
set_location_assignment PIN_R29 -to LED_DE4[2]
set_location_assignment PIN_P29 -to LED_DE4[3]
set_location_assignment PIN_N29 -to LED_DE4[4]
set_location_assignment PIN_M29 -to LED_DE4[5]
set_location_assignment PIN_M30 -to LED_DE4[6]
set_location_assignment PIN_N30 -to LED_DE4[7]


set_location_assignment PIN_E31 -to SEVEN_SEG_HEX1[0]
set_location_assignment PIN_F31 -to SEVEN_SEG_HEX1[1]
set_location_assignment PIN_G31 -to SEVEN_SEG_HEX1[2]
set_location_assignment PIN_C34 -to SEVEN_SEG_HEX1[3]
set_location_assignment PIN_C33 -to SEVEN_SEG_HEX1[4]
set_location_assignment PIN_D33 -to SEVEN_SEG_HEX1[5]
set_location_assignment PIN_D34 -to SEVEN_SEG_HEX1[6]
set_location_assignment PIN_AL35 -to SEVEN_SEG_HEX1[7]
set_location_assignment PIN_L34 -to SEVEN_SEG_HEX0[0]
set_location_assignment PIN_M34 -to SEVEN_SEG_HEX0[1]
set_location_assignment PIN_M33 -to SEVEN_SEG_HEX0[2]
set_location_assignment PIN_H31 -to SEVEN_SEG_HEX0[3]
set_location_assignment PIN_J33 -to SEVEN_SEG_HEX0[4]
set_location_assignment PIN_L35 -to SEVEN_SEG_HEX0[5]
set_location_assignment PIN_K32 -to SEVEN_SEG_HEX0[6]
set_location_assignment PIN_AL34 -to SEVEN_SEG_HEX0[7]

set_location_assignment PIN_AH10 -to RESET_PAINEL_n





































set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_instance_assignment -name IO_STANDARD "2.5 V" -to BUTTON[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to BUTTON[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to BUTTON[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to BUTTON[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to CPU_RESET_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_BANK2
set_instance_assignment -name IO_STANDARD "1.8 V" -to FAN_CTRL
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to ETH_INT_n[0]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[1]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[2]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_RX_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to ETH_TX_p[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDIO[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_MDC[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_INT_n[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ETH_RST_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_RYBY_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_CLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_RESET_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_OE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_WE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_ADV_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FLASH_CE_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_D[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[16]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[17]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[18]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[19]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[20]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[21]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[22]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[23]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[24]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FSM_A[25]
set_instance_assignment -name VIRTUAL_PIN ON -to FSM_A[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_BANK3
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_BANK4
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to OSC_50_BANK5
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_BANK6
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_BANK7
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to M2_DDR2_oct_rup
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dm[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqs[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M2_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqs[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqs[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M2_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M2_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_addr[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_addr[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ba[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ba[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_odt[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_odt[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cke[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cke[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_dm[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M2_DDR2_dm[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[0] -to M2_DDR2_dm[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[1] -to M2_DDR2_dm[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[2] -to M2_DDR2_dm[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[3] -to M2_DDR2_dm[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[4] -to M2_DDR2_dm[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[5] -to M2_DDR2_dm[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[6] -to M2_DDR2_dm[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M2_DDR2_dqs[7] -to M2_DDR2_dm[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank3
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank4
set_instance_assignment -name IO_STANDARD "3.0-V PCI-X" -to OSC_50_Bank5
set_instance_assignment -name IO_STANDARD "2.5 V" -to OSC_50_Bank6
set_instance_assignment -name IO_STANDARD "1.8 V" -to OSC_50_Bank7
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_we_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_we_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M2_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[14] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[15] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[16] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[17] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[18] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[19] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[20] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[21] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[22] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[23] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[24] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[25] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[26] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[27] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[28] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[29] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[30] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[31] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[32] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[33] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[34] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[35] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[36] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[37] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[38] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[39] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[40] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[41] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[42] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[43] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[44] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[45] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[46] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[47] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[48] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[49] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[50] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[51] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[52] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[53] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[54] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[55] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[56] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[57] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[58] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[59] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[60] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[61] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[62] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dq[63] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dm[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqs[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[10] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[11] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[12] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[13] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[8] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_addr[9] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ba[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_we_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_odt[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cke[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[1] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[2] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[3] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[5] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[6] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|ureset|phy_reset_n -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|ddr2_memory_2|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|clk[2] -to SOPC_INST|ddr2_memory_2|dll0|dll_wys_m -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to SOPC_INST|ddr2_memory_2 -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to SOPC_INST|ddr2_memory_2|pll0|upll_memphy|auto_generated|pll1 -tag __nios_implementacao_8links_ethernet_ddr2_ddr2_memory_2_p0
set_instance_assignment -name IO_STANDARD "2.5 V" -to EXT_IO
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_SMCLK
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_SMDAT
set_instance_assignment -name IO_STANDARD "1.8 V" -to TEMP_INT_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SCK
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SDI
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_SDO
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_ADC_FO
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_CS_n[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to CSENSE_CS_n[1]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[15]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[14]
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SDA
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SCL
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_SA[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rdn
set_instance_assignment -name IO_STANDARD "1.8 V" -to M1_DDR2_oct_rup
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dm[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqs[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to M1_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqs[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqs[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.8-V SSTL CLASS I" -to M1_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to M1_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_addr[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_addr[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ba[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ba[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_odt[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cke[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_dm[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to M1_DDR2_dm[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[0] -to M1_DDR2_dm[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[1] -to M1_DDR2_dm[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[2] -to M1_DDR2_dm[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[3] -to M1_DDR2_dm[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[4] -to M1_DDR2_dm[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[5] -to M1_DDR2_dm[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[6] -to M1_DDR2_dm[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name DQ_GROUP 9 -from M1_DDR2_dqs[7] -to M1_DDR2_dm[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_we_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_we_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to M1_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[14] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[15] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[16] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[17] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[18] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[19] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[20] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[21] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[22] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[23] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[24] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[25] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[26] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[27] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[28] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[29] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[30] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[31] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[32] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[33] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[34] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[35] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[36] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[37] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[38] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[39] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[40] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[41] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[42] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[43] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[44] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[45] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[46] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[47] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[48] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[49] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[50] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[51] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[52] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[53] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[54] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[55] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[56] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[57] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[58] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[59] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[60] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[61] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[62] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dq[63] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dm[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqs[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_dqsn[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[10] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[11] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[12] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[13] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[8] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_addr[9] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ba[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cs_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_we_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_ras_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cas_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_odt[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cke[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_clk_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|ureset|phy_reset_n -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m1_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[2] -to SOPC_INST|m1_ddr2_memory|dll0|dll_wys_m -tag __mebNios_m1_ddr2_memory_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to SOPC_INST|m1_ddr2_memory -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|pll1 -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[2] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[3] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[5] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL "DUAL-REGIONAL CLOCK" -to SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[6] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from SOPC_INST|m1_ddr2_memory|pll0|upll_memphy|auto_generated|clk[2] -to SOPC_INST|m1_ddr2_memory|dll0|dll_wys_m -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK2
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK3
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK4
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK5
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK6
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to OSC_50_BANK7
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_DE4[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX1[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to SEVEN_SEG_HEX0[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RESET_PAINEL_n
set_location_assignment PIN_AW8 -to LED_PAINEL_LED_ST1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_ST1
set_location_assignment PIN_AV10 -to LED_PAINEL_LED_ST2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_ST2
set_location_assignment PIN_AW10 -to LED_PAINEL_LED_ST3
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_ST3
set_location_assignment PIN_AU8 -to LED_PAINEL_LED_ST4
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_ST4
set_location_assignment PIN_AT10 -to LED_PAINEL_LED_1R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_1R
set_location_assignment PIN_AT6 -to LED_PAINEL_LED_2R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_2R
set_location_assignment PIN_AR5 -to LED_PAINEL_LED_3R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_3R
set_location_assignment PIN_AT7 -to LED_PAINEL_LED_4R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_4R
set_location_assignment PIN_AN6 -to LED_PAINEL_LED_5R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_5R
set_location_assignment PIN_AM6 -to LED_PAINEL_LED_6R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_6R
set_location_assignment PIN_AL9 -to LED_PAINEL_LED_7R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_7R
set_location_assignment PIN_AJ6 -to LED_PAINEL_LED_8R
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_8R
set_location_assignment PIN_AE11 -to LED_PAINEL_LED_POWER
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_POWER
set_location_assignment PIN_AU6 -to LED_PAINEL_LED_1G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_1G
set_location_assignment PIN_AU7 -to LED_PAINEL_LED_2G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_2G
set_location_assignment PIN_AP6 -to LED_PAINEL_LED_3G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_3G
set_location_assignment PIN_AN7 -to LED_PAINEL_LED_4G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_4G
set_location_assignment PIN_AL6 -to LED_PAINEL_LED_5G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_5G
set_location_assignment PIN_AL5 -to LED_PAINEL_LED_6G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_6G
set_location_assignment PIN_AK9 -to LED_PAINEL_LED_7G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_7G
set_location_assignment PIN_AJ10 -to LED_PAINEL_LED_8G
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to LED_PAINEL_LED_8G
set_location_assignment PIN_AW5 -to RTCC_ALARM
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RTCC_ALARM
set_location_assignment PIN_AP8 -to RTCC_CS_n
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RTCC_CS_n
set_location_assignment PIN_AW4 -to RTCC_SCK
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RTCC_SCK
set_location_assignment PIN_AU10 -to RTCC_SDI
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RTCC_SDI
set_location_assignment PIN_AV8 -to RTCC_SDO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to RTCC_SDO
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|ureset|phy_reset_mem_stable_n -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|ureset|phy_reset_n -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[0] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[2] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[3] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[4] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[5] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[6] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to SOPC_INST|m2_ddr2_memory|p0|umemphy|uread_datapath|read_capture_clk_div2[7] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -from SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|clk[2] -to SOPC_INST|m2_ddr2_memory|dll0|dll_wys_m -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to SOPC_INST|m2_ddr2_memory -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PLL_ENFORCE_USER_PHASE_SHIFT ON -to SOPC_INST|m2_ddr2_memory|pll0|upll_memphy|auto_generated|pll1 -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_odt[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M1_DDR2_cke[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_odt[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M1_DDR2_cke[1] -tag __MebX_Qsys_Project_m1_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_odt[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to M2_DDR2_cke[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cs_n[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_odt[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to M2_DDR2_cke[1] -tag __MebX_Qsys_Project_m2_ddr2_memory_p0
set_location_assignment PIN_V12 -to HSMB_BUFFER_PEM0
set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMB_BUFFER_PEM0
set_location_assignment PIN_V11 -to HSMB_BUFFER_PEM1
set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMB_BUFFER_PEM1
set_location_assignment PIN_D5 -to HSMB_LVDS_RX_SPWA_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWA_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWA_DI_P
set_location_assignment PIN_D10 -to HSMB_LVDS_RX_SPWA_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWA_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWA_SI_P
set_location_assignment PIN_D9 -to HSMB_LVDS_RX_SPWB_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWB_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWB_DI_P
set_location_assignment PIN_D8 -to HSMB_LVDS_RX_SPWB_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWB_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWB_SI_P
set_location_assignment PIN_D7 -to HSMB_LVDS_RX_SPWC_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWC_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWC_DI_P
set_location_assignment PIN_F10 -to HSMB_LVDS_RX_SPWC_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWC_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWC_SI_P
set_location_assignment PIN_G5 -to HSMB_LVDS_RX_SPWD_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWD_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWD_DI_P
set_location_assignment PIN_G6 -to HSMB_LVDS_RX_SPWD_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWD_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWD_SI_P
set_location_assignment PIN_F7 -to HSMB_LVDS_RX_SPWE_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWE_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWE_DI_P
set_location_assignment PIN_G8 -to HSMB_LVDS_RX_SPWE_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWE_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWE_SI_P
set_location_assignment PIN_G9 -to HSMB_LVDS_RX_SPWF_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWF_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWF_DI_P
set_location_assignment PIN_N6 -to HSMB_LVDS_RX_SPWF_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWF_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWF_SI_P
set_location_assignment PIN_M6 -to HSMB_LVDS_RX_SPWG_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWG_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWG_DI_P
set_location_assignment PIN_R6 -to HSMB_LVDS_RX_SPWG_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWG_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWG_SI_P
set_location_assignment PIN_R7 -to HSMB_LVDS_RX_SPWH_DI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWH_DI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWH_DI_P
set_location_assignment PIN_V6 -to HSMB_LVDS_RX_SPWH_SI_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWH_SI_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWH_SI_P
set_location_assignment PIN_N11 -to HSMB_LVDS_TX_SPWA_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWA_DO_P
set_location_assignment PIN_N12 -to HSMB_LVDS_TX_SPWA_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWA_SO_P
set_location_assignment PIN_K9 -to HSMB_LVDS_TX_SPWB_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWB_DO_P
set_location_assignment PIN_K10 -to HSMB_LVDS_TX_SPWB_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWB_SO_P
set_location_assignment PIN_R13 -to HSMB_LVDS_TX_SPWC_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWC_DO_P
set_location_assignment PIN_H7 -to HSMB_LVDS_TX_SPWC_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWC_SO_P
set_location_assignment PIN_R12 -to HSMB_LVDS_TX_SPWD_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWD_DO_P
set_location_assignment PIN_T13 -to HSMB_LVDS_TX_SPWD_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWD_SO_P
set_location_assignment PIN_M11 -to HSMB_LVDS_TX_SPWE_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWE_DO_P
set_location_assignment PIN_N9 -to HSMB_LVDS_TX_SPWE_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWE_SO_P
set_location_assignment PIN_M10 -to HSMB_LVDS_TX_SPWF_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWF_DO_P
set_location_assignment PIN_M8 -to HSMB_LVDS_TX_SPWF_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWF_SO_P
set_location_assignment PIN_V10 -to HSMB_LVDS_TX_SPWG_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWG_DO_P
set_location_assignment PIN_T10 -to HSMB_LVDS_TX_SPWG_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWG_SO_P
set_location_assignment PIN_R9 -to HSMB_LVDS_TX_SPWH_DO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWH_DO_P
set_location_assignment PIN_U10 -to HSMB_LVDS_TX_SPWH_SO_P
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWH_SO_P
set_location_assignment PIN_W7 -to HSMB_BUFFER_PWDN_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to HSMB_BUFFER_PWDN_N
set_location_assignment PIN_AV20 -to B_SD_CARD_CMD
set_location_assignment PIN_AT19 -to O_SD_CARD_CLOCK
set_location_assignment PIN_AH18 -to I_SD_CARD_WP_n
set_location_assignment PIN_AR20 -to B_SD_CARD_DAT
set_location_assignment PIN_AU20 -to B_SD_CARD_DAT3
set_instance_assignment -name IO_STANDARD "1.8 V" -to B_SD_CARD_CMD
set_instance_assignment -name IO_STANDARD "1.8 V" -to O_SD_CARD_CLOCK
set_instance_assignment -name IO_STANDARD "1.8 V" -to I_SD_CARD_WP_n
set_instance_assignment -name IO_STANDARD "1.8 V" -to B_SD_CARD_DAT
set_instance_assignment -name IO_STANDARD "1.8 V" -to B_SD_CARD_DAT3
set_instance_assignment -name IO_STANDARD "2.5 V" -to I_RS232_UART_RXD
set_location_assignment PIN_AH32 -to I_RS232_UART_RXD
set_instance_assignment -name IO_STANDARD "2.5 V" -to O_RS232_UART_TXD
set_location_assignment PIN_AN34 -to O_RS232_UART_TXD
set_location_assignment PIN_AV5 -to EN_ISO_DRIVERS
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to EN_ISO_DRIVERS
set_location_assignment PIN_AE13 -to SYNC_IN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SYNC_IN
set_location_assignment PIN_AP10 -to SYNC_OUT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SYNC_OUT
set_global_assignment -name SAVE_DISK_SPACE ON
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS OFF
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D0_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D1_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D2_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D3_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D4_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D5_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D6_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D7_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D8_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D9_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D10_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D11_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D12_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D13_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D14_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D15_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D16_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D17_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D18_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D19_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D20_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D21_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D22_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D23_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D24_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D25_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D26_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D27_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D28_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D29_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D30_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D31_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D32_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D33_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D34_IO
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to JP3_GPIO0_D35_IO
set_location_assignment PIN_AF6 -to JP3_GPIO0_D0_IO
set_location_assignment PIN_AU9 -to JP3_GPIO0_D1_IO
set_location_assignment PIN_AE5 -to JP3_GPIO0_D2_IO
set_location_assignment PIN_AR8 -to JP3_GPIO0_D3_IO
set_location_assignment PIN_AN9 -to JP3_GPIO0_D4_IO
set_location_assignment PIN_AP9 -to JP3_GPIO0_D5_IO
set_location_assignment PIN_AV5 -to JP3_GPIO0_D6_IO
set_location_assignment PIN_AW6 -to JP3_GPIO0_D7_IO
set_location_assignment PIN_AV7 -to JP3_GPIO0_D8_IO
set_location_assignment PIN_AW7 -to JP3_GPIO0_D9_IO
set_location_assignment PIN_AT5 -to JP3_GPIO0_D10_IO
set_location_assignment PIN_AT8 -to JP3_GPIO0_D11_IO
set_location_assignment PIN_AP5 -to JP3_GPIO0_D12_IO
set_location_assignment PIN_AP7 -to JP3_GPIO0_D13_IO
set_location_assignment PIN_AN5 -to JP3_GPIO0_D14_IO
set_location_assignment PIN_AN10 -to JP3_GPIO0_D15_IO
set_location_assignment PIN_AM5 -to JP3_GPIO0_D16_IO
set_location_assignment PIN_AM10 -to JP3_GPIO0_D17_IO
set_location_assignment PIN_AL10 -to JP3_GPIO0_D18_IO
set_location_assignment PIN_AM8 -to JP3_GPIO0_D19_IO
set_location_assignment PIN_AL8 -to JP3_GPIO0_D20_IO
set_location_assignment PIN_AK8 -to JP3_GPIO0_D21_IO
set_location_assignment PIN_AJ11 -to JP3_GPIO0_D22_IO
set_location_assignment PIN_AK7 -to JP3_GPIO0_D23_IO
set_location_assignment PIN_AJ5 -to JP3_GPIO0_D24_IO
set_location_assignment PIN_AH12 -to JP3_GPIO0_D25_IO
set_location_assignment PIN_AG10 -to JP3_GPIO0_D26_IO
set_location_assignment PIN_AG13 -to JP3_GPIO0_D27_IO
set_location_assignment PIN_AG9 -to JP3_GPIO0_D28_IO
set_location_assignment PIN_AF11 -to JP3_GPIO0_D29_IO
set_location_assignment PIN_AT9 -to JP3_GPIO0_D30_IO
set_location_assignment PIN_AF10 -to JP3_GPIO0_D31_IO
set_location_assignment PIN_AD10 -to JP3_GPIO0_D32_IO
set_location_assignment PIN_AD9 -to JP3_GPIO0_D33_IO
set_location_assignment PIN_AD12 -to JP3_GPIO0_D34_IO
set_location_assignment PIN_AD13 -to JP3_GPIO0_D35_IO
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[31]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[30]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[29]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[28]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[27]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[26]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[25]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[24]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[23]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[22]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[21]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[20]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[19]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[18]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[17]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[16]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_DATA[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_BE[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_BE[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_BE[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_BE[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_RESET_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_WAKEUP_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_CLOCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_RXF_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_TXE_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_GPIO[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_GPIO[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_WR_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_RD_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_OE_N
set_instance_assignment -name IO_STANDARD "2.5 V" -to FTDI_SIWU_N
set_location_assignment PIN_AN31 -to FTDI_DATA[31]
set_location_assignment PIN_AM31 -to FTDI_DATA[30]
set_location_assignment PIN_AM35 -to FTDI_DATA[29]
set_location_assignment PIN_AM34 -to FTDI_DATA[28]
set_location_assignment PIN_AP30 -to FTDI_DATA[27]
set_location_assignment PIN_AN30 -to FTDI_DATA[26]
set_location_assignment PIN_AK35 -to FTDI_DATA[25]
set_location_assignment PIN_AK34 -to FTDI_DATA[24]
set_location_assignment PIN_AJ35 -to FTDI_DATA[23]
set_location_assignment PIN_AJ34 -to FTDI_DATA[22]
set_location_assignment PIN_AH35 -to FTDI_DATA[21]
set_location_assignment PIN_AH34 -to FTDI_DATA[20]
set_location_assignment PIN_AK33 -to FTDI_DATA[19]
set_location_assignment PIN_AJ32 -to FTDI_DATA[18]
set_location_assignment PIN_AC32 -to FTDI_DATA[17]
set_location_assignment PIN_AC31 -to FTDI_DATA[16]
set_location_assignment PIN_AG32 -to FTDI_DATA[15]
set_location_assignment PIN_AG31 -to FTDI_DATA[14]
set_location_assignment PIN_AF26 -to FTDI_DATA[13]
set_location_assignment PIN_AE26 -to FTDI_DATA[12]
set_location_assignment PIN_AE29 -to FTDI_DATA[11]
set_location_assignment PIN_AE28 -to FTDI_DATA[10]
set_location_assignment PIN_AD29 -to FTDI_DATA[9]
set_location_assignment PIN_AD28 -to FTDI_DATA[8]
set_location_assignment PIN_AE27 -to FTDI_DATA[7]
set_location_assignment PIN_AD27 -to FTDI_DATA[6]
set_location_assignment PIN_AB31 -to FTDI_DATA[5]
set_location_assignment PIN_AB30 -to FTDI_DATA[4]
set_location_assignment PIN_AB28 -to FTDI_DATA[3]
set_location_assignment PIN_AB27 -to FTDI_DATA[2]
set_location_assignment PIN_AD26 -to FTDI_DATA[1]
set_location_assignment PIN_AC26 -to FTDI_DATA[0]
set_location_assignment PIN_AK29 -to FTDI_BE[3]
set_location_assignment PIN_AJ29 -to FTDI_BE[2]
set_location_assignment PIN_AC29 -to FTDI_BE[1]
set_location_assignment PIN_AC28 -to FTDI_BE[0]
set_location_assignment PIN_AK32 -to FTDI_RESET_N
set_location_assignment PIN_AL32 -to FTDI_WAKEUP_N
set_location_assignment PIN_AC34 -to FTDI_CLOCK
set_location_assignment PIN_AR32 -to FTDI_RXF_N
set_location_assignment PIN_AP32 -to FTDI_TXE_N
set_location_assignment PIN_AD30 -to FTDI_GPIO[1]
set_location_assignment PIN_AD31 -to FTDI_GPIO[0]
set_location_assignment PIN_AT30 -to FTDI_WR_N
set_location_assignment PIN_AT33 -to FTDI_RD_N
set_location_assignment PIN_AU33 -to FTDI_OE_N
set_location_assignment PIN_AR31 -to FTDI_SIWU_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_BE
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_DATA
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_WAKEUP_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_CLOCK
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_RXF_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_TXE_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to FTDI_GPIO
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_BE
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_WR_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_DATA
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_RESET_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_WAKEUP_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_GPIO
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_RD_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_OE_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to FTDI_SIWU_N
set_location_assignment PIN_C5 -to HSMB_LVDS_RX_SPWA_DI_N
set_location_assignment PIN_C10 -to HSMB_LVDS_RX_SPWA_SI_N
set_location_assignment PIN_C9 -to HSMB_LVDS_RX_SPWB_DI_N
set_location_assignment PIN_C8 -to HSMB_LVDS_RX_SPWB_SI_N
set_location_assignment PIN_C7 -to HSMB_LVDS_RX_SPWC_DI_N
set_location_assignment PIN_E10 -to HSMB_LVDS_RX_SPWC_SI_N
set_location_assignment PIN_F5 -to HSMB_LVDS_RX_SPWD_DI_N
set_location_assignment PIN_F6 -to HSMB_LVDS_RX_SPWD_SI_N
set_location_assignment PIN_E7 -to HSMB_LVDS_RX_SPWE_DI_N
set_location_assignment PIN_F8 -to HSMB_LVDS_RX_SPWE_SI_N
set_location_assignment PIN_F9 -to HSMB_LVDS_RX_SPWF_DI_N
set_location_assignment PIN_N5 -to HSMB_LVDS_RX_SPWF_SI_N
set_location_assignment PIN_L5 -to HSMB_LVDS_RX_SPWG_DI_N
set_location_assignment PIN_R5 -to HSMB_LVDS_RX_SPWG_SI_N
set_location_assignment PIN_P6 -to HSMB_LVDS_RX_SPWH_DI_N
set_location_assignment PIN_U5 -to HSMB_LVDS_RX_SPWH_SI_N
set_location_assignment PIN_N10 -to HSMB_LVDS_TX_SPWA_DO_N
set_location_assignment PIN_M12 -to HSMB_LVDS_TX_SPWA_SO_N
set_location_assignment PIN_J9 -to HSMB_LVDS_TX_SPWB_DO_N
set_location_assignment PIN_J10 -to HSMB_LVDS_TX_SPWB_SO_N
set_location_assignment PIN_P13 -to HSMB_LVDS_TX_SPWC_DO_N
set_location_assignment PIN_G7 -to HSMB_LVDS_TX_SPWC_SO_N
set_location_assignment PIN_R11 -to HSMB_LVDS_TX_SPWD_DO_N
set_location_assignment PIN_T12 -to HSMB_LVDS_TX_SPWD_SO_N
set_location_assignment PIN_L11 -to HSMB_LVDS_TX_SPWE_DO_N
set_location_assignment PIN_P8 -to HSMB_LVDS_TX_SPWE_SO_N
set_location_assignment PIN_L10 -to HSMB_LVDS_TX_SPWF_DO_N
set_location_assignment PIN_M7 -to HSMB_LVDS_TX_SPWF_SO_N
set_location_assignment PIN_V9 -to HSMB_LVDS_TX_SPWG_DO_N
set_location_assignment PIN_R10 -to HSMB_LVDS_TX_SPWG_SO_N
set_location_assignment PIN_R8 -to HSMB_LVDS_TX_SPWH_DO_N
set_location_assignment PIN_T9 -to HSMB_LVDS_TX_SPWH_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWA_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWA_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWB_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWB_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWC_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWC_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWD_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWD_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWE_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWE_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWF_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWF_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWG_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWG_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWH_DI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_RX_SPWH_SI_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWA_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWA_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWB_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWB_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWC_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWC_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWD_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWD_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWE_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWE_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWF_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWF_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWG_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWG_SO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWH_DO_N
set_instance_assignment -name IO_STANDARD LVDS -to HSMB_LVDS_TX_SPWH_SO_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWA_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWA_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWB_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWB_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWC_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWC_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWD_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWD_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWE_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWE_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWF_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWF_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWG_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWG_SI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWH_DI_N
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to HSMB_LVDS_RX_SPWH_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWH_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWH_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWH_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWH_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWG_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWG_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWG_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWG_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWF_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWF_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWF_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWF_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWE_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWE_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWE_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWE_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWD_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWD_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWD_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWD_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWC_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWC_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWC_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWC_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWB_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWB_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWB_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWB_DI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWA_SI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWA_SI_N
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWA_DI_P
set_instance_assignment -name FAST_INPUT_REGISTER ON -to HSMB_LVDS_RX_SPWA_DI_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWH_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWH_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWH_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWH_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWG_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWG_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWG_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWG_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWF_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWF_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWF_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWF_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWE_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWE_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWE_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWE_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWD_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWD_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWD_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWD_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWC_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWC_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWC_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWC_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWB_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWB_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWB_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWB_DO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWA_SO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWA_SO_N
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWA_DO_P
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to HSMB_LVDS_TX_SPWA_DO_N
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 2.0
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ON
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to FTDI_CLOCK
set_global_assignment -name SDC_FILE MebX_Quartus_Project.sdc
set_global_assignment -name IPX_FILE user_components.ipx
set_global_assignment -name QIP_FILE ../Qsys_Project/MebX_Qsys_Project/synthesis/MebX_Qsys_Project.qip
set_global_assignment -name VHDL_FILE ../Hardware_Project/MebX_TopLevel.vhd
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to SYNC_OUT
set_instance_assignment -name FAST_INPUT_REGISTER ON -to SYNC_IN
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "MebX_Qsys_Project:SOPC_INST|MebX_Qsys_Project_m2_ddr2_memory:m2_ddr2_memory|MebX_Qsys_Project_m2_ddr2_memory_pll0:pll0|afi_clk"
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWA_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWA_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWA_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWA_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWB_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWB_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWB_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWB_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWC_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWC_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWC_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWC_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWD_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWD_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWD_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWD_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWE_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWE_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWE_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWE_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWF_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWF_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWF_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWF_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWG_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWG_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWG_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWG_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWH_DI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWH_DI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWH_SI_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_RX_SPWH_SI_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWA_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWA_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWB_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWB_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWC_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWC_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWD_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWD_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWE_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWE_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWF_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWF_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWG_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWG_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWH_DO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWH_SO_P
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWA_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWA_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWB_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWB_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWC_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWC_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWD_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWD_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWE_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWE_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWF_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWF_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWG_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWG_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWH_DO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to HSMB_LVDS_TX_SPWH_SO_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[31]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[30]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[29]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[28]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[27]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[26]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[25]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[24]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[23]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[22]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[21]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[20]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[19]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[18]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[17]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[16]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[15]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[14]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[13]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[12]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[11]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[10]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[9]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[8]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[7]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[6]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[5]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[4]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[3]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[2]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[1]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_DATA[0]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_BE[3]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_BE[2]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_BE[1]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_BE[0]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_RESET_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_WAKEUP_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_CLOCK
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_RXF_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_TXE_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_GPIO[1]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_GPIO[0]
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_WR_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_RD_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_OE_N
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON -to FTDI_SIWU_N
set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING "FORCE ALL TILES WITH FAILING TIMING PATHS TO HIGH SPEED"
set_global_assignment -name ADVANCED_PHYSICAL_OPTIMIZATION OFF
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_a_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_a|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_b_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_b|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_c_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_c|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_d_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_d|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_e_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_e|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_f_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_f|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_g_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_g|reset_i"
set_instance_assignment -name DUPLICATE_ATOM altera_reset_synchronizer_int_chain_out_to_spacewire_channel_h_reset_i -from "MebX_Qsys_Project:SOPC_INST|mebx_qsys_project_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" -to "MebX_Qsys_Project:SOPC_INST|spwc_spacewire_channel_top:spacewire_channel_h|reset_i"
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 2.0
set_global_assignment -name SAFE_STATE_MACHINE ON
set_global_assignment -name ALLOW_REGISTER_DUPLICATION ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top