Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May  5 13:06:20 2025
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_processor_timing_summary_routed.rpt -pb mips_processor_timing_summary_routed.pb -rpx mips_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_processor
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.667        0.000                      0                 1315        0.098        0.000                      0                 1315        3.950        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.667        0.000                      0                 1315        0.098        0.000                      0                 1315        3.950        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 2.206ns (31.218%)  route 4.860ns (68.782%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.131 r  reg_file/mem_reg_0_255_0_0_i_12/O[1]
                         net (fo=2, routed)           0.294     8.424    data_mem/data2[5]
    SLICE_X82Y90         LUT4 (Prop_lut4_I0_O)        0.225     8.649 r  data_mem/mem_reg_0_255_0_0_i_7/O
                         net (fo=96, routed)          0.937     9.586    data_mem/mem_reg_0_255_11_11/A3
    SLICE_X80Y86         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.097     9.683 r  data_mem/mem_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.683    data_mem/mem_reg_0_255_11_11/OD
    SLICE_X80Y86         MUXF7 (Prop_muxf7_I0_O)      0.182     9.865 r  data_mem/mem_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.865    data_mem/mem_reg_0_255_11_11/O0
    SLICE_X80Y86         MUXF8 (Prop_muxf8_I0_O)      0.075     9.940 r  data_mem/mem_reg_0_255_11_11/F8/O
                         net (fo=1, routed)           0.829    10.769    data_mem/rd[11]
    SLICE_X83Y91         LUT5 (Prop_lut5_I4_O)        0.230    10.999 r  data_mem/registers_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.325    11.324    reg_file/registers_reg_r1_0_31_6_11/DIC1
    SLICE_X84Y91         RAMD32                                       r  reg_file/registers_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.221    13.999    reg_file/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X84Y91         RAMD32                                       r  reg_file/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.214    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X84Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.186    13.991    reg_file/registers_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.134ns (30.237%)  route 4.924ns (69.763%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.060 r  reg_file/mem_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.490     8.550    data_mem/data2[4]
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.224     8.774 r  data_mem/mem_reg_0_255_0_0_i_8/O
                         net (fo=96, routed)          1.010     9.784    data_mem/mem_reg_0_255_17_17/A2
    SLICE_X78Y94         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     9.881 r  data_mem/mem_reg_0_255_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.881    data_mem/mem_reg_0_255_17_17/OD
    SLICE_X78Y94         MUXF7 (Prop_muxf7_I0_O)      0.182    10.063 r  data_mem/mem_reg_0_255_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.063    data_mem/mem_reg_0_255_17_17/O0
    SLICE_X78Y94         MUXF8 (Prop_muxf8_I0_O)      0.075    10.138 r  data_mem/mem_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           0.565    10.703    data_mem/rd[17]
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.230    10.933 r  data_mem/registers_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.382    11.315    reg_file/registers_reg_r2_0_31_12_17/DIC1
    SLICE_X84Y92         RAMD32                                       r  reg_file/registers_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.222    14.000    reg_file/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X84Y92         RAMD32                                       r  reg_file/registers_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X84Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.186    13.992    reg_file/registers_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.134ns (30.303%)  route 4.908ns (69.697%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.060 r  reg_file/mem_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.490     8.550    data_mem/data2[4]
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.224     8.774 r  data_mem/mem_reg_0_255_0_0_i_8/O
                         net (fo=96, routed)          1.128     9.902    data_mem/mem_reg_0_255_21_21/A2
    SLICE_X78Y96         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     9.999 r  data_mem/mem_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.999    data_mem/mem_reg_0_255_21_21/OD
    SLICE_X78Y96         MUXF7 (Prop_muxf7_I0_O)      0.182    10.181 r  data_mem/mem_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    10.181    data_mem/mem_reg_0_255_21_21/O0
    SLICE_X78Y96         MUXF8 (Prop_muxf8_I0_O)      0.075    10.256 r  data_mem/mem_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           0.493    10.749    data_mem/rd[21]
    SLICE_X83Y94         LUT5 (Prop_lut5_I4_O)        0.230    10.979 r  data_mem/registers_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.321    11.300    reg_file/registers_reg_r2_0_31_18_23/DIB1
    SLICE_X84Y93         RAMD32                                       r  reg_file/registers_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.222    14.000    reg_file/registers_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y93         RAMD32                                       r  reg_file/registers_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X84Y93         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.169    14.009    reg_file/registers_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.009    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 2.300ns (32.857%)  route 4.699ns (67.143%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.060 r  reg_file/mem_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.490     8.550    data_mem/data2[4]
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.224     8.774 r  data_mem/mem_reg_0_255_0_0_i_8/O
                         net (fo=96, routed)          0.763     9.537    data_mem/mem_reg_0_255_5_5/A2
    SLICE_X78Y91         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.293     9.830 r  data_mem/mem_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.830    data_mem/mem_reg_0_255_5_5/OA
    SLICE_X78Y91         MUXF7 (Prop_muxf7_I1_O)      0.160     9.990 r  data_mem/mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.990    data_mem/mem_reg_0_255_5_5/O1
    SLICE_X78Y91         MUXF8 (Prop_muxf8_I1_O)      0.067    10.057 r  data_mem/mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.516    10.572    data_mem/rd[5]
    SLICE_X82Y90         LUT5 (Prop_lut5_I4_O)        0.230    10.802 r  data_mem/registers_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.454    11.257    reg_file/registers_reg_r1_0_31_0_5/DIC1
    SLICE_X84Y88         RAMD32                                       r  reg_file/registers_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.219    13.997    reg_file/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y88         RAMD32                                       r  reg_file/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X84Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.186    13.989    reg_file/registers_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.192ns (31.049%)  route 4.868ns (68.951%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     7.958 r  reg_file/mem_reg_0_255_0_0_i_13/O[3]
                         net (fo=2, routed)           0.382     8.340    data_mem/data2[3]
    SLICE_X81Y89         LUT4 (Prop_lut4_I0_O)        0.234     8.574 r  data_mem/mem_reg_0_255_0_0_i_9/O
                         net (fo=96, routed)          1.062     9.636    data_mem/mem_reg_0_255_14_14/A1
    SLICE_X76Y92         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.277     9.913 r  data_mem/mem_reg_0_255_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.913    data_mem/mem_reg_0_255_14_14/OA
    SLICE_X76Y92         MUXF7 (Prop_muxf7_I1_O)      0.160    10.073 r  data_mem/mem_reg_0_255_14_14/F7.A/O
                         net (fo=1, routed)           0.000    10.073    data_mem/mem_reg_0_255_14_14/O1
    SLICE_X76Y92         MUXF8 (Prop_muxf8_I1_O)      0.067    10.140 r  data_mem/mem_reg_0_255_14_14/F8/O
                         net (fo=1, routed)           0.615    10.755    data_mem/rd[14]
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.230    10.985 r  data_mem/registers_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.333    11.318    reg_file/registers_reg_r1_0_31_12_17/DIB0
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.225    14.003    reg_file/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    14.058    reg_file/registers_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.206ns (31.502%)  route 4.797ns (68.498%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.131 r  reg_file/mem_reg_0_255_0_0_i_12/O[1]
                         net (fo=2, routed)           0.294     8.424    data_mem/data2[5]
    SLICE_X82Y90         LUT4 (Prop_lut4_I0_O)        0.225     8.649 r  data_mem/mem_reg_0_255_0_0_i_7/O
                         net (fo=96, routed)          1.054     9.703    data_mem/mem_reg_0_255_13_13/A3
    SLICE_X80Y96         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.097     9.800 r  data_mem/mem_reg_0_255_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.800    data_mem/mem_reg_0_255_13_13/OD
    SLICE_X80Y96         MUXF7 (Prop_muxf7_I0_O)      0.182     9.982 r  data_mem/mem_reg_0_255_13_13/F7.B/O
                         net (fo=1, routed)           0.000     9.982    data_mem/mem_reg_0_255_13_13/O0
    SLICE_X80Y96         MUXF8 (Prop_muxf8_I0_O)      0.075    10.057 r  data_mem/mem_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.640    10.697    data_mem/rd[13]
    SLICE_X86Y92         LUT5 (Prop_lut5_I4_O)        0.230    10.927 r  data_mem/registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.333    11.260    reg_file/registers_reg_r1_0_31_12_17/DIA1
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.225    14.003    reg_file/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.190    14.008    reg_file/registers_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.134ns (30.494%)  route 4.864ns (69.506%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.060 r  reg_file/mem_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.490     8.550    data_mem/data2[4]
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.224     8.774 r  data_mem/mem_reg_0_255_0_0_i_8/O
                         net (fo=96, routed)          1.010     9.784    data_mem/mem_reg_0_255_17_17/A2
    SLICE_X78Y94         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     9.881 r  data_mem/mem_reg_0_255_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.881    data_mem/mem_reg_0_255_17_17/OD
    SLICE_X78Y94         MUXF7 (Prop_muxf7_I0_O)      0.182    10.063 r  data_mem/mem_reg_0_255_17_17/F7.B/O
                         net (fo=1, routed)           0.000    10.063    data_mem/mem_reg_0_255_17_17/O0
    SLICE_X78Y94         MUXF8 (Prop_muxf8_I0_O)      0.075    10.138 r  data_mem/mem_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           0.565    10.703    data_mem/rd[17]
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.230    10.933 r  data_mem/registers_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.323    11.256    reg_file/registers_reg_r1_0_31_12_17/DIC1
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.225    14.003    reg_file/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X88Y92         RAMD32                                       r  reg_file/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.186    14.012    reg_file/registers_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 2.206ns (31.667%)  route 4.760ns (68.333%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.131 r  reg_file/mem_reg_0_255_0_0_i_12/O[1]
                         net (fo=2, routed)           0.294     8.424    data_mem/data2[5]
    SLICE_X82Y90         LUT4 (Prop_lut4_I0_O)        0.225     8.649 r  data_mem/mem_reg_0_255_0_0_i_7/O
                         net (fo=96, routed)          0.937     9.586    data_mem/mem_reg_0_255_11_11/A3
    SLICE_X80Y86         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.097     9.683 r  data_mem/mem_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.683    data_mem/mem_reg_0_255_11_11/OD
    SLICE_X80Y86         MUXF7 (Prop_muxf7_I0_O)      0.182     9.865 r  data_mem/mem_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     9.865    data_mem/mem_reg_0_255_11_11/O0
    SLICE_X80Y86         MUXF8 (Prop_muxf8_I0_O)      0.075     9.940 r  data_mem/mem_reg_0_255_11_11/F8/O
                         net (fo=1, routed)           0.829    10.769    data_mem/rd[11]
    SLICE_X83Y91         LUT5 (Prop_lut5_I4_O)        0.230    10.999 r  data_mem/registers_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.225    11.224    reg_file/registers_reg_r2_0_31_6_11/DIC1
    SLICE_X84Y90         RAMD32                                       r  reg_file/registers_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.221    13.999    reg_file/registers_reg_r2_0_31_6_11/WCLK
    SLICE_X84Y90         RAMD32                                       r  reg_file/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.214    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X84Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.186    13.991    reg_file/registers_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.134ns (30.455%)  route 4.873ns (69.545%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.901 r  reg_file/mem_reg_0_255_0_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.901    reg_file/mem_reg_0_255_0_0_i_13_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.060 r  reg_file/mem_reg_0_255_0_0_i_12/O[0]
                         net (fo=2, routed)           0.490     8.550    data_mem/data2[4]
    SLICE_X81Y88         LUT4 (Prop_lut4_I0_O)        0.224     8.774 r  data_mem/mem_reg_0_255_0_0_i_8/O
                         net (fo=96, routed)          1.034     9.808    data_mem/mem_reg_0_255_16_16/A2
    SLICE_X76Y93         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     9.905 r  data_mem/mem_reg_0_255_16_16/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.905    data_mem/mem_reg_0_255_16_16/OD
    SLICE_X76Y93         MUXF7 (Prop_muxf7_I0_O)      0.182    10.087 r  data_mem/mem_reg_0_255_16_16/F7.B/O
                         net (fo=1, routed)           0.000    10.087    data_mem/mem_reg_0_255_16_16/O0
    SLICE_X76Y93         MUXF8 (Prop_muxf8_I0_O)      0.075    10.162 r  data_mem/mem_reg_0_255_16_16/F8/O
                         net (fo=1, routed)           0.526    10.688    data_mem/rd[16]
    SLICE_X86Y93         LUT5 (Prop_lut5_I4_O)        0.230    10.918 r  data_mem/registers_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.347    11.265    reg_file/registers_reg_r2_0_31_12_17/DIC0
    SLICE_X84Y92         RAMD32                                       r  reg_file/registers_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.222    14.000    reg_file/registers_reg_r2_0_31_12_17/WCLK
    SLICE_X84Y92         RAMD32                                       r  reg_file/registers_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X84Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.133    14.045    reg_file/registers_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 pc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_file/registers_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.993ns (28.527%)  route 4.993ns (71.473%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.327     4.258    clk_IBUF_BUFG
    SLICE_X86Y90         FDCE                                         r  pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.341     4.599 r  pc_reg_reg[2]/Q
                         net (fo=160, routed)         0.575     5.174    reg_file/Q[0]
    SLICE_X86Y92         LUT3 (Prop_lut3_I0_O)        0.097     5.271 r  reg_file/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=24, routed)          1.279     6.550    reg_file/registers_reg_r2_0_31_0_5/ADDRA0
    SLICE_X84Y89         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100     6.650 r  reg_file/registers_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.622     7.272    alu_inst/rd20[0]
    SLICE_X85Y89         LUT5 (Prop_lut5_I1_O)        0.234     7.506 r  alu_inst/mem_reg_0_255_0_0_i_37/O
                         net (fo=1, routed)           0.000     7.506    reg_file/S[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     7.913 r  reg_file/mem_reg_0_255_0_0_i_13/O[2]
                         net (fo=2, routed)           0.396     8.309    data_mem/data2[2]
    SLICE_X79Y89         LUT4 (Prop_lut4_I0_O)        0.230     8.539 r  data_mem/mem_reg_0_255_0_0_i_10/O
                         net (fo=96, routed)          1.172     9.711    data_mem/mem_reg_0_255_8_8/A0
    SLICE_X78Y86         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     9.808 r  data_mem/mem_reg_0_255_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.808    data_mem/mem_reg_0_255_8_8/OD
    SLICE_X78Y86         MUXF7 (Prop_muxf7_I0_O)      0.182     9.990 r  data_mem/mem_reg_0_255_8_8/F7.B/O
                         net (fo=1, routed)           0.000     9.990    data_mem/mem_reg_0_255_8_8/O0
    SLICE_X78Y86         MUXF8 (Prop_muxf8_I0_O)      0.075    10.065 r  data_mem/mem_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.524    10.589    data_mem/rd[8]
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.230    10.819 r  data_mem/registers_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.425    11.244    reg_file/registers_reg_r1_0_31_6_11/DIB0
    SLICE_X84Y91         RAMD32                                       r  reg_file/registers_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.221    13.999    reg_file/registers_reg_r1_0_31_6_11/WCLK
    SLICE_X84Y91         RAMD32                                       r  reg_file/registers_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.214    14.213    
                         clock uncertainty           -0.035    14.177    
    SLICE_X84Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140    14.037    reg_file/registers_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pc_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.355ns (75.638%)  route 0.114ns (24.362%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.608     1.527    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  pc_reg_reg[29]/Q
                         net (fo=2, routed)           0.114     1.782    pc_reg__0[29]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  pc_reg_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    pc_reg_reg[29]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.997    next_pc0[30]
    SLICE_X87Y100        FDCE                                         r  pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.039    clk_IBUF_BUFG
    SLICE_X87Y100        FDCE                                         r  pc_reg_reg[30]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pc_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.391ns (77.374%)  route 0.114ns (22.626%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.608     1.527    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  pc_reg_reg[29]/Q
                         net (fo=2, routed)           0.114     1.782    pc_reg__0[29]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.942 r  pc_reg_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    pc_reg_reg[29]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.033    next_pc0[31]
    SLICE_X87Y100        FDCE                                         r  pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.039    clk_IBUF_BUFG
    SLICE_X87Y100        FDCE                                         r  pc_reg_reg[31]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDCE (Hold_fdce_C_D)         0.105     1.898    pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.604     1.523    ssd/CLK
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  ssd/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.798    ssd/clk_div_reg_n_0_[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  ssd/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    ssd/clk_div_reg[0]_i_1_n_5
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.875     2.040    ssd/CLK
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDCE (Hold_fdce_C_D)         0.134     1.657    ssd/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.605     1.524    ssd/CLK
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  ssd/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.799    ssd/clk_div_reg_n_0_[10]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  ssd/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    ssd/clk_div_reg[8]_i_1_n_5
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.877     2.042    ssd/CLK
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[10]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     1.658    ssd/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.605     1.524    ssd/CLK
    SLICE_X88Y88         FDCE                                         r  ssd/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  ssd/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.799    ssd/clk_div_reg_n_0_[6]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  ssd/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    ssd/clk_div_reg[4]_i_1_n_5
    SLICE_X88Y88         FDCE                                         r  ssd/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.877     2.042    ssd/CLK
    SLICE_X88Y88         FDCE                                         r  ssd/clk_div_reg[6]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDCE (Hold_fdce_C_D)         0.134     1.658    ssd/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.606     1.525    ssd/CLK
    SLICE_X88Y90         FDCE                                         r  ssd/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  ssd/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.800    ssd/clk_div_reg_n_0_[14]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  ssd/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    ssd/clk_div_reg[12]_i_1_n_5
    SLICE_X88Y90         FDCE                                         r  ssd/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.878     2.043    ssd/CLK
    SLICE_X88Y90         FDCE                                         r  ssd/clk_div_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y90         FDCE (Hold_fdce_C_D)         0.134     1.659    ssd/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pc_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.662%)  route 0.114ns (31.338%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.608     1.527    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  pc_reg_reg[29]/Q
                         net (fo=2, routed)           0.114     1.782    pc_reg__0[29]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  pc_reg_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    next_pc0[29]
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.880     2.045    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[29]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.105     1.632    pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pc_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.608     1.527    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  pc_reg_reg[28]/Q
                         net (fo=2, routed)           0.117     1.785    pc_reg__0[28]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  pc_reg_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    next_pc0[28]
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.880     2.045    clk_IBUF_BUFG
    SLICE_X87Y99         FDCE                                         r  pc_reg_reg[28]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y99         FDCE (Hold_fdce_C_D)         0.105     1.632    pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.604     1.523    ssd/CLK
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDCE (Prop_fdce_C_Q)         0.164     1.687 r  ssd/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.798    ssd/clk_div_reg_n_0_[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  ssd/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    ssd/clk_div_reg[0]_i_1_n_4
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.875     2.040    ssd/CLK
    SLICE_X88Y87         FDCE                                         r  ssd/clk_div_reg[3]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDCE (Hold_fdce_C_D)         0.134     1.657    ssd/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ssd/clk_div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/clk_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.605     1.524    ssd/CLK
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  ssd/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.799    ssd/clk_div_reg_n_0_[10]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.945 r  ssd/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    ssd/clk_div_reg[8]_i_1_n_4
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.877     2.042    ssd/CLK
    SLICE_X88Y89         FDCE                                         r  ssd/clk_div_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.134     1.658    ssd/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y96    pc_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y96    pc_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y96    pc_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y96    pc_reg_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y96    pc_reg_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y98    pc_reg_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    pc_reg_reg[20]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y97    pc_reg_reg[21]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X86Y98    pc_reg_reg[22]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X76Y93    data_mem/mem_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y91    data_mem/mem_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y87    data_mem/mem_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y87    data_mem/mem_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y87    data_mem/mem_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y87    data_mem/mem_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y89    data_mem/mem_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y86    data_mem/mem_reg_0_255_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y86    data_mem/mem_reg_0_255_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y86    data_mem/mem_reg_0_255_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y86    data_mem/mem_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X80Y86    data_mem/mem_reg_0_255_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y93    data_mem/mem_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y93    data_mem/mem_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         5.000       3.950      SLICE_X78Y93    data_mem/mem_reg_0_255_18_18/RAMS64E_D/CLK



