// Seed: 2891621753
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input reg id_3,
    input id_4,
    input logic id_5
);
  always @(posedge id_3) begin
    if (1) begin
      id_2 <= id_3;
      if (id_4) id_2 = ~id_3;
      else id_2 <= 1 + 1;
    end
  end
  assign id_2 = id_4;
  logic id_6;
endmodule
