Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: ControlLEDUart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControlLEDUart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControlLEDUart"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ControlLEDUart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/FPGA/VHDL/ControlLEDUart/TX.vhd" in Library work.
Entity <TX> compiled.
Entity <TX> (Architecture <main>) compiled.
Compiling vhdl file "E:/FPGA/VHDL/ControlLEDUart/RX.vhd" in Library work.
Entity <RX> compiled.
Entity <RX> (Architecture <main>) compiled.
Compiling vhdl file "E:/FPGA/VHDL/ControlLEDUart/ControlLEDUart.vhd" in Library work.
Architecture haha of Entity controlleduart is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ControlLEDUart> in library <work> (architecture <haha>).

Analyzing hierarchy for entity <TX> in library <work> (architecture <main>).

Analyzing hierarchy for entity <RX> in library <work> (architecture <main>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ControlLEDUart> in library <work> (Architecture <haha>).
WARNING:Xst:819 - "E:/FPGA/VHDL/ControlLEDUart/ControlLEDUart.vhd" line 105: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <convet>
Entity <ControlLEDUart> analyzed. Unit <ControlLEDUart> generated.

Analyzing Entity <TX> in library <work> (Architecture <main>).
INFO:Xst:2679 - Register <datafll<0>> in unit <TX> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datafll<9>> in unit <TX> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <TX> analyzed. Unit <TX> generated.

Analyzing Entity <RX> in library <work> (Architecture <main>).
Entity <RX> analyzed. Unit <RX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TX>.
    Related source file is "E:/FPGA/VHDL/ControlLEDUart/TX.vhd".
    Found 1-bit register for signal <tx_line>.
    Found 1-bit register for signal <busy>.
    Found 4-bit comparator less for signal <busy$cmp_lt0000> created at line 41.
    Found 8-bit register for signal <datafll<8:1>>.
    Found 4-bit up counter for signal <index>.
    Found 13-bit up counter for signal <PRSCL>.
    Found 13-bit comparator less for signal <PRSCL$cmp_lt0000> created at line 34.
    Found 1-bit register for signal <tx_flg>.
    Found 1-bit 10-to-1 multiplexer for signal <tx_line$mux0000> created at line 40.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <TX> synthesized.


Synthesizing Unit <RX>.
    Related source file is "E:/FPGA/VHDL/ControlLEDUart/RX.vhd".
    Found 1-bit register for signal <busy>.
    Found 8-bit register for signal <data>.
    Found 4-bit comparator less for signal <busy$cmp_lt0000> created at line 37.
    Found 10-bit register for signal <datafll>.
    Found 4-bit register for signal <index>.
    Found 4-bit adder for signal <index$addsub0000> created at line 38.
    Found 4-bit comparator greatequal for signal <index$cmp_ge0000> created at line 37.
    Found 13-bit register for signal <PRSCL>.
    Found 13-bit adder for signal <PRSCL$addsub0000> created at line 32.
    Found 13-bit comparator less for signal <PRSCL$cmp_lt0000> created at line 31.
    Found 1-bit register for signal <rx_flg>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <RX> synthesized.


Synthesizing Unit <ControlLEDUart>.
    Related source file is "E:/FPGA/VHDL/ControlLEDUart/ControlLEDUart.vhd".
WARNING:Xst:646 - Signal <tx_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <convet>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <tx_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_start>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit register for signal <LED>.
    Found 7-bit register for signal <compa_rx>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count$add0000> created at line 73.
    Found 26-bit adder for signal <count0$add0000> created at line 108.
    Found 4-bit adder for signal <LED$add0002> created at line 91.
    Found 4-bit adder for signal <LED$add0003> created at line 97.
    Found 4-bit register for signal <LED_TG>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <ControlLEDUart> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 1
 26-bit adder                                          : 2
 4-bit adder                                           : 3
# Counters                                             : 2
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 33
 1-bit register                                        : 27
 13-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 5
 13-bit comparator less                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 10-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <rx_flg> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <busy> 
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block tx_start.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <datafll_6> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_7> (without init value) has a constant value of 1 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_8> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_2> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_3> (without init value) has a constant value of 1 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datafll_4> (without init value) has a constant value of 0 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <datafll_8> of sequential type is unconnected in block <U2>.
WARNING:Xst:2677 - Node <data_7> of sequential type is unconnected in block <U2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 1
 26-bit adder                                          : 2
 4-bit adder                                           : 3
# Counters                                             : 2
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 89
 Flip-Flops                                            : 89
# Latches                                              : 3
 1-bit latch                                           : 2
 8-bit latch                                           : 1
# Comparators                                          : 5
 13-bit comparator less                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
# Multiplexers                                         : 1
 1-bit 10-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tx_flg> in Unit <TX> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <rx_flg> in Unit <RX> is equivalent to the following FF/Latch, which will be removed : <busy> 
INFO:Xst:2261 - The FF/Latch <7> in Unit <LPM_LATCH_2> is equivalent to the following 3 FFs/Latches, which will be removed : <5> <3> <1> 
INFO:Xst:2261 - The FF/Latch <6> in Unit <LPM_LATCH_2> is equivalent to the following FF/Latch, which will be removed : <2> 
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <LPM_LATCH_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <6> (without init value) has a constant value of 1 in block <LPM_LATCH_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch tx_start hinder the constant cleaning in the block ControlLEDUart.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <convet> in Unit <ControlLEDUart> is equivalent to the following FF/Latch, which will be removed : <tx_data_0> 
WARNING:Xst:2170 - Unit ControlLEDUart : the following signal(s) form a combinatorial loop: convet_cmp_eq0000, Madd_count0_add0000_lut<0>, count0<0>, count0_add0000<0>.

Optimizing unit <ControlLEDUart> ...

Optimizing unit <TX> ...

Optimizing unit <RX> ...
WARNING:Xst:1710 - FF/Latch <U1/datafll_4> (without init value) has a constant value of 0 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/datafll_3> (without init value) has a constant value of 1 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/datafll_2> (without init value) has a constant value of 0 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/datafll_8> (without init value) has a constant value of 0 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/datafll_7> (without init value) has a constant value of 1 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/datafll_6> (without init value) has a constant value of 0 in block <ControlLEDUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U2/data_7> of sequential type is unconnected in block <ControlLEDUart>.
WARNING:Xst:2677 - Node <U2/datafll_8> of sequential type is unconnected in block <ControlLEDUart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControlLEDUart, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ControlLEDUart.ngr
Top Level Output File Name         : ControlLEDUart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 491
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 75
#      LUT2                        : 27
#      LUT2_D                      : 1
#      LUT3                        : 63
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 98
#      LUT4_D                      : 11
#      LUT4_L                      : 13
#      MUXCY                       : 99
#      MUXF5                       : 5
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 78
# FlipFlops/Latches                : 99
#      FD                          : 28
#      FD_1                        : 7
#      FDE                         : 38
#      FDRE                        : 17
#      FDS                         : 6
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      164  out of    960    17%  
 Number of Slice Flip Flops:             99  out of   1920     5%  
 Number of 4 input LUTs:                306  out of   1920    15%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     83     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
clk                                            | BUFGP                  | 89    |
U2/rx_flg                                      | NONE(compa_rx_0)       | 7     |
convet_cmp_eq0000(convet_cmp_eq0000_wg_cy<6>:O)| NONE(*)(tx_start)      | 3     |
-----------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.629ns (Maximum Frequency: 103.851MHz)
   Minimum input arrival time before clock: 4.005ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.629ns (frequency: 103.851MHz)
  Total number of paths / destination ports: 17697 / 156
-------------------------------------------------------------------------
Delay:               9.629ns (Levels of Logic = 25)
  Source:            count_1 (FF)
  Destination:       LED_TG_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_1 to LED_TG_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  count_1 (count_1)
     LUT1:I0->O            1   0.612   0.000  Madd_count_add0000_cy<1>_rt (Madd_count_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_count_add0000_cy<1> (Madd_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<2> (Madd_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<3> (Madd_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<4> (Madd_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<5> (Madd_count_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<6> (Madd_count_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<7> (Madd_count_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<8> (Madd_count_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<9> (Madd_count_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<10> (Madd_count_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<11> (Madd_count_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<12> (Madd_count_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<13> (Madd_count_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<14> (Madd_count_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<15> (Madd_count_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<16> (Madd_count_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<17> (Madd_count_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<18> (Madd_count_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_count_add0000_cy<19> (Madd_count_add0000_cy<19>)
     XORCY:CI->O           2   0.699   0.383  Madd_count_add0000_xor<20> (count_add0000<20>)
     LUT4:I3->O            3   0.612   0.603  LED_0_cmp_eq0007152 (LED_0_cmp_eq0007152)
     LUT4:I0->O           14   0.612   0.853  LED_0_cmp_eq0007170 (LED_0_and0001)
     LUT4:I3->O            4   0.612   0.502  LED_TG_mux0000<0>2 (N02)
     LUT4:I3->O            1   0.612   0.357  LED_TG_mux0000<2>_SW0 (N191)
     FDS:S                     0.795          LED_TG_2
    ----------------------------------------
    Total                      9.629ns (6.399ns logic, 3.230ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'convet_cmp_eq0000'
  Clock period: 2.276ns (frequency: 439.300MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.276ns (Levels of Logic = 1)
  Source:            convet (LATCH)
  Destination:       convet (LATCH)
  Source Clock:      convet_cmp_eq0000 falling
  Destination Clock: convet_cmp_eq0000 falling

  Data Path: convet to convet
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.588   0.451  convet (convet)
     INV:I->O              1   0.612   0.357  convet_mux00021_INV_0 (convet_mux0002)
     LD:D                      0.268          convet
    ----------------------------------------
    Total                      2.276ns (1.468ns logic, 0.808ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.005ns (Levels of Logic = 2)
  Source:            UART_RXD (PAD)
  Destination:       U2/PRSCL_12 (FF)
  Destination Clock: clk rising

  Data Path: UART_RXD to U2/PRSCL_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  UART_RXD_IBUF (UART_RXD_IBUF)
     LUT2:I0->O           13   0.612   0.836  U2/PRSCL_not00021 (U2/PRSCL_not0002)
     FDE:CE                    0.483          U2/PRSCL_0
    ----------------------------------------
    Total                      4.005ns (2.201ns logic, 1.804ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            LED_1 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      clk rising

  Data Path: LED_1 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.514   0.451  LED_1 (LED_1)
     OBUF:I->O                 3.169          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.57 secs
 
--> 

Total memory usage is 4513364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    9 (   0 filtered)

