







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<30>;
.reg .f32 %f<20>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB0_2:
mul.lo.s32 %r16, %r19, %r9;
mul.lo.s32 %r17, %r19, %r1;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd7, %r17, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs25, [%rd8];

	{ cvt.f32.f16 %f1, %rs25;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs26, %f2;}


	
	{ cvt.f32.f16 %f3, %rs26;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r18, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs28, [%rd10];

	{ cvt.f32.f16 %f6, %rs28;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs29, %f7;}


	mul.wide.u32 %rd11, %r16, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs29;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB1_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
mul.lo.s32 %r44, %r48, %r1;
mad.lo.s32 %r45, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r45, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot2;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB2_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB2_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB2_5;

BB2_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r35, %r9, %r1;
mul.wide.u32 %rd19, %r35, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r34, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd23, %r32, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs21;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB2_4;

BB2_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB3_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
mad.lo.s32 %r44, %r22, %r39, %r42;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r45, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB3_2;

BB3_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB4_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r15;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r62, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r70, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd11, %r69, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB4_2;

BB4_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot5;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB5_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB5_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB5_5;

BB5_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd18, %rd21;
ld.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs13;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB5_4;

BB5_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot6;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB6_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB6_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB6_5;

BB6_6:
mul.lo.s32 %r32, %r9, %r19;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
mul.lo.s32 %r35, %r9, %r20;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r34, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r35, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd23, %r32, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs21;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB6_4;

BB6_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot7;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB7_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB7_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB7_6;

BB7_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB7_5;

BB7_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs13;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB7_4;

BB7_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot8;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r55, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB8_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB8_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB8_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB8_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB8_10;

BB8_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd32, %rd13, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd34, %rd30, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs13;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB8_6;

BB8_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB9_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB9_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.lo.s32 %r44, %r48, %r1;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd7, %r44, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs17, [%rd8];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r45, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs21;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB9_2;

BB9_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB10_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB10_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r1;
mad.lo.s32 %r70, %r41, %r65, %r68;
mul.wide.u32 %rd7, %r69, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r70, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd11, %r62, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB10_2;

BB10_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot11;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB11_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB11_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB11_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB11_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB11_6;

BB11_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd17, [%rd1];
mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd18, %r63, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd20, %r62, 2;
add.s64 %rd21, %rd17, %rd20;
ld.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd22, %r60, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs13;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB11_4;

BB11_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB12_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB12_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd7, %r69, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r70, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd11, %r62, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs13;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB12_2;

BB12_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB13_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB13_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd7, %r88, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.wide.u32 %rd9, %r95, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs4, [%rd10];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd11, %r81, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs5;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB13_2;

BB13_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot14;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB14_2;

BB14_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB14_1;

BB14_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB14_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB14_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB14_6;

BB14_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB14_5;

BB14_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r82, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd23, %r76, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs5;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB14_4;

BB14_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot15;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB15_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB15_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB15_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB15_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB15_6;

BB15_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
mul.lo.s32 %r63, %r10, %r31;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r62, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs9, [%rd19];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd20, %r63, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd22, %r60, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs13;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB15_4;

BB15_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot16;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB16_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB16_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB16_5;

BB16_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd6, %rd19;
ld.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd23, %r75, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs5;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB16_4;

BB16_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot17;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r79, 0;
@%p1 bra BB17_4;

BB17_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB17_3;

BB17_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB17_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB17_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB17_8;

BB17_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd39+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd39+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB17_7;

BB17_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
cvt.u64.u32	%rd16, %r71;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB17_10;

BB17_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd40+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd40+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB17_9;

BB17_10:
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd33, %r25, 2;
add.s64 %rd34, %rd9, %rd33;
ld.u16 %rs1, [%rd34];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd36, %rd10, %rd35;
ld.u16 %rs4, [%rd36];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd8, %rd37;
st.global.u16 [%rd38], %rs5;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB17_6;

BB17_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<22>;
.reg .f32 %f<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot18;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB18_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB18_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.lo.s32 %r34, %r9, %r1;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd19, %r34, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs17, [%rd20];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r35, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs21;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB18_4;

BB18_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot19;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB19_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB19_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB19_6;

BB19_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB19_5;

BB19_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mul.lo.s32 %r57, %r11, %r1;
mad.lo.s32 %r58, %r32, %r53, %r56;
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd23, %r50, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs13;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB19_4;

BB19_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot20;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB20_1;

BB20_2:
mov.u32 %r55, 0;
@%p1 bra BB20_4;

BB20_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB20_3;

BB20_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB20_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB20_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB20_8;

BB20_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB20_7;

BB20_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB20_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB20_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB20_10;

BB20_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd30, [%rd3];
mul.lo.s32 %r51, %r8, %r1;
mul.wide.u32 %rd31, %r51, 2;
add.s64 %rd32, %rd8, %rd31;
ld.global.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd34, %rd30, %rd33;
ld.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd35, %r17, 2;
add.s64 %rd36, %rd13, %rd35;
st.u16 [%rd36], %rs13;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB20_6;

BB20_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot21[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot21;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB21_2;

BB21_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB21_1;

BB21_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB21_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB21_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB21_6;

BB21_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB21_5;

BB21_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd19, %r57, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs9, [%rd20];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd23, %r50, 2;
add.s64 %rd24, %rd18, %rd23;
st.u16 [%rd24], %rs13;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB21_4;

BB21_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot22;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB22_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB22_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB22_6;

BB22_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB22_5;

BB22_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd19, %r76, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs1, [%rd20];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p6;
selp.f32	%f19, 0f00000000, %f18, %p7;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd23, %r69, 2;
add.s64 %rd24, %rd6, %rd23;
st.u16 [%rd24], %rs5;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB22_4;

BB22_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot23;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB23_1;

BB23_2:
mov.u32 %r79, 0;
@%p1 bra BB23_4;

BB23_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB23_3;

BB23_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB23_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB23_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB23_8;

BB23_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB23_7;

BB23_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB23_10;

BB23_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB23_9;

BB23_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd32, %r74, 2;
add.s64 %rd33, %rd8, %rd32;
ld.global.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd34, %r75, 2;
add.s64 %rd35, %rd10, %rd34;
ld.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd36, %r24, 2;
add.s64 %rd37, %rd9, %rd36;
st.u16 [%rd37], %rs5;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB23_6;

BB23_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot24[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<14>;
.reg .f32 %f<20>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot24;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r55, 0;
@%p1 bra BB24_4;

BB24_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB24_3;

BB24_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB24_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB24_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB24_8;

BB24_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB24_7;

BB24_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB24_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd38, %rd3, %rd29;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB24_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB24_10;

BB24_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
mul.lo.s32 %r51, %r8, %r29;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r50, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs9, [%rd32];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd33, %r51, 2;
add.s64 %rd34, %rd8, %rd33;
ld.global.u16 %rs12, [%rd34];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd35, %r17, 2;
add.s64 %rd36, %rd13, %rd35;
st.u16 [%rd36], %rs13;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB24_6;

BB24_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot25[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot25;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r79, 0;
@%p1 bra BB25_4;

BB25_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB25_3;

BB25_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB25_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB25_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB25_8;

BB25_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB25_7;

BB25_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB25_10;

BB25_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB25_9;

BB25_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd32, %r68, 2;
add.s64 %rd33, %rd10, %rd32;
ld.u16 %rs1, [%rd33];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p10;
selp.f32	%f19, 0f00000000, %f18, %p11;
mul.wide.u32 %rd34, %r75, 2;
add.s64 %rd35, %rd8, %rd34;
ld.global.u16 %rs4, [%rd35];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd36, %r24, 2;
add.s64 %rd37, %rd9, %rd36;
st.u16 [%rd37], %rs5;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB25_6;

BB25_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot26[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<103>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot26;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r71, 0;
@%p1 bra BB26_4;

BB26_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB26_3;

BB26_4:
mov.u32 %r72, 0;
@%p1 bra BB26_6;

BB26_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB26_5;

BB26_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB26_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB26_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd52, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB26_10;

BB26_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd52+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd52+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB26_9;

BB26_10:
mov.u32 %r22, %r101;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB26_12;

BB26_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd53+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd53+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB26_11;

BB26_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB26_14;

BB26_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd54+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd54+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB26_13;

BB26_14:
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd46, %r32, 2;
add.s64 %rd47, %rd13, %rd46;
ld.u16 %rs1, [%rd47];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p14, %f3, 0fC2D20000;
setp.gt.f32	%p15, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p14;
selp.f32	%f19, 0f00000000, %f18, %p15;
mul.wide.u32 %rd48, %r67, 2;
add.s64 %rd49, %rd14, %rd48;
ld.u16 %rs4, [%rd49];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd50, %rd24, 1;
add.s64 %rd51, %rd12, %rd50;
st.u16 [%rd51], %rs5;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB26_8;

BB26_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB27_3;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd2;

BB27_2:
mul.lo.s64 %rd22, %rd31, %rd1;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd6, %rd23;
ld.global.u16 %rs1, [%rd24];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p2;
selp.f32	%f19, 0f00000000, %f18, %p3;
mul.lo.s64 %rd25, %rd31, %rd17;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd7, %rd26;
ld.global.u16 %rs4, [%rd27];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.lo.s64 %rd28, %rd31, %rd13;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd4, %rd29;
st.global.u16 [%rd30], %rs5;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p4, %rd31, %rd18;
@%p4 bra BB27_2;

BB27_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot28[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot28;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd71, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd72, %SP, 416;
cvta.to.local.u64 %rd3, %rd72;
add.u64 %rd73, %SP, 832;
cvta.to.local.u64 %rd4, %rd73;
add.u64 %rd74, %SP, 0;
cvta.to.local.u64 %rd5, %rd74;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd75, %r39, 8;
add.s64 %rd76, %rd6, %rd75;
ld.param.u64 %rd77, [%rd76];
add.s64 %rd78, %rd3, %rd75;
st.local.u64 [%rd78], %rd77;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r40, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd79, %r40, 8;
add.s64 %rd80, %rd1, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd4, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r41, 0;
@%p1 bra BB28_6;

BB28_5:
mul.wide.s32 %rd83, %r41, 8;
add.s64 %rd84, %rd2, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd5, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB28_5;

BB28_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd87, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd88, %r21;
add.s64 %rd148, %rd87, %rd88;
setp.ge.u64	%p7, %rd148, %rd71;
@%p7 bra BB28_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd89, %r22, 8;
add.s64 %rd19, %rd3, %rd89;
mul.wide.s32 %rd90, %r23, 8;
add.s64 %rd20, %rd4, %rd90;
mul.wide.s32 %rd91, %r24, 8;
add.s64 %rd21, %rd5, %rd91;

BB28_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd93, 0;
mov.u64 %rd159, %rd93;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd93;
@%p8 bra BB28_13;

BB28_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd94, %rd25, %rd27;
and.b64 %rd95, %rd94, -4294967296;
setp.eq.s64	%p9, %rd95, 0;
@%p9 bra BB28_11;
bra.uni BB28_10;

BB28_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB28_12;

BB28_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB28_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd96, [%rd121+200];
mul.lo.s64 %rd97, %rd96, %rd122;
add.s64 %rd159, %rd97, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB28_9;

BB28_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd100, %rd13, %rd145;
add.s64 %rd39, %rd100, %rd37;
mov.u64 %rd157, %rd93;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd93;
@%p11 bra BB28_18;

BB28_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd101, %rd143, %rd43;
and.b64 %rd102, %rd101, -4294967296;
setp.eq.s64	%p12, %rd102, 0;
@%p12 bra BB28_16;
bra.uni BB28_15;

BB28_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB28_17;

BB28_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB28_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd103, [%rd123+200];
mul.lo.s64 %rd104, %rd103, %rd124;
add.s64 %rd157, %rd104, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB28_14;

BB28_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd107, %rd15, %rd142;
add.s64 %rd55, %rd107, %rd156;
mov.u64 %rd155, %rd93;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd93;
@%p14 bra BB28_23;

BB28_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd108, %rd140, %rd59;
and.b64 %rd109, %rd108, -4294967296;
setp.eq.s64	%p15, %rd109, 0;
@%p15 bra BB28_21;
bra.uni BB28_20;

BB28_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB28_22;

BB28_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB28_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd110, [%rd125+200];
mul.lo.s64 %rd111, %rd110, %rd126;
add.s64 %rd155, %rd111, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB28_19;

BB28_23:
mul.lo.s64 %rd112, %rd17, %rd139;
add.s64 %rd113, %rd112, %rd154;
shl.b64 %rd114, %rd55, 1;
add.s64 %rd115, %rd16, %rd114;
ld.u16 %rs1, [%rd115];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f8, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f9, %f8;
mov.f32 %f10, 0fBF317200;
fma.rn.f32 %f11, %f9, %f10, %f3;
mov.f32 %f12, 0fB5BFBE8E;
fma.rn.f32 %f13, %f9, %f12, %f11;
mul.f32 %f5, %f13, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f14, %f9, 0f00000000;
ex2.approx.f32 %f15, %f14;
setp.lt.f32	%p17, %f3, 0fC2D20000;
setp.gt.f32	%p18, %f3, 0f42D20000;
fma.rn.f32 %f16, %f4, %f15, 0f3F800000;
rcp.rn.f32 %f17, %f16;
selp.f32	%f18, 0f3F800000, %f17, %p17;
selp.f32	%f19, 0f00000000, %f18, %p18;
shl.b64 %rd116, %rd113, 1;
add.s64 %rd117, %rd18, %rd116;
ld.u16 %rs4, [%rd117];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f19, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd118, %rd39, 1;
add.s64 %rd119, %rd14, %rd118;
st.u16 [%rd119], %rs5;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p19, %rd148, %rd71;
@%p19 bra BB28_8;

BB28_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<33>;
.reg .f32 %f<27>;
.reg .b32 %r<20>;
.reg .b64 %rd<25>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB29_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB29_2:
mul.lo.s32 %r16, %r19, %r9;
cvt.u64.u32	%rd11, %r16;
mul.lo.s32 %r17, %r19, %r10;
mul.lo.s32 %r18, %r19, %r1;
cvt.u64.u32	%rd12, %r18;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd4, %rd14;
ld.global.u16 %rs25, [%rd15];

	{ cvt.f32.f16 %f1, %rs25;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs26, %f2;}


	
	{ cvt.f32.f16 %f3, %rs26;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r17, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.u16 %rs28, [%rd17];

	{ cvt.f32.f16 %f6, %rs28;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs29, %f7;}


	mul.wide.u32 %rd18, %r16, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs29;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs30, [%rd17];

	{ cvt.f32.f16 %f8, %rs30;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r18, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs31, [%rd22];

	{ cvt.f32.f16 %f9, %rs31;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs32, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs32;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB29_2;

BB29_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB30_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB30_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
cvt.u64.u32	%rd11, %r43;
mul.lo.s32 %r44, %r48, %r12;
mad.lo.s32 %r45, %r22, %r39, %r42;
cvt.u64.u32	%rd12, %r45;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd4, %rd14;
ld.global.u16 %rs17, [%rd15];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r44, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.u16 %rs20, [%rd17];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd18, %r43, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs21;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs22, [%rd17];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r45, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB30_2;

BB30_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot31[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot31;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB31_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB31_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB31_6;

BB31_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB31_5;

BB31_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
cvt.u64.u32	%rd22, %r31;
add.s64 %rd23, %rd22, %rd14;
ld.local.u64 %rd24, [%rd1];
shl.b64 %rd25, %rd23, 1;
add.s64 %rd26, %rd24, %rd25;
ld.u16 %rs17, [%rd26];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd27, %r32, 2;
add.s64 %rd28, %rd6, %rd27;
ld.global.u16 %rs20, [%rd28];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd29, %r33;
mul.wide.u32 %rd30, %r33, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs21;
add.s64 %rd32, %rd29, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs22, [%rd28];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r31, 2;
add.s64 %rd34, %rd24, %rd33;
ld.u16 %rs23, [%rd34];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs24;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB31_4;

BB31_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB32_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd7;

BB32_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
cvt.u64.u32	%rd11, %r43;
mad.lo.s32 %r44, %r22, %r39, %r42;
mul.lo.s32 %r45, %r48, %r1;
cvt.u64.u32	%rd12, %r45;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd3, %rd14;
ld.global.u16 %rs17, [%rd15];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r44, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs20, [%rd17];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd18, %r43, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs21;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs22, [%rd17];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r45, 2;
add.s64 %rd22, %rd3, %rd21;
ld.global.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB33_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB33_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mul.lo.s32 %r69, %r73, %r15;
cvt.u64.u32	%rd11, %r69;
mad.lo.s32 %r70, %r41, %r65, %r68;
cvt.u64.u32	%rd12, %r70;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd4, %rd14;
ld.global.u16 %rs9, [%rd15];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r62, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd18, %r69, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs13;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r70, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB33_2;

BB33_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot34[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot34;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB34_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd21, %r44, 4;
add.s64 %rd8, %rd1, %rd21;

BB34_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB34_6;

BB34_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd37+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd37+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd37, %rd37, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB34_5;

BB34_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
cvt.u64.u32	%rd22, %r57;
add.s64 %rd23, %rd22, %rd14;
ld.local.u64 %rd24, [%rd1];
shl.b64 %rd25, %rd23, 1;
add.s64 %rd26, %rd24, %rd25;
ld.u16 %rs9, [%rd26];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd27, %r55, 2;
add.s64 %rd28, %rd6, %rd27;
ld.global.u16 %rs12, [%rd28];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r58, %r11, %r22;
cvt.u64.u32	%rd29, %r58;
mul.wide.u32 %rd30, %r58, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs13;
add.s64 %rd32, %rd29, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r57, 2;
add.s64 %rd34, %rd24, %rd33;
ld.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB34_4;

BB34_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot35[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot35;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB35_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB35_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB35_6;

BB35_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB35_5;

BB35_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
mul.lo.s32 %r32, %r7, %r1;
cvt.u64.u32	%rd23, %r32;
add.s64 %rd24, %rd23, %rd14;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd6, %rd25;
ld.global.u16 %rs17, [%rd26];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd27, %r31, 2;
add.s64 %rd28, %rd22, %rd27;
ld.u16 %rs20, [%rd28];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd29, %r33;
mul.wide.u32 %rd30, %r33, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs21;
add.s64 %rd32, %rd29, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs22, [%rd28];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r32, 2;
add.s64 %rd34, %rd6, %rd33;
ld.global.u16 %rs23, [%rd34];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs24;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB35_4;

BB35_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot36[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot36;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB36_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB36_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB36_6;

BB36_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB36_5;

BB36_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd22, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd23, %r57;
add.s64 %rd24, %rd23, %rd14;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd6, %rd25;
ld.global.u16 %rs9, [%rd26];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd27, %r50, 2;
add.s64 %rd28, %rd22, %rd27;
ld.u16 %rs12, [%rd28];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r58, %r11, %r21;
cvt.u64.u32	%rd29, %r58;
mul.wide.u32 %rd30, %r58, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs13;
add.s64 %rd32, %rd29, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r57, 2;
add.s64 %rd34, %rd6, %rd33;
ld.global.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB36_4;

BB36_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot37[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot37;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r55, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB37_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd11, %rd2, %rd32;

BB37_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB37_8;

BB37_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd49+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd49+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB37_7;

BB37_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd15, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB37_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd50, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB37_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB37_10;

BB37_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
cvt.u64.u32	%rd34, %r50;
add.s64 %rd35, %rd34, %rd20;
ld.local.u64 %rd36, [%rd3];
shl.b64 %rd37, %rd35, 1;
add.s64 %rd38, %rd36, %rd37;
ld.u16 %rs9, [%rd38];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.wide.u32 %rd39, %r17, 2;
add.s64 %rd40, %rd15, %rd39;
ld.u16 %rs12, [%rd40];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.lo.s32 %r51, %r8, %r29;
cvt.u64.u32	%rd41, %r51;
mul.wide.u32 %rd42, %r51, 2;
add.s64 %rd43, %rd9, %rd42;
st.global.u16 [%rd43], %rs13;
add.s64 %rd44, %rd41, %rd21;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs14, [%rd40];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd45, %r50, 2;
add.s64 %rd46, %rd36, %rd45;
ld.u16 %rs15, [%rd46];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd47, %rd44, 1;
add.s64 %rd48, %rd9, %rd47;
st.global.u16 [%rd48], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB37_6;

BB37_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB38_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd6;

BB38_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
cvt.u64.u32	%rd11, %r43;
mul.lo.s32 %r44, %r48, %r19;
mul.lo.s32 %r45, %r48, %r1;
cvt.u64.u32	%rd12, %r45;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd3, %rd14;
ld.global.u16 %rs17, [%rd15];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r44, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs20, [%rd17];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd18, %r43, 2;
add.s64 %rd19, %rd4, %rd18;
st.global.u16 [%rd19], %rs21;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs22, [%rd17];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r45, 2;
add.s64 %rd22, %rd3, %rd21;
ld.global.u16 %rs23, [%rd22];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs24;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB39_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd8;

BB39_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
cvt.u64.u32	%rd11, %r62;
mul.lo.s32 %r69, %r73, %r23;
mad.lo.s32 %r70, %r41, %r65, %r68;
cvt.u64.u32	%rd12, %r70;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd4, %rd14;
ld.global.u16 %rs9, [%rd15];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r69, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd18, %r62, 2;
add.s64 %rd19, %rd3, %rd18;
st.global.u16 [%rd19], %rs13;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r70, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd3, %rd23;
st.global.u16 [%rd24], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB39_2;

BB39_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot40[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<75>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot40;
cvta.local.u64 %SP, %rd37;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB40_2;

BB40_1:
mul.wide.s32 %rd16, %r66, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB40_1;

BB40_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB40_8;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd11;

BB40_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB40_7;

mul.wide.s32 %rd20, %r12, 4;
add.s64 %rd36, %rd1, %rd20;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB40_6:
ld.local.u32 %r52, [%rd36+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd36+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd36, %rd36, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB40_6;

BB40_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
cvt.u64.u32	%rd21, %r60;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
cvt.u64.u32	%rd22, %r62;
add.s64 %rd23, %rd22, %rd13;
ld.local.u64 %rd24, [%rd1];
shl.b64 %rd25, %rd23, 1;
add.s64 %rd26, %rd24, %rd25;
ld.u16 %rs9, [%rd26];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.lo.s32 %r63, %r10, %r31;
mul.wide.u32 %rd27, %r63, 2;
add.s64 %rd28, %rd5, %rd27;
ld.global.u16 %rs12, [%rd28];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd29, %r60, 2;
add.s64 %rd30, %rd6, %rd29;
st.global.u16 [%rd30], %rs13;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd31, %r62, 2;
add.s64 %rd32, %rd24, %rd31;
ld.u16 %rs15, [%rd32];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	add.s64 %rd33, %rd21, %rd14;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd6, %rd34;
st.global.u16 [%rd35], %rs16;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB40_4;

BB40_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB41_3;

cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB41_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
cvt.u64.u32	%rd11, %r62;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.lo.s32 %r70, %r73, %r1;
cvt.u64.u32	%rd12, %r70;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd2, %rd14;
ld.global.u16 %rs9, [%rd15];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r69, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd18, %r62, 2;
add.s64 %rd19, %rd3, %rd18;
st.global.u16 [%rd19], %rs13;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r70, 2;
add.s64 %rd22, %rd2, %rd21;
ld.global.u16 %rs15, [%rd22];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd3, %rd23;
st.global.u16 [%rd24], %rs16;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<99>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB42_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB42_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
cvt.u64.u32	%rd11, %r81;
mad.lo.s32 %r95, %r60, %r91, %r94;
cvt.u64.u32	%rd12, %r95;
add.s64 %rd13, %rd12, %rd1;
shl.b64 %rd14, %rd13, 1;
add.s64 %rd15, %rd4, %rd14;
ld.global.u16 %rs1, [%rd15];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.wide.u32 %rd16, %r88, 2;
add.s64 %rd17, %rd3, %rd16;
ld.global.u16 %rs4, [%rd17];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd18, %r81, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs5;
add.s64 %rd20, %rd11, %rd10;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs6, [%rd17];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd21, %r95, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs7, [%rd22];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	shl.b64 %rd23, %rd20, 1;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs8;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB42_2;

BB42_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot43[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot43;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB43_2;

BB43_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB43_1;

BB43_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB43_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r65, 4;
add.s64 %rd9, %rd1, %rd22;

BB43_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB43_6;

BB43_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd37+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd37+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd37, %rd37, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB43_5;

BB43_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
cvt.u64.u32	%rd23, %r76;
mad.lo.s32 %r82, %r54, %r78, %r81;
mad.lo.s32 %r83, %r15, %r91, %r95;
cvt.u64.u32	%rd24, %r83;
add.s64 %rd25, %rd24, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd8, %rd26;
ld.u16 %rs1, [%rd27];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r82, 2;
add.s64 %rd29, %rd6, %rd28;
ld.global.u16 %rs4, [%rd29];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd30, %r76, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs6, [%rd29];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd32, %r83, 2;
add.s64 %rd33, %rd8, %rd32;
ld.u16 %rs7, [%rd33];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd34, %rd23, %rd16;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB43_4;

BB43_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<75>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot44;
cvta.local.u64 %SP, %rd37;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd16, %r66, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB44_8;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd11;

BB44_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB44_7;

mul.wide.s32 %rd20, %r12, 4;
add.s64 %rd36, %rd1, %rd20;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB44_6:
ld.local.u32 %r52, [%rd36+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd36+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd36, %rd36, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB44_6;

BB44_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
cvt.u64.u32	%rd21, %r60;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd22, [%rd1];
mul.lo.s32 %r63, %r10, %r1;
cvt.u64.u32	%rd23, %r63;
add.s64 %rd24, %rd23, %rd13;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd5, %rd25;
ld.global.u16 %rs9, [%rd26];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd27, %r62, 2;
add.s64 %rd28, %rd22, %rd27;
ld.u16 %rs12, [%rd28];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd29, %r60, 2;
add.s64 %rd30, %rd6, %rd29;
st.global.u16 [%rd30], %rs13;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd31, %r63, 2;
add.s64 %rd32, %rd5, %rd31;
ld.global.u16 %rs15, [%rd32];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	add.s64 %rd33, %rd21, %rd14;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd6, %rd34;
st.global.u16 [%rd35], %rs16;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB44_4;

BB44_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot45;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB45_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r64, 4;
add.s64 %rd9, %rd1, %rd22;

BB45_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd37+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd37+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd37, %rd37, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB45_5;

BB45_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
cvt.u64.u32	%rd23, %r75;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
cvt.u64.u32	%rd24, %r83;
add.s64 %rd25, %rd24, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs1, [%rd27];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r76, 2;
add.s64 %rd29, %rd8, %rd28;
ld.u16 %rs4, [%rd29];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd30, %r75, 2;
add.s64 %rd31, %rd5, %rd30;
st.global.u16 [%rd31], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs6, [%rd29];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd32, %r83, 2;
add.s64 %rd33, %rd6, %rd32;
ld.global.u16 %rs7, [%rd33];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd34, %rd23, %rd16;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd5, %rd35;
st.global.u16 [%rd36], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB45_4;

BB45_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot46[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot46;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd27, %r78, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r79, 0;
@%p1 bra BB46_4;

BB46_3:
mul.wide.s32 %rd31, %r79, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB46_3;

BB46_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB46_11;

cvta.to.global.u64 %rd9, %rd22;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd35, %r57, 4;
add.s64 %rd13, %rd2, %rd35;
mul.wide.s32 %rd36, %r58, 4;
add.s64 %rd14, %rd3, %rd36;

BB46_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB46_8;

BB46_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd50+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd50+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd50, %rd50, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB46_7;

BB46_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
cvt.u64.u32	%rd18, %r71;
mov.u64 %rd51, %rd14;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB46_10;

BB46_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd51+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd51+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd51, %rd51, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB46_9;

BB46_10:
mad.lo.s32 %r75, %r14, %r88, %r96;
cvt.u64.u32	%rd37, %r75;
add.s64 %rd38, %rd37, %rd23;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd12, %rd39;
ld.u16 %rs1, [%rd40];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.wide.u32 %rd41, %r25, 2;
add.s64 %rd42, %rd11, %rd41;
ld.u16 %rs4, [%rd42];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd43, %rd18, 1;
add.s64 %rd44, %rd9, %rd43;
st.global.u16 [%rd44], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs6, [%rd42];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd45, %r75, 2;
add.s64 %rd46, %rd12, %rd45;
ld.u16 %rs7, [%rd46];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd47, %rd18, %rd24;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd9, %rd48;
st.global.u16 [%rd49], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB46_6;

BB46_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<27>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot47;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB47_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB47_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB47_5;

BB47_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvt.u64.u32	%rd23, %r31;
mul.lo.s32 %r32, %r7, %r17;
mul.lo.s32 %r33, %r7, %r1;
cvt.u64.u32	%rd24, %r33;
add.s64 %rd25, %rd24, %rd14;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs17, [%rd27];

	{ cvt.f32.f16 %f1, %rs17;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs18, %f2;}


	
	{ cvt.f32.f16 %f3, %rs18;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r32, 2;
add.s64 %rd29, %rd5, %rd28;
ld.global.u16 %rs20, [%rd29];

	{ cvt.f32.f16 %f6, %rs20;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs21, %f7;}


	mul.wide.u32 %rd30, %r31, 2;
add.s64 %rd31, %rd22, %rd30;
st.u16 [%rd31], %rs21;
add.s64 %rd32, %rd23, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs22, [%rd29];

	{ cvt.f32.f16 %f8, %rs22;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r33, 2;
add.s64 %rd34, %rd6, %rd33;
ld.global.u16 %rs23, [%rd34];

	{ cvt.f32.f16 %f9, %rs23;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs24, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd22, %rd35;
st.u16 [%rd36], %rs24;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB47_4;

BB47_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot48;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB48_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB48_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB48_6;

BB48_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB48_5;

BB48_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd22, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
cvt.u64.u32	%rd23, %r50;
mul.lo.s32 %r57, %r11, %r21;
mad.lo.s32 %r58, %r32, %r53, %r56;
cvt.u64.u32	%rd24, %r58;
add.s64 %rd25, %rd24, %rd14;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs9, [%rd27];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r57, 2;
add.s64 %rd29, %rd5, %rd28;
ld.global.u16 %rs12, [%rd29];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd30, %r50, 2;
add.s64 %rd31, %rd22, %rd30;
st.u16 [%rd31], %rs13;
add.s64 %rd32, %rd23, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd29];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r58, 2;
add.s64 %rd34, %rd6, %rd33;
ld.global.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd22, %rd35;
st.u16 [%rd36], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB48_4;

BB48_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot49[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot49;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB49_2;

BB49_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB49_1;

BB49_2:
mov.u32 %r55, 0;
@%p1 bra BB49_4;

BB49_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB49_3;

BB49_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB49_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd11, %rd2, %rd32;

BB49_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB49_8;

BB49_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd49+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd49+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB49_7;

BB49_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd15, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB49_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd50, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB49_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB49_10;

BB49_11:
cvt.u64.u32	%rd34, %r17;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
cvt.u64.u32	%rd35, %r50;
add.s64 %rd36, %rd35, %rd20;
ld.local.u64 %rd37, [%rd3];
shl.b64 %rd38, %rd36, 1;
add.s64 %rd39, %rd37, %rd38;
ld.u16 %rs9, [%rd39];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd40, %r51, 2;
add.s64 %rd41, %rd9, %rd40;
ld.global.u16 %rs12, [%rd41];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd42, %r17, 2;
add.s64 %rd43, %rd15, %rd42;
st.u16 [%rd43], %rs13;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd44, %r50, 2;
add.s64 %rd45, %rd37, %rd44;
ld.u16 %rs15, [%rd45];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	add.s64 %rd46, %rd34, %rd21;
shl.b64 %rd47, %rd46, 1;
add.s64 %rd48, %rd15, %rd47;
st.u16 [%rd48], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB49_6;

BB49_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot50;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB50_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB50_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB50_5;

BB50_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd22, [%rd1];
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
cvt.u64.u32	%rd23, %r50;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.lo.s32 %r58, %r11, %r1;
cvt.u64.u32	%rd24, %r58;
add.s64 %rd25, %rd24, %rd14;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
ld.global.u16 %rs9, [%rd27];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r57, 2;
add.s64 %rd29, %rd6, %rd28;
ld.global.u16 %rs12, [%rd29];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd30, %r50, 2;
add.s64 %rd31, %rd22, %rd30;
st.u16 [%rd31], %rs13;
add.s64 %rd32, %rd23, %rd15;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs14, [%rd29];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r58, 2;
add.s64 %rd34, %rd5, %rd33;
ld.global.u16 %rs15, [%rd34];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd22, %rd35;
st.u16 [%rd36], %rs16;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB50_4;

BB50_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot51;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB51_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r63, 4;
add.s64 %rd9, %rd1, %rd22;

BB51_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB51_6;

BB51_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd37+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd37+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd37, %rd37, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB51_5;

BB51_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
cvt.u64.u32	%rd23, %r69;
mad.lo.s32 %r83, %r52, %r79, %r82;
cvt.u64.u32	%rd24, %r83;
add.s64 %rd25, %rd24, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
ld.global.u16 %rs1, [%rd27];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p6, %f3, 0fC2D20000;
setp.gt.f32	%p7, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p6;
selp.f32	%f22, 0f00000000, %f21, %p7;
mul.wide.u32 %rd28, %r76, 2;
add.s64 %rd29, %rd5, %rd28;
ld.global.u16 %rs4, [%rd29];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd30, %r69, 2;
add.s64 %rd31, %rd8, %rd30;
st.u16 [%rd31], %rs5;
add.s64 %rd32, %rd23, %rd16;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs6, [%rd29];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd33, %r83, 2;
add.s64 %rd34, %rd6, %rd33;
ld.global.u16 %rs7, [%rd34];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	shl.b64 %rd35, %rd32, 1;
add.s64 %rd36, %rd8, %rd35;
st.u16 [%rd36], %rs8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB51_4;

BB51_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot52[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot52;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd26, %r78, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r79, 0;
@%p1 bra BB52_4;

BB52_3:
mul.wide.s32 %rd30, %r79, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB52_3;

BB52_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB52_11;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd13, %rd2, %rd34;
mul.wide.s32 %rd35, %r58, 4;
add.s64 %rd14, %rd3, %rd35;

BB52_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB52_8;

BB52_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd50+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd50+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd50, %rd50, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB52_7;

BB52_8:
mov.u32 %r23, %r98;
mov.u64 %rd51, %rd14;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB52_10;

BB52_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd51+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd51+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd51, %rd51, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB52_9;

BB52_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
cvt.u64.u32	%rd36, %r24;
mad.lo.s32 %r74, %r45, %r70, %r73;
mad.lo.s32 %r75, %r14, %r88, %r96;
cvt.u64.u32	%rd37, %r75;
add.s64 %rd38, %rd37, %rd22;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd12, %rd39;
ld.u16 %rs1, [%rd40];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.wide.u32 %rd41, %r74, 2;
add.s64 %rd42, %rd9, %rd41;
ld.global.u16 %rs4, [%rd42];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd43, %r24, 2;
add.s64 %rd44, %rd11, %rd43;
st.u16 [%rd44], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs6, [%rd42];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd45, %r75, 2;
add.s64 %rd46, %rd12, %rd45;
ld.u16 %rs7, [%rd46];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd47, %rd36, %rd23;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd11, %rd48;
st.u16 [%rd49], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB52_6;

BB52_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot53[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<27>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot53;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r55, 0;
@%p1 bra BB53_4;

BB53_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB53_3;

BB53_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB53_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd11, %rd2, %rd32;

BB53_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB53_8;

BB53_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd49+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd49+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB53_7;

BB53_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd15, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB53_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd50, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB53_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB53_10;

BB53_11:
cvt.u64.u32	%rd34, %r17;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
mul.lo.s32 %r51, %r8, %r1;
cvt.u64.u32	%rd36, %r51;
add.s64 %rd37, %rd36, %rd20;
shl.b64 %rd38, %rd37, 1;
add.s64 %rd39, %rd9, %rd38;
ld.global.u16 %rs9, [%rd39];

	{ cvt.f32.f16 %f1, %rs9;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs10, %f2;}


	
	{ cvt.f32.f16 %f3, %rs10;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.wide.u32 %rd40, %r50, 2;
add.s64 %rd41, %rd35, %rd40;
ld.u16 %rs12, [%rd41];

	{ cvt.f32.f16 %f6, %rs12;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs13, %f7;}


	mul.wide.u32 %rd42, %r17, 2;
add.s64 %rd43, %rd15, %rd42;
st.u16 [%rd43], %rs13;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f8, %rs14;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd44, %r51, 2;
add.s64 %rd45, %rd9, %rd44;
ld.global.u16 %rs15, [%rd45];

	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs16, %f10;}


	add.s64 %rd46, %rd34, %rd21;
shl.b64 %rd47, %rd46, 1;
add.s64 %rd48, %rd15, %rd47;
st.u16 [%rd48], %rs16;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB53_6;

BB53_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot54[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot54;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd26, %r78, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r79, 0;
@%p1 bra BB54_4;

BB54_3:
mul.wide.s32 %rd30, %r79, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB54_3;

BB54_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB54_11;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd34, %r56, 4;
add.s64 %rd13, %rd2, %rd34;
mul.wide.s32 %rd35, %r57, 4;
add.s64 %rd14, %rd3, %rd35;

BB54_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB54_8;

BB54_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd50+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd50+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd50, %rd50, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB54_7;

BB54_8:
mov.u32 %r23, %r98;
mov.u64 %rd51, %rd14;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB54_10;

BB54_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd51+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd51+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd51, %rd51, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB54_9;

BB54_10:
cvt.u64.u32	%rd36, %r24;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
cvt.u64.u32	%rd37, %r75;
add.s64 %rd38, %rd37, %rd22;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd9, %rd39;
ld.global.u16 %rs1, [%rd40];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p10, %f3, 0fC2D20000;
setp.gt.f32	%p11, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p10;
selp.f32	%f22, 0f00000000, %f21, %p11;
mul.wide.u32 %rd41, %r68, 2;
add.s64 %rd42, %rd12, %rd41;
ld.u16 %rs4, [%rd42];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.wide.u32 %rd43, %r24, 2;
add.s64 %rd44, %rd11, %rd43;
st.u16 [%rd44], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs6, [%rd42];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd45, %r75, 2;
add.s64 %rd46, %rd9, %rd45;
ld.global.u16 %rs7, [%rd46];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd47, %rd36, %rd23;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd11, %rd48;
st.u16 [%rd49], %rs8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB54_6;

BB54_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot55[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<103>;
.reg .b64 %rd<67>;


mov.u64 %rd66, __local_depot55;
cvta.local.u64 %SP, %rd66;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd32, %SP, 216;
cvta.to.local.u64 %rd3, %rd32;
add.u64 %rd33, %SP, 432;
cvta.to.local.u64 %rd4, %rd33;
add.u64 %rd34, %SP, 0;
cvta.to.local.u64 %rd5, %rd34;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd35, %r70, 8;
add.s64 %rd36, %rd6, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd3, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r71, 0;
@%p1 bra BB55_4;

BB55_3:
mul.wide.s32 %rd39, %r71, 8;
add.s64 %rd40, %rd1, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd4, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB55_3;

BB55_4:
mov.u32 %r72, 0;
@%p1 bra BB55_6;

BB55_5:
mul.wide.s32 %rd43, %r72, 8;
add.s64 %rd44, %rd2, %rd43;
ld.param.u64 %rd45, [%rd44];
add.s64 %rd46, %rd5, %rd43;
st.local.u64 [%rd46], %rd45;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB55_5;

BB55_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB55_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd15, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd16, [%rd5];
mul.wide.s32 %rd47, %r49, 4;
add.s64 %rd17, %rd3, %rd47;
mul.wide.s32 %rd48, %r50, 4;
add.s64 %rd18, %rd4, %rd48;
mul.wide.s32 %rd49, %r51, 4;
add.s64 %rd19, %rd5, %rd49;

BB55_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd63, %rd17;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB55_10;

BB55_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd63+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd63+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd63, %rd63, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB55_9;

BB55_10:
mov.u32 %r22, %r101;
mov.u64 %rd64, %rd18;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB55_12;

BB55_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd64+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd64+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd64, %rd64, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB55_11;

BB55_12:
cvt.u64.u32	%rd26, %r23;
mov.u64 %rd65, %rd19;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB55_14;

BB55_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd65+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd65+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd65, %rd65, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB55_13;

BB55_14:
mad.lo.s32 %r67, %r13, %r85, %r97;
cvt.u64.u32	%rd50, %r67;
add.s64 %rd51, %rd50, %rd30;
shl.b64 %rd52, %rd51, 1;
add.s64 %rd53, %rd16, %rd52;
ld.u16 %rs1, [%rd53];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p14, %f3, 0fC2D20000;
setp.gt.f32	%p15, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p14;
selp.f32	%f22, 0f00000000, %f21, %p15;
mul.wide.u32 %rd54, %r32, 2;
add.s64 %rd55, %rd15, %rd54;
ld.u16 %rs4, [%rd55];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd56, %rd26, 1;
add.s64 %rd57, %rd14, %rd56;
st.u16 [%rd57], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs6, [%rd55];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
mul.wide.u32 %rd58, %r67, 2;
add.s64 %rd59, %rd16, %rd58;
ld.u16 %rs7, [%rd59];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd60, %rd26, %rd31;
shl.b64 %rd61, %rd60, 1;
add.s64 %rd62, %rd14, %rd61;
st.u16 [%rd62], %rs8;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB55_8;

BB55_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<5>;
.reg .b64 %rd<42>;


ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd23, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd24, %r3;
add.s64 %rd41, %rd23, %rd24;
setp.ge.u64	%p1, %rd41, %rd20;
@%p1 bra BB56_3;

cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
cvta.to.global.u64 %rd9, %rd18;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd25, %r4;
mul.lo.s64 %rd11, %rd25, %rd3;

BB56_2:
mul.lo.s64 %rd26, %rd41, %rd1;
add.s64 %rd27, %rd26, %rd2;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd9, %rd28;
ld.global.u16 %rs1, [%rd29];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p2, %f3, 0fC2D20000;
setp.gt.f32	%p3, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p2;
selp.f32	%f22, 0f00000000, %f21, %p3;
mul.lo.s64 %rd30, %rd41, %rd17;
shl.b64 %rd31, %rd30, 1;
add.s64 %rd32, %rd7, %rd31;
ld.global.u16 %rs4, [%rd32];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	mul.lo.s64 %rd33, %rd41, %rd15;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd5, %rd34;
st.global.u16 [%rd35], %rs5;
add.s64 %rd36, %rd33, %rd22;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.global.u16 %rs6, [%rd32];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
shl.b64 %rd37, %rd26, 1;
add.s64 %rd38, %rd9, %rd37;
ld.global.u16 %rs7, [%rd38];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	shl.b64 %rd39, %rd36, 1;
add.s64 %rd40, %rd5, %rd39;
st.global.u16 [%rd40], %rs8;
add.s64 %rd41, %rd11, %rd41;
setp.lt.u64	%p4, %rd41, %rd20;
@%p4 bra BB56_2;

BB56_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot57[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<27>;
.reg .b32 %r<45>;
.reg .b64 %rd<171>;


mov.u64 %rd170, __local_depot57;
cvta.local.u64 %SP, %rd170;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u64 %rd75, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4+8];
ld.param.u64 %rd74, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIN3c104HalfEfES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd76, %SP, 416;
cvta.to.local.u64 %rd3, %rd76;
add.u64 %rd77, %SP, 832;
cvta.to.local.u64 %rd4, %rd77;
add.u64 %rd78, %SP, 0;
cvta.to.local.u64 %rd5, %rd78;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd79, %r39, 8;
add.s64 %rd80, %rd6, %rd79;
ld.param.u64 %rd81, [%rd80];
add.s64 %rd82, %rd3, %rd79;
st.local.u64 [%rd82], %rd81;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r40, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd83, %r40, 8;
add.s64 %rd84, %rd1, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd4, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r41, 0;
@%p1 bra BB57_6;

BB57_5:
mul.wide.s32 %rd87, %r41, 8;
add.s64 %rd88, %rd2, %rd87;
ld.param.u64 %rd89, [%rd88];
add.s64 %rd90, %rd5, %rd87;
st.local.u64 [%rd90], %rd89;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB57_5;

BB57_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd91, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd92, %r21;
add.s64 %rd158, %rd91, %rd92;
setp.ge.u64	%p7, %rd158, %rd73;
@%p7 bra BB57_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd15, [%rd3+208];
ld.local.u64 %rd16, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd17, [%rd4+208];
ld.local.u64 %rd18, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd19, [%rd5+208];
ld.local.u64 %rd20, [%rd5];
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd21, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd22, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd23, %rd5, %rd95;

BB57_8:
mov.u64 %rd137, %rd158;
mov.u64 %rd24, %rd137;
mov.u64 %rd131, %rd21;
mov.u64 %rd97, 0;
mov.u64 %rd169, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd155, %rd24;
mov.u64 %rd156, %rd24;
mov.u64 %rd168, %rd97;
@%p8 bra BB57_13;

BB57_9:
mov.u64 %rd27, %rd156;
mov.u32 %r10, %r42;
ld.local.u64 %rd29, [%rd131];
or.b64 %rd98, %rd27, %rd29;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB57_11;
bra.uni BB57_10;

BB57_11:
cvt.u32.u64	%r25, %rd29;
cvt.u32.u64	%r26, %rd27;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd157, %r27;
cvt.u64.u32	%rd132, %r28;
bra.uni BB57_12;

BB57_10:
div.u64 %rd157, %rd27, %rd29;
rem.u64 %rd132, %rd27, %rd29;

BB57_12:
mov.u64 %rd34, %rd157;
ld.local.u64 %rd100, [%rd131+200];
mul.lo.s64 %rd101, %rd100, %rd132;
add.s64 %rd169, %rd101, %rd169;
add.s64 %rd131, %rd131, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd155, %rd34;
mov.u64 %rd156, %rd34;
mov.u64 %rd159, %rd169;
mov.u64 %rd168, %rd159;
@%p10 bra BB57_9;

BB57_13:
mov.u64 %rd39, %rd168;
mov.u64 %rd133, %rd22;
mul.lo.s64 %rd104, %rd15, %rd155;
add.s64 %rd41, %rd104, %rd39;
mov.u64 %rd167, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd153, %rd24;
mov.u64 %rd152, %rd24;
mov.u64 %rd166, %rd97;
@%p11 bra BB57_18;

BB57_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd45, [%rd133];
or.b64 %rd105, %rd153, %rd45;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB57_16;
bra.uni BB57_15;

BB57_16:
cvt.u32.u64	%r29, %rd45;
cvt.u32.u64	%r30, %rd153;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd154, %r31;
cvt.u64.u32	%rd134, %r32;
bra.uni BB57_17;

BB57_15:
div.u64 %rd154, %rd153, %rd45;
rem.u64 %rd134, %rd153, %rd45;

BB57_17:
mov.u64 %rd153, %rd154;
ld.local.u64 %rd107, [%rd133+200];
mul.lo.s64 %rd108, %rd107, %rd134;
add.s64 %rd167, %rd108, %rd167;
add.s64 %rd133, %rd133, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd152, %rd153;
mov.u64 %rd166, %rd167;
@%p13 bra BB57_14;

BB57_18:
mov.u64 %rd135, %rd23;
mul.lo.s64 %rd111, %rd17, %rd152;
add.s64 %rd57, %rd111, %rd166;
mov.u64 %rd165, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd150, %rd24;
mov.u64 %rd149, %rd24;
mov.u64 %rd164, %rd97;
@%p14 bra BB57_23;

BB57_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd61, [%rd135];
or.b64 %rd112, %rd150, %rd61;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p15, %rd113, 0;
@%p15 bra BB57_21;
bra.uni BB57_20;

BB57_21:
cvt.u32.u64	%r33, %rd61;
cvt.u32.u64	%r34, %rd150;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd151, %r35;
cvt.u64.u32	%rd136, %r36;
bra.uni BB57_22;

BB57_20:
div.u64 %rd151, %rd150, %rd61;
rem.u64 %rd136, %rd150, %rd61;

BB57_22:
mov.u64 %rd150, %rd151;
ld.local.u64 %rd114, [%rd135+200];
mul.lo.s64 %rd115, %rd114, %rd136;
add.s64 %rd165, %rd115, %rd165;
add.s64 %rd135, %rd135, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd149, %rd150;
mov.u64 %rd164, %rd165;
@%p16 bra BB57_19;

BB57_23:
mul.lo.s64 %rd116, %rd19, %rd149;
add.s64 %rd117, %rd116, %rd164;
add.s64 %rd118, %rd117, %rd74;
shl.b64 %rd119, %rd118, 1;
add.s64 %rd120, %rd20, %rd119;
ld.u16 %rs1, [%rd120];

	{ cvt.f32.f16 %f1, %rs1;}


	neg.f32 %f2, %f1;

	{ cvt.rn.f16.f32 %rs2, %f2;}


	
	{ cvt.f32.f16 %f3, %rs2;}


	mul.f32 %f11, %f3, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f3;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f5, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f4,%f5;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
setp.lt.f32	%p17, %f3, 0fC2D20000;
setp.gt.f32	%p18, %f3, 0f42D20000;
fma.rn.f32 %f19, %f4, %f18, 0f3F800000;
rcp.rn.f32 %f20, %f19;
selp.f32	%f21, 0f3F800000, %f20, %p17;
selp.f32	%f22, 0f00000000, %f21, %p18;
shl.b64 %rd121, %rd57, 1;
add.s64 %rd122, %rd18, %rd121;
ld.u16 %rs4, [%rd122];

	{ cvt.f32.f16 %f6, %rs4;}


	mul.f32 %f7, %f22, %f6;

	{ cvt.rn.f16.f32 %rs5, %f7;}


	shl.b64 %rd123, %rd41, 1;
add.s64 %rd124, %rd16, %rd123;
st.u16 [%rd124], %rs5;
mov.f32 %f23, 0f3F800000;
sub.f32 %f24, %f23, %f22;
mul.f32 %f25, %f22, %f24;
ld.u16 %rs6, [%rd122];

	{ cvt.f32.f16 %f8, %rs6;}


	mul.f32 %f26, %f25, %f8;
shl.b64 %rd125, %rd117, 1;
add.s64 %rd126, %rd20, %rd125;
ld.u16 %rs7, [%rd126];

	{ cvt.f32.f16 %f9, %rs7;}


	mul.f32 %f10, %f26, %f9;

	{ cvt.rn.f16.f32 %rs8, %f10;}


	add.s64 %rd127, %rd41, %rd75;
shl.b64 %rd128, %rd127, 1;
add.s64 %rd129, %rd16, %rd128;
st.u16 [%rd129], %rs8;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd130, %r37, %r20;
add.s64 %rd158, %rd130, %rd24;
setp.lt.u64	%p19, %rd158, %rd73;
@%p19 bra BB57_8;

BB57_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<19>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB58_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB58_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r1;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB58_2;

BB58_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB59_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB59_2:
mul.lo.s32 %r37, %r48, %r11;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r38, %r48, %r1;
mul.wide.u32 %rd9, %r38, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r39, %r48, %r24;
add.s32 %r40, %r39, %r48;
shr.u32 %r41, %r40, %r25;
mul.lo.s32 %r42, %r41, %r27;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r23;
mad.lo.s32 %r45, %r22, %r41, %r44;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB59_2;

BB59_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot60;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB60_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB60_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB60_5;

BB60_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 4;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
mul.wide.u32 %rd23, %r33, 4;
add.s64 %rd24, %rd22, %rd23;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd19], %f18;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB60_4;

BB60_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB61_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB61_2:
mul.lo.s32 %r37, %r48, %r11;
mul.wide.u32 %rd7, %r37, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r38, %r48, %r24;
add.s32 %r39, %r38, %r48;
shr.u32 %r40, %r39, %r25;
mul.lo.s32 %r41, %r40, %r27;
sub.s32 %r42, %r48, %r41;
mul.lo.s32 %r43, %r42, %r23;
mad.lo.s32 %r44, %r22, %r40, %r43;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB61_2;

BB61_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB62_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB62_2:
mul.lo.s32 %r56, %r73, %r15;
mul.wide.u32 %rd7, %r56, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r57, %r73, %r35;
add.s32 %r58, %r57, %r73;
shr.u32 %r59, %r58, %r36;
mul.lo.s32 %r60, %r59, %r38;
sub.s32 %r61, %r73, %r60;
mul.lo.s32 %r62, %r61, %r34;
mad.lo.s32 %r63, %r33, %r59, %r62;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB62_2;

BB62_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot63[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot63;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB63_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB63_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB63_6;

BB63_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB63_5;

BB63_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd20, %rd21;
ld.global.f32 %f3, [%rd19];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd22];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f18;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB63_4;

BB63_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot64[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot64;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB64_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB64_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB64_6;

BB64_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB64_5;

BB64_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 4;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd20, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd19], %f18;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB64_4;

BB64_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot65;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB65_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB65_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB65_6;

BB65_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB65_5;

BB65_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
ld.f32 %f3, [%rd20];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd22];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
st.global.f32 [%rd24], %f18;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB65_4;

BB65_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot66[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot66;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r55, 0;
@%p1 bra BB66_4;

BB66_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB66_3;

BB66_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB66_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB66_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB66_8;

BB66_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB66_7;

BB66_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 4;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r44, 4;
add.s64 %rd14, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB66_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd38, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB66_10:
ld.local.u32 %r47, [%rd38+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd38+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB66_10;

BB66_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.f32 %f3, [%rd14];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd36];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd13], %f18;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB66_6;

BB66_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB67_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB67_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
mul.wide.u32 %rd7, %r43, 4;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r44, %r48, %r1;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB67_2;

BB67_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB68_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB68_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r63, %r73, %r1;
mul.wide.u32 %rd9, %r63, 4;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB68_2;

BB68_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot69;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB69_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB69_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB69_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB69_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB69_6;

BB69_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd17, %r60, 4;
add.s64 %rd18, %rd5, %rd17;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r63, %r10, %r1;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f3, [%rd23];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd21];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd18], %f18;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB69_4;

BB69_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB70_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB70_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd7, %r62, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.wide.u32 %rd9, %r69, 4;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r70, %r73, %r31;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd1, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB70_2;

BB70_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .f32 %f<19>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB71_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB71_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.wide.u32 %rd7, %r81, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.wide.u32 %rd9, %r88, 4;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
mul.wide.u32 %rd11, %r95, 4;
add.s64 %rd12, %rd3, %rd11;
ld.global.f32 %f3, [%rd10];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd12];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd8], %f18;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB71_2;

BB71_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<19>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot72;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB72_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r65, 4;
add.s64 %rd7, %rd1, %rd18;

BB72_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB72_5;

BB72_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd19, %r76, 4;
add.s64 %rd20, %rd4, %rd19;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd21, %r82, 4;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd6, %rd23;
ld.global.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd20], %f18;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB72_4;

BB72_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<75>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot73;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd12, %r66, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB73_8;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB73_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r67, %r12, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB73_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB73_6:
ld.local.u32 %r52, [%rd24+4];
rem.u32 %r53, %r72, %r52;
ld.local.u32 %r54, [%rd24+104];
mad.lo.s32 %r74, %r54, %r53, %r74;
div.u32 %r72, %r72, %r52;
add.s64 %rd24, %rd24, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB73_6;

BB73_7:
mov.u32 %r20, %r71;
add.s32 %r55, %r11, %r10;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r10, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd17, %r60, 4;
add.s64 %rd18, %rd5, %rd17;
ld.local.u32 %r61, [%rd1+108];
mad.lo.s32 %r62, %r61, %r20, %r74;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r63, %r10, %r31;
mul.wide.u32 %rd22, %r63, 4;
add.s64 %rd23, %rd4, %rd22;
ld.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd23];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd18], %f18;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p8, %r73, %r32;
@%p8 bra BB73_4;

BB73_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot74[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<19>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot74;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB74_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r64, 4;
add.s64 %rd7, %rd1, %rd18;

BB74_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB74_6;

BB74_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB74_5;

BB74_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd19, %r75, 4;
add.s64 %rd20, %rd4, %rd19;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd6, %rd21;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd20], %f18;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB74_4;

BB74_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<19>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot75;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r79, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB75_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB75_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd33, %r71, 4;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB75_10;

BB75_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd39+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd39+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB75_9;

BB75_10:
mul.wide.u32 %rd34, %r25, 4;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.f32 %f3, [%rd35];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd37];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd16], %f18;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB75_6;

BB75_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot76[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<19>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot76;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r4, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB76_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r4;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB76_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB76_6;

BB76_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd25+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd25+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd25, %rd25, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB76_5;

BB76_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r33, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r34, %r9, %r1;
mul.wide.u32 %rd21, %r34, 4;
add.s64 %rd22, %rd4, %rd21;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd23, %r35, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd20], %f18;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p8, %r43, %r21;
@%p8 bra BB76_4;

BB76_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot77[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot77;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB77_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB77_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB77_6;

BB77_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB77_5;

BB77_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r51, %r11, %r1;
mul.wide.u32 %rd21, %r51, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd20], %f18;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB77_4;

BB77_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot78[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot78;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r55, 0;
@%p1 bra BB78_4;

BB78_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB78_3;

BB78_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB78_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB78_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB78_8;

BB78_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB78_7;

BB78_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB78_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB78_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB78_10;

BB78_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd32, %r49, 4;
add.s64 %rd33, %rd8, %rd32;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd36];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd13], %f18;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB78_6;

BB78_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot79[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot79;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB79_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB79_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB79_6;

BB79_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB79_5;

BB79_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 4;
add.s64 %rd22, %rd5, %rd21;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd20], %f18;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB79_4;

BB79_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<19>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot80;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB80_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r63, 4;
add.s64 %rd7, %rd1, %rd18;

BB80_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB80_6;

BB80_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB80_5;

BB80_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd19, %r69, 4;
add.s64 %rd20, %rd6, %rd19;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f3, [%rd22];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd20], %f18;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB80_4;

BB80_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot81[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<19>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot81;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r79, 0;
@%p1 bra BB81_4;

BB81_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB81_3;

BB81_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB81_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd12, %rd3, %rd31;

BB81_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB81_8;

BB81_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB81_7;

BB81_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB81_10;

BB81_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB81_9;

BB81_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd34, %r74, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd10, %rd36;
ld.global.f32 %f3, [%rd35];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd37];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd33], %f18;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB81_6;

BB81_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot82[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<19>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot82;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r54, 0;
@%p1 bra BB82_4;

BB82_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB82_3;

BB82_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB82_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB82_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB82_8;

BB82_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB82_7;

BB82_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 4;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB82_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB82_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB82_10;

BB82_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r49, 4;
add.s64 %rd34, %rd32, %rd33;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd35, %r50, 4;
add.s64 %rd36, %rd8, %rd35;
ld.f32 %f3, [%rd34];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.global.f32 %f17, [%rd36];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd13], %f18;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p12, %r67, %r29;
@%p12 bra BB82_6;

BB82_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot83[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<19>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot83;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r79, 0;
@%p1 bra BB83_4;

BB83_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB83_3;

BB83_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB83_11;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r56, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd12, %rd3, %rd31;

BB83_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB83_8;

BB83_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB83_7;

BB83_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB83_10;

BB83_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB83_9;

BB83_10:
mul.wide.u32 %rd32, %r24, 4;
add.s64 %rd33, %rd9, %rd32;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd34, %r68, 4;
add.s64 %rd35, %rd10, %rd34;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd8, %rd36;
ld.f32 %f3, [%rd35];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.global.f32 %f17, [%rd37];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd33], %f18;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB83_6;

BB83_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot84[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<19>;
.reg .b32 %r<103>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot84;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r71, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r72, 0;
@%p1 bra BB84_6;

BB84_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB84_5;

BB84_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB84_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r49, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd17, %rd5, %rd45;

BB84_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd51, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB84_10;

BB84_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd51+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd51+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB84_9;

BB84_10:
mov.u32 %r22, %r101;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB84_12;

BB84_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd52+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd52+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB84_11;

BB84_12:
mul.wide.u32 %rd46, %r23, 4;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB84_14;

BB84_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd53+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd53+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB84_13;

BB84_14:
mul.wide.u32 %rd47, %r32, 4;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd49, %r67, 4;
add.s64 %rd50, %rd14, %rd49;
ld.f32 %f3, [%rd48];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p14, %f3, 0f42D20000;
setp.lt.f32	%p15, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p14;
selp.f32	%f16, 0f00000000, %f15, %p15;
ld.f32 %f17, [%rd50];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd24], %f18;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB84_8;

BB84_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .f32 %f<19>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB85_3;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd2;

BB85_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd4, %rd23;
mul.lo.s64 %rd25, %rd31, %rd1;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd6, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
ld.global.f32 %f3, [%rd27];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd30];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd24], %f18;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p4, %rd31, %rd18;
@%p4 bra BB85_2;

BB85_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot86[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<19>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot86;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r40, 0;
@%p1 bra BB86_4;

BB86_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB86_3;

BB86_4:
mov.u32 %r41, 0;
@%p1 bra BB86_6;

BB86_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB86_5;

BB86_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB86_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB86_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB86_13;

BB86_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB86_11;
bra.uni BB86_10;

BB86_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB86_12;

BB86_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB86_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB86_9;

BB86_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd39, %rd101, %rd37;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB86_18;

BB86_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd102, %rd143, %rd43;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p12, %rd103, 0;
@%p12 bra BB86_16;
bra.uni BB86_15;

BB86_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB86_17;

BB86_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB86_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd104, [%rd123+200];
mul.lo.s64 %rd105, %rd104, %rd124;
add.s64 %rd157, %rd105, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB86_14;

BB86_18:
shl.b64 %rd108, %rd39, 2;
add.s64 %rd54, %rd14, %rd108;
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd109, %rd15, %rd142;
add.s64 %rd56, %rd109, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB86_23;

BB86_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd125];
or.b64 %rd110, %rd140, %rd60;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB86_21;
bra.uni BB86_20;

BB86_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB86_22;

BB86_20:
div.u64 %rd141, %rd140, %rd60;
rem.u64 %rd126, %rd140, %rd60;

BB86_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd112, [%rd125+200];
mul.lo.s64 %rd113, %rd112, %rd126;
add.s64 %rd155, %rd113, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB86_19;

BB86_23:
shl.b64 %rd114, %rd56, 2;
add.s64 %rd115, %rd16, %rd114;
mul.lo.s64 %rd116, %rd17, %rd139;
add.s64 %rd117, %rd116, %rd154;
shl.b64 %rd118, %rd117, 2;
add.s64 %rd119, %rd18, %rd118;
ld.f32 %f3, [%rd115];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p17, %f3, 0f42D20000;
setp.lt.f32	%p18, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p17;
selp.f32	%f16, 0f00000000, %f15, %p18;
ld.f32 %f17, [%rd119];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd54], %f18;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p19, %rd148, %rd72;
@%p19 bra BB86_8;

BB86_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<26>;
.reg .b32 %r<20>;
.reg .b64 %rd<25>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r2, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r2, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB87_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r2;

BB87_2:
mul.lo.s32 %r16, %r19, %r9;
cvt.u64.u32	%rd11, %r16;
mul.wide.u32 %rd12, %r16, 4;
add.s64 %rd13, %rd2, %rd12;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd14, %r17, 4;
add.s64 %rd15, %rd3, %rd14;
mul.lo.s32 %r18, %r19, %r1;
cvt.u64.u32	%rd16, %r18;
mul.wide.u32 %rd17, %r18, 4;
add.s64 %rd18, %rd4, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p4, %r19, %r12;
@%p4 bra BB87_2;

BB87_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB88_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB88_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
cvt.u64.u32	%rd11, %r43;
mul.wide.u32 %rd12, %r43, 4;
add.s64 %rd13, %rd2, %rd12;
mul.lo.s32 %r44, %r48, %r12;
mul.wide.u32 %rd14, %r44, 4;
add.s64 %rd15, %rd3, %rd14;
mad.lo.s32 %r45, %r22, %r39, %r42;
cvt.u64.u32	%rd16, %r45;
mul.wide.u32 %rd17, %r45, 4;
add.s64 %rd18, %rd4, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB88_2;

BB88_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot89[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot89;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB89_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB89_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB89_6;

BB89_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB89_5;

BB89_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
cvt.u64.u32	%rd22, %r31;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r31, 4;
add.s64 %rd25, %rd23, %rd24;
add.s64 %rd26, %rd22, %rd14;
shl.b64 %rd27, %rd26, 2;
add.s64 %rd28, %rd23, %rd27;
ld.f32 %f3, [%rd28];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd29, %r32, 4;
add.s64 %rd30, %rd6, %rd29;
ld.global.f32 %f17, [%rd30];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd31, %r33;
mul.wide.u32 %rd32, %r33, 4;
add.s64 %rd33, %rd5, %rd32;
st.global.f32 [%rd33], %f18;
add.s64 %rd34, %rd31, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd30];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd25];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB89_4;

BB89_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB90_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd7;

BB90_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mul.lo.s32 %r43, %r48, %r11;
cvt.u64.u32	%rd11, %r43;
mul.wide.u32 %rd12, %r43, 4;
add.s64 %rd13, %rd2, %rd12;
mad.lo.s32 %r44, %r22, %r39, %r42;
mul.wide.u32 %rd14, %r44, 4;
add.s64 %rd15, %rd4, %rd14;
mul.lo.s32 %r45, %r48, %r1;
cvt.u64.u32	%rd16, %r45;
mul.wide.u32 %rd17, %r45, 4;
add.s64 %rd18, %rd3, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd3, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB90_2;

BB90_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB91_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB91_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mul.lo.s32 %r62, %r73, %r15;
cvt.u64.u32	%rd11, %r62;
mul.wide.u32 %rd12, %r62, 4;
add.s64 %rd13, %rd2, %rd12;
mad.lo.s32 %r63, %r33, %r58, %r61;
mul.wide.u32 %rd14, %r63, 4;
add.s64 %rd15, %rd3, %rd14;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
cvt.u64.u32	%rd16, %r70;
mul.wide.u32 %rd17, %r70, 4;
add.s64 %rd18, %rd4, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB91_2;

BB91_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot92[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot92;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB92_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd21, %r44, 4;
add.s64 %rd8, %rd1, %rd21;

BB92_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB92_6;

BB92_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd37+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd37+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd37, %rd37, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB92_5;

BB92_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd22, %r55, 4;
add.s64 %rd23, %rd6, %rd22;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
cvt.u64.u32	%rd24, %r57;
ld.local.u64 %rd25, [%rd1];
mul.wide.u32 %rd26, %r57, 4;
add.s64 %rd27, %rd25, %rd26;
add.s64 %rd28, %rd24, %rd14;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd25, %rd29;
ld.f32 %f3, [%rd30];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd23];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r58, %r11, %r22;
cvt.u64.u32	%rd31, %r58;
mul.wide.u32 %rd32, %r58, 4;
add.s64 %rd33, %rd5, %rd32;
st.global.f32 [%rd33], %f18;
add.s64 %rd34, %rd31, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd23];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd27];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB92_4;

BB92_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot93;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB93_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB93_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB93_5;

BB93_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
mul.wide.u32 %rd23, %r31, 4;
add.s64 %rd24, %rd22, %rd23;
mul.lo.s32 %r32, %r7, %r1;
cvt.u64.u32	%rd25, %r32;
mul.wide.u32 %rd26, %r32, 4;
add.s64 %rd27, %rd6, %rd26;
add.s64 %rd28, %rd25, %rd14;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd6, %rd29;
ld.global.f32 %f3, [%rd30];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r33, %r7, %r17;
cvt.u64.u32	%rd31, %r33;
mul.wide.u32 %rd32, %r33, 4;
add.s64 %rd33, %rd5, %rd32;
st.global.f32 [%rd33], %f18;
add.s64 %rd34, %rd31, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd24];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd27];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB93_4;

BB93_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot94[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot94;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB94_2;

BB94_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB94_1;

BB94_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB94_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB94_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB94_6;

BB94_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB94_5;

BB94_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd22, [%rd1];
mul.wide.u32 %rd23, %r50, 4;
add.s64 %rd24, %rd22, %rd23;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd25, %r57;
mul.wide.u32 %rd26, %r57, 4;
add.s64 %rd27, %rd6, %rd26;
add.s64 %rd28, %rd25, %rd14;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd6, %rd29;
ld.global.f32 %f3, [%rd30];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd24];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r58, %r11, %r21;
cvt.u64.u32	%rd31, %r58;
mul.wide.u32 %rd32, %r58, 4;
add.s64 %rd33, %rd5, %rd32;
st.global.f32 [%rd33], %f18;
add.s64 %rd34, %rd31, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd24];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd27];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB94_4;

BB94_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot95[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot95;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB95_2;

BB95_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB95_1;

BB95_2:
mov.u32 %r55, 0;
@%p1 bra BB95_4;

BB95_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB95_3;

BB95_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB95_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd32, %r35, 4;
add.s64 %rd11, %rd2, %rd32;

BB95_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB95_8;

BB95_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd49+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd49+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB95_7;

BB95_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd33, [%rd2];
mul.wide.u32 %rd34, %r43, 4;
add.s64 %rd15, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB95_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd50, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB95_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB95_10;

BB95_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
cvt.u64.u32	%rd36, %r50;
ld.local.u64 %rd37, [%rd3];
mul.wide.u32 %rd38, %r50, 4;
add.s64 %rd39, %rd37, %rd38;
add.s64 %rd40, %rd36, %rd20;
shl.b64 %rd41, %rd40, 2;
add.s64 %rd42, %rd37, %rd41;
ld.f32 %f3, [%rd42];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd15];
mul.f32 %f18, %f17, %f16;
mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd43, %r51;
mul.wide.u32 %rd44, %r51, 4;
add.s64 %rd45, %rd9, %rd44;
st.global.f32 [%rd45], %f18;
add.s64 %rd46, %rd43, %rd21;
shl.b64 %rd47, %rd46, 2;
add.s64 %rd48, %rd9, %rd47;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd15];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd39];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd48], %f25;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB95_6;

BB95_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<49>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB96_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd4, %rd6;

BB96_2:
mul.hi.u32 %r37, %r48, %r24;
add.s32 %r38, %r37, %r48;
shr.u32 %r39, %r38, %r25;
mul.lo.s32 %r40, %r39, %r27;
sub.s32 %r41, %r48, %r40;
mul.lo.s32 %r42, %r41, %r23;
mad.lo.s32 %r43, %r22, %r39, %r42;
cvt.u64.u32	%rd11, %r43;
mul.wide.u32 %rd12, %r43, 4;
add.s64 %rd13, %rd4, %rd12;
mul.lo.s32 %r44, %r48, %r19;
mul.wide.u32 %rd14, %r44, 4;
add.s64 %rd15, %rd2, %rd14;
mul.lo.s32 %r45, %r48, %r1;
cvt.u64.u32	%rd16, %r45;
mul.wide.u32 %rd17, %r45, 4;
add.s64 %rd18, %rd3, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd3, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd4, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p4, %r48, %r21;
@%p4 bra BB96_2;

BB96_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB97_3;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd8;

BB97_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
cvt.u64.u32	%rd11, %r62;
mul.wide.u32 %rd12, %r62, 4;
add.s64 %rd13, %rd3, %rd12;
mul.lo.s32 %r63, %r73, %r23;
mul.wide.u32 %rd14, %r63, 4;
add.s64 %rd15, %rd2, %rd14;
mul.hi.u32 %r64, %r73, %r43;
add.s32 %r65, %r64, %r73;
shr.u32 %r66, %r65, %r44;
mul.lo.s32 %r67, %r66, %r46;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r42;
mad.lo.s32 %r70, %r41, %r66, %r69;
cvt.u64.u32	%rd16, %r70;
mul.wide.u32 %rd17, %r70, 4;
add.s64 %rd18, %rd4, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd3, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB97_2;

BB97_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<71>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot98;
cvta.local.u64 %SP, %rd37;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd16, %r62, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r69, %r42, %r43, %r44;
setp.ge.u32	%p3, %r69, %r32;
@%p3 bra BB98_8;

cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;

BB98_4:
mov.u32 %r64, %r69;
mov.u32 %r10, %r64;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r63, %r12, -1;
mov.u32 %r70, 0;
setp.lt.s32	%p4, %r63, 1;
mov.u32 %r67, %r10;
@%p4 bra BB98_7;

mul.wide.s32 %rd20, %r12, 4;
add.s64 %rd36, %rd1, %rd20;
mov.u32 %r70, 0;
mov.u32 %r68, %r10;

BB98_6:
ld.local.u32 %r48, [%rd36+4];
rem.u32 %r49, %r68, %r48;
ld.local.u32 %r50, [%rd36+104];
mad.lo.s32 %r70, %r50, %r49, %r70;
div.u32 %r68, %r68, %r48;
add.s64 %rd36, %rd36, -4;
add.s32 %r63, %r63, -1;
setp.gt.s32	%p5, %r63, 0;
mov.u32 %r66, %r68;
mov.u32 %r67, %r66;
@%p5 bra BB98_6;

BB98_7:
mov.u32 %r20, %r67;
add.s32 %r51, %r11, %r10;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r10, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
cvt.u64.u32	%rd21, %r56;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd23, %rd5, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r20, %r70;
cvt.u64.u32	%rd24, %r58;
ld.local.u64 %rd25, [%rd1];
mul.wide.u32 %rd26, %r58, 4;
add.s64 %rd27, %rd25, %rd26;
add.s64 %rd28, %rd24, %rd13;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd25, %rd29;
ld.f32 %f3, [%rd30];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
mul.lo.s32 %r59, %r10, %r31;
mul.wide.u32 %rd31, %r59, 4;
add.s64 %rd32, %rd6, %rd31;
ld.global.f32 %f17, [%rd32];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd23], %f18;
add.s64 %rd33, %rd21, %rd14;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd35, %rd5, %rd34;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd32];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd27];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd35], %f25;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r42, %r10;
setp.lt.u32	%p8, %r69, %r32;
@%p8 bra BB98_4;

BB98_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<74>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r73, %r49, %r50, %r51;
setp.ge.u32	%p1, %r73, %r32;
@%p1 bra BB99_3;

cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB99_2:
mul.hi.u32 %r56, %r73, %r35;
add.s32 %r57, %r56, %r73;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r73, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
cvt.u64.u32	%rd11, %r62;
mul.wide.u32 %rd12, %r62, 4;
add.s64 %rd13, %rd3, %rd12;
mul.hi.u32 %r63, %r73, %r43;
add.s32 %r64, %r63, %r73;
shr.u32 %r65, %r64, %r44;
mul.lo.s32 %r66, %r65, %r46;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r42;
mad.lo.s32 %r69, %r41, %r65, %r68;
mul.wide.u32 %rd14, %r69, 4;
add.s64 %rd15, %rd4, %rd14;
mul.lo.s32 %r70, %r73, %r1;
cvt.u64.u32	%rd16, %r70;
mul.wide.u32 %rd17, %r70, 4;
add.s64 %rd18, %rd2, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd3, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r49, %r73;
setp.lt.u32	%p4, %r73, %r32;
@%p4 bra BB99_2;

BB99_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .f32 %f<26>;
.reg .b32 %r<99>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r98, %r68, %r69, %r70;
setp.ge.u32	%p1, %r98, %r43;
@%p1 bra BB100_3;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;

BB100_2:
mul.hi.u32 %r75, %r98, %r46;
add.s32 %r76, %r75, %r98;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r98, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
cvt.u64.u32	%rd11, %r81;
mul.wide.u32 %rd12, %r81, 4;
add.s64 %rd13, %rd2, %rd12;
mul.hi.u32 %r82, %r98, %r54;
add.s32 %r83, %r82, %r98;
shr.u32 %r84, %r83, %r55;
mul.lo.s32 %r85, %r84, %r57;
sub.s32 %r86, %r98, %r85;
mul.lo.s32 %r87, %r86, %r53;
mad.lo.s32 %r88, %r52, %r84, %r87;
mul.wide.u32 %rd14, %r88, 4;
add.s64 %rd15, %rd3, %rd14;
mul.hi.u32 %r89, %r98, %r62;
add.s32 %r90, %r89, %r98;
shr.u32 %r91, %r90, %r63;
mul.lo.s32 %r92, %r91, %r65;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r61;
mad.lo.s32 %r95, %r60, %r91, %r94;
cvt.u64.u32	%rd16, %r95;
mul.wide.u32 %rd17, %r95, 4;
add.s64 %rd18, %rd4, %rd17;
add.s64 %rd19, %rd16, %rd1;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f3, [%rd21];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd15];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd13], %f18;
add.s64 %rd22, %rd11, %rd10;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd15];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd18];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd24], %f25;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r68, %r98;
setp.lt.u32	%p4, %r98, %r43;
@%p4 bra BB100_2;

BB100_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot101[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<26>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot101;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB101_2;

BB101_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB101_1;

BB101_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB101_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r65, 4;
add.s64 %rd9, %rd1, %rd22;

BB101_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB101_6;

BB101_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd37+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd37+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd37, %rd37, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB101_5;

BB101_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
cvt.u64.u32	%rd23, %r76;
mul.wide.u32 %rd24, %r76, 4;
add.s64 %rd25, %rd5, %rd24;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd26, %r82, 4;
add.s64 %rd27, %rd6, %rd26;
mad.lo.s32 %r83, %r15, %r91, %r95;
cvt.u64.u32	%rd28, %r83;
mul.wide.u32 %rd29, %r83, 4;
add.s64 %rd30, %rd8, %rd29;
add.s64 %rd31, %rd28, %rd15;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd8, %rd32;
ld.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd25], %f18;
add.s64 %rd34, %rd23, %rd16;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p8, %r93, %r44;
@%p8 bra BB101_4;

BB101_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<71>;
.reg .b64 %rd<38>;


mov.u64 %rd37, __local_depot102;
cvta.local.u64 %SP, %rd37;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd16, %r62, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r69, %r42, %r43, %r44;
setp.ge.u32	%p3, %r69, %r32;
@%p3 bra BB102_8;

cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;

BB102_4:
mov.u32 %r64, %r69;
mov.u32 %r10, %r64;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r63, %r12, -1;
mov.u32 %r70, 0;
setp.lt.s32	%p4, %r63, 1;
mov.u32 %r67, %r10;
@%p4 bra BB102_7;

mul.wide.s32 %rd20, %r12, 4;
add.s64 %rd36, %rd1, %rd20;
mov.u32 %r70, 0;
mov.u32 %r68, %r10;

BB102_6:
ld.local.u32 %r48, [%rd36+4];
rem.u32 %r49, %r68, %r48;
ld.local.u32 %r50, [%rd36+104];
mad.lo.s32 %r70, %r50, %r49, %r70;
div.u32 %r68, %r68, %r48;
add.s64 %rd36, %rd36, -4;
add.s32 %r63, %r63, -1;
setp.gt.s32	%p5, %r63, 0;
mov.u32 %r66, %r68;
mov.u32 %r67, %r66;
@%p5 bra BB102_6;

BB102_7:
mov.u32 %r20, %r67;
add.s32 %r51, %r11, %r10;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r10, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
cvt.u64.u32	%rd21, %r56;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd23, %rd5, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r20, %r70;
ld.local.u64 %rd24, [%rd1];
mul.wide.u32 %rd25, %r58, 4;
add.s64 %rd26, %rd24, %rd25;
mul.lo.s32 %r59, %r10, %r1;
cvt.u64.u32	%rd27, %r59;
mul.wide.u32 %rd28, %r59, 4;
add.s64 %rd29, %rd6, %rd28;
add.s64 %rd30, %rd27, %rd13;
shl.b64 %rd31, %rd30, 2;
add.s64 %rd32, %rd6, %rd31;
ld.global.f32 %f3, [%rd32];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd26];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd23], %f18;
add.s64 %rd33, %rd21, %rd14;
shl.b64 %rd34, %rd33, 2;
add.s64 %rd35, %rd5, %rd34;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd26];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd29];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd35], %f25;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r42, %r10;
setp.lt.u32	%p8, %r69, %r32;
@%p8 bra BB102_4;

BB102_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot103[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<26>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot103;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB103_2;

BB103_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB103_1;

BB103_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB103_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r64, 4;
add.s64 %rd9, %rd1, %rd22;

BB103_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB103_6;

BB103_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd37+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd37+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd37, %rd37, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB103_5;

BB103_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
cvt.u64.u32	%rd23, %r75;
mul.wide.u32 %rd24, %r75, 4;
add.s64 %rd25, %rd5, %rd24;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd26, %r76, 4;
add.s64 %rd27, %rd8, %rd26;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
cvt.u64.u32	%rd28, %r83;
mul.wide.u32 %rd29, %r83, 4;
add.s64 %rd30, %rd6, %rd29;
add.s64 %rd31, %rd28, %rd15;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd6, %rd32;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd25], %f18;
add.s64 %rd34, %rd23, %rd16;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd5, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd36], %f25;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB103_4;

BB103_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot104[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<26>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot104;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB104_2;

BB104_1:
mul.wide.s32 %rd26, %r78, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB104_1;

BB104_2:
mov.u32 %r79, 0;
@%p1 bra BB104_4;

BB104_3:
mul.wide.s32 %rd30, %r79, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB104_3;

BB104_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB104_11;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd34, %r56, 4;
add.s64 %rd13, %rd2, %rd34;
mul.wide.s32 %rd35, %r57, 4;
add.s64 %rd14, %rd3, %rd35;

BB104_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mul.hi.u32 %r16, %r15, %r46;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB104_8;

BB104_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r60, [%rd50+4];
rem.u32 %r61, %r18, %r60;
ld.local.u32 %r62, [%rd50+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r21, %r18, %r60;
add.s64 %rd50, %rd50, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB104_7;

BB104_8:
mov.u32 %r24, %r98;
mov.u64 %rd51, %rd14;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB104_10;

BB104_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd51+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd51+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd51, %rd51, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB104_9;

BB104_10:
add.s32 %r68, %r16, %r15;
shr.u32 %r69, %r68, %r47;
mul.lo.s32 %r70, %r69, %r49;
sub.s32 %r71, %r15, %r70;
mul.lo.s32 %r72, %r71, %r45;
mad.lo.s32 %r73, %r44, %r69, %r72;
cvt.u64.u32	%rd36, %r73;
mul.wide.u32 %rd37, %r73, 4;
add.s64 %rd38, %rd9, %rd37;
mad.lo.s32 %r74, %r12, %r90, %r24;
mul.wide.u32 %rd39, %r74, 4;
add.s64 %rd40, %rd11, %rd39;
mad.lo.s32 %r75, %r14, %r88, %r96;
cvt.u64.u32	%rd41, %r75;
mul.wide.u32 %rd42, %r75, 4;
add.s64 %rd43, %rd12, %rd42;
add.s64 %rd44, %rd41, %rd22;
shl.b64 %rd45, %rd44, 2;
add.s64 %rd46, %rd12, %rd45;
ld.f32 %f3, [%rd46];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd40];
mul.f32 %f18, %f17, %f16;
st.global.f32 [%rd38], %f18;
add.s64 %rd47, %rd36, %rd23;
shl.b64 %rd48, %rd47, 2;
add.s64 %rd49, %rd9, %rd48;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd40];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd43];
mul.f32 %f25, %f24, %f23;
st.global.f32 [%rd49], %f25;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB104_6;

BB104_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<26>;
.reg .b32 %r<47>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot105;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd17, %r36, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB105_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd21, %r24, 4;
add.s64 %rd8, %rd1, %rd21;

BB105_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd37, %rd8;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd37+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd37+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd37, %rd37, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB105_5;

BB105_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
cvt.u64.u32	%rd22, %r31;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r31, 4;
add.s64 %rd25, %rd23, %rd24;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd26, %r32, 4;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s32 %r33, %r7, %r1;
cvt.u64.u32	%rd28, %r33;
mul.wide.u32 %rd29, %r33, 4;
add.s64 %rd30, %rd6, %rd29;
add.s64 %rd31, %rd28, %rd14;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd6, %rd32;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd25], %f18;
add.s64 %rd34, %rd22, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd23, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd36], %f25;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB105_4;

BB105_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot106;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB106_7;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB106_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB106_5;

BB106_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
cvt.u64.u32	%rd22, %r50;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r50, 4;
add.s64 %rd25, %rd23, %rd24;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd26, %r51, 4;
add.s64 %rd27, %rd5, %rd26;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
cvt.u64.u32	%rd28, %r58;
mul.wide.u32 %rd29, %r58, 4;
add.s64 %rd30, %rd6, %rd29;
add.s64 %rd31, %rd28, %rd14;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd6, %rd32;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd25], %f18;
add.s64 %rd34, %rd22, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd23, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd36], %f25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB106_4;

BB106_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot107[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot107;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r55, 0;
@%p1 bra BB107_4;

BB107_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB107_3;

BB107_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB107_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd11, %rd2, %rd32;

BB107_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB107_8;

BB107_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd49+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd49+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB107_7;

BB107_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd15, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB107_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd50, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB107_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB107_10;

BB107_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
cvt.u64.u32	%rd34, %r50;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd37, %rd35, %rd36;
add.s64 %rd38, %rd34, %rd20;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd35, %rd39;
ld.f32 %f3, [%rd40];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd41, %r51, 4;
add.s64 %rd42, %rd9, %rd41;
ld.global.f32 %f17, [%rd42];
mul.f32 %f18, %f17, %f16;
cvt.u64.u32	%rd43, %r17;
mul.wide.u32 %rd44, %r17, 4;
add.s64 %rd45, %rd15, %rd44;
st.f32 [%rd45], %f18;
add.s64 %rd46, %rd43, %rd21;
shl.b64 %rd47, %rd46, 2;
add.s64 %rd48, %rd15, %rd47;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd37];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd48], %f25;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB107_6;

BB107_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot108[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot108;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd1, %rd16;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd17, %r61, 8;
add.s64 %rd18, %rd2, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd1, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB108_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd21, %r43, 4;
add.s64 %rd8, %rd1, %rd21;

BB108_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd37, %rd8;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB108_6;

BB108_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd37+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd37+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd37, %rd37, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB108_5;

BB108_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
cvt.u64.u32	%rd22, %r50;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r50, 4;
add.s64 %rd25, %rd23, %rd24;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd26, %r57, 4;
add.s64 %rd27, %rd6, %rd26;
mul.lo.s32 %r58, %r11, %r1;
cvt.u64.u32	%rd28, %r58;
mul.wide.u32 %rd29, %r58, 4;
add.s64 %rd30, %rd5, %rd29;
add.s64 %rd31, %rd28, %rd14;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd5, %rd32;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd25], %f18;
add.s64 %rd34, %rd22, %rd15;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd23, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd36], %f25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB108_4;

BB108_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<26>;
.reg .b32 %r<97>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot109;
cvta.local.u64 %SP, %rd38;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd18, %r86, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB109_7;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd8, [%rd1];
mul.wide.s32 %rd22, %r63, 4;
add.s64 %rd9, %rd1, %rd22;

BB109_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd37, %rd9;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd37+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd37+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd37, %rd37, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB109_5;

BB109_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
cvt.u64.u32	%rd23, %r69;
mul.wide.u32 %rd24, %r69, 4;
add.s64 %rd25, %rd8, %rd24;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd26, %r76, 4;
add.s64 %rd27, %rd5, %rd26;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
cvt.u64.u32	%rd28, %r83;
mul.wide.u32 %rd29, %r83, 4;
add.s64 %rd30, %rd6, %rd29;
add.s64 %rd31, %rd28, %rd15;
shl.b64 %rd32, %rd31, 2;
add.s64 %rd33, %rd6, %rd32;
ld.global.f32 %f3, [%rd33];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p6, %f3, 0f42D20000;
setp.lt.f32	%p7, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p6;
selp.f32	%f16, 0f00000000, %f15, %p7;
ld.global.f32 %f17, [%rd27];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd25], %f18;
add.s64 %rd34, %rd23, %rd16;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd8, %rd35;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd27];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd30];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd36], %f25;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB109_4;

BB109_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot110[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<26>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot110;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd26, %r78, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r79, 0;
@%p1 bra BB110_4;

BB110_3:
mul.wide.s32 %rd30, %r79, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB110_3;

BB110_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB110_11;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd13, %rd2, %rd34;
mul.wide.s32 %rd35, %r58, 4;
add.s64 %rd14, %rd3, %rd35;

BB110_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB110_8;

BB110_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd50+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd50+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd50, %rd50, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB110_7;

BB110_8:
mov.u32 %r23, %r98;
mov.u64 %rd51, %rd14;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB110_10;

BB110_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd51+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd51+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd51, %rd51, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB110_9;

BB110_10:
cvt.u64.u32	%rd36, %r24;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd37, %r74, 4;
add.s64 %rd38, %rd9, %rd37;
mad.lo.s32 %r75, %r14, %r88, %r96;
cvt.u64.u32	%rd39, %r75;
mul.wide.u32 %rd40, %r75, 4;
add.s64 %rd41, %rd12, %rd40;
add.s64 %rd42, %rd39, %rd22;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd44, %rd12, %rd43;
ld.f32 %f3, [%rd44];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.global.f32 %f17, [%rd38];
mul.f32 %f18, %f17, %f16;
mul.wide.u32 %rd45, %r24, 4;
add.s64 %rd46, %rd11, %rd45;
st.f32 [%rd46], %f18;
add.s64 %rd47, %rd36, %rd23;
shl.b64 %rd48, %rd47, 2;
add.s64 %rd49, %rd11, %rd48;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd38];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd41];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd49], %f25;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p12, %r92, %r43;
@%p12 bra BB110_6;

BB110_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<9>;
.reg .f32 %f<26>;
.reg .b32 %r<76>;
.reg .b64 %rd<52>;


mov.u64 %rd51, __local_depot111;
cvta.local.u64 %SP, %rd51;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r55, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd28, %r55, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB111_12;

cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd32, %r36, 4;
add.s64 %rd11, %rd2, %rd32;

BB111_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd49, %rd11;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd49+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd49+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd49, %rd49, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd15, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB111_11;

mul.wide.s32 %rd33, %r18, 4;
add.s64 %rd50, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB111_10:
ld.local.u32 %r46, [%rd50+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd50+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd50, %rd50, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB111_10;

BB111_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r50, 4;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r51, %r8, %r1;
cvt.u64.u32	%rd37, %r51;
mul.wide.u32 %rd38, %r51, 4;
add.s64 %rd39, %rd9, %rd38;
add.s64 %rd40, %rd37, %rd20;
shl.b64 %rd41, %rd40, 2;
add.s64 %rd42, %rd9, %rd41;
ld.global.f32 %f3, [%rd42];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd36];
mul.f32 %f18, %f17, %f16;
cvt.u64.u32	%rd43, %r17;
mul.wide.u32 %rd44, %r17, 4;
add.s64 %rd45, %rd15, %rd44;
st.f32 [%rd45], %f18;
add.s64 %rd46, %rd43, %rd21;
shl.b64 %rd47, %rd46, 2;
add.s64 %rd48, %rd15, %rd47;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd36];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd39];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd48], %f25;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p12, %r68, %r30;
@%p12 bra BB111_6;

BB111_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot112[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<26>;
.reg .b32 %r<100>;
.reg .b64 %rd<53>;


mov.u64 %rd52, __local_depot112;
cvta.local.u64 %SP, %rd52;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd26, %r78, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r79, 0;
@%p1 bra BB112_4;

BB112_3:
mul.wide.s32 %rd30, %r79, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB112_3;

BB112_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB112_11;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd11, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd34, %r56, 4;
add.s64 %rd13, %rd2, %rd34;
mul.wide.s32 %rd35, %r57, 4;
add.s64 %rd14, %rd3, %rd35;

BB112_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd50, %rd13;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB112_8;

BB112_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd50+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd50+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd50, %rd50, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB112_7;

BB112_8:
mov.u32 %r23, %r98;
mov.u64 %rd51, %rd14;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB112_10;

BB112_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd51+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd51+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd51, %rd51, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB112_9;

BB112_10:
cvt.u64.u32	%rd36, %r24;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd37, %r68, 4;
add.s64 %rd38, %rd12, %rd37;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
cvt.u64.u32	%rd39, %r75;
mul.wide.u32 %rd40, %r75, 4;
add.s64 %rd41, %rd9, %rd40;
add.s64 %rd42, %rd39, %rd22;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd44, %rd9, %rd43;
ld.global.f32 %f3, [%rd44];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p10, %f3, 0f42D20000;
setp.lt.f32	%p11, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p10;
selp.f32	%f16, 0f00000000, %f15, %p11;
ld.f32 %f17, [%rd38];
mul.f32 %f18, %f17, %f16;
mul.wide.u32 %rd45, %r24, 4;
add.s64 %rd46, %rd11, %rd45;
st.f32 [%rd46], %f18;
add.s64 %rd47, %rd36, %rd23;
shl.b64 %rd48, %rd47, 2;
add.s64 %rd49, %rd11, %rd48;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd38];
mul.f32 %f23, %f22, %f21;
ld.global.f32 %f24, [%rd41];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd49], %f25;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB112_6;

BB112_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot113[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .f32 %f<26>;
.reg .b32 %r<103>;
.reg .b64 %rd<67>;


mov.u64 %rd66, __local_depot113;
cvta.local.u64 %SP, %rd66;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd30, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd32, %SP, 216;
cvta.to.local.u64 %rd3, %rd32;
add.u64 %rd33, %SP, 432;
cvta.to.local.u64 %rd4, %rd33;
add.u64 %rd34, %SP, 0;
cvta.to.local.u64 %rd5, %rd34;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd35, %r70, 8;
add.s64 %rd36, %rd6, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd3, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r71, 0;
@%p1 bra BB113_4;

BB113_3:
mul.wide.s32 %rd39, %r71, 8;
add.s64 %rd40, %rd1, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd4, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB113_3;

BB113_4:
mov.u32 %r72, 0;
@%p1 bra BB113_6;

BB113_5:
mul.wide.s32 %rd43, %r72, 8;
add.s64 %rd44, %rd2, %rd43;
ld.param.u64 %rd45, [%rd44];
add.s64 %rd46, %rd5, %rd43;
st.local.u64 [%rd46], %rd45;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB113_5;

BB113_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB113_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd15, [%rd4];
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd16, [%rd5];
mul.wide.s32 %rd47, %r49, 4;
add.s64 %rd17, %rd3, %rd47;
mul.wide.s32 %rd48, %r50, 4;
add.s64 %rd18, %rd4, %rd48;
mul.wide.s32 %rd49, %r51, 4;
add.s64 %rd19, %rd5, %rd49;

BB113_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd63, %rd17;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB113_10;

BB113_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd63+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd63+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd63, %rd63, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB113_9;

BB113_10:
mov.u32 %r22, %r101;
mov.u64 %rd64, %rd18;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB113_12;

BB113_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd64+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd64+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd64, %rd64, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB113_11;

BB113_12:
cvt.u64.u32	%rd26, %r23;
mov.u64 %rd65, %rd19;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB113_14;

BB113_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd65+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd65+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd65, %rd65, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB113_13;

BB113_14:
mul.wide.u32 %rd50, %r32, 4;
add.s64 %rd51, %rd15, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
cvt.u64.u32	%rd52, %r67;
mul.wide.u32 %rd53, %r67, 4;
add.s64 %rd54, %rd16, %rd53;
add.s64 %rd55, %rd52, %rd30;
shl.b64 %rd56, %rd55, 2;
add.s64 %rd57, %rd16, %rd56;
ld.f32 %f3, [%rd57];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p14, %f3, 0f42D20000;
setp.lt.f32	%p15, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p14;
selp.f32	%f16, 0f00000000, %f15, %p15;
ld.f32 %f17, [%rd51];
mul.f32 %f18, %f17, %f16;
shl.b64 %rd58, %rd26, 2;
add.s64 %rd59, %rd14, %rd58;
st.f32 [%rd59], %f18;
add.s64 %rd60, %rd26, %rd31;
shl.b64 %rd61, %rd60, 2;
add.s64 %rd62, %rd14, %rd61;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd51];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd54];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd62], %f25;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p16, %r91, %r42;
@%p16 bra BB113_8;

BB113_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<5>;
.reg .f32 %f<26>;
.reg .b32 %r<5>;
.reg .b64 %rd<42>;


ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd3, %r2;
mul.wide.u32 %rd23, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd24, %r3;
add.s64 %rd41, %rd23, %rd24;
setp.ge.u64	%p1, %rd41, %rd20;
@%p1 bra BB114_3;

cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
cvta.to.global.u64 %rd9, %rd18;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd25, %r4;
mul.lo.s64 %rd11, %rd25, %rd3;

BB114_2:
mul.lo.s64 %rd26, %rd41, %rd15;
shl.b64 %rd27, %rd26, 2;
add.s64 %rd28, %rd5, %rd27;
mul.lo.s64 %rd29, %rd41, %rd17;
shl.b64 %rd30, %rd29, 2;
add.s64 %rd31, %rd7, %rd30;
mul.lo.s64 %rd32, %rd41, %rd1;
shl.b64 %rd33, %rd32, 2;
add.s64 %rd34, %rd9, %rd33;
add.s64 %rd35, %rd32, %rd2;
shl.b64 %rd36, %rd35, 2;
add.s64 %rd37, %rd9, %rd36;
ld.global.f32 %f3, [%rd37];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p2, %f3, 0f42D20000;
setp.lt.f32	%p3, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p2;
selp.f32	%f16, 0f00000000, %f15, %p3;
ld.global.f32 %f17, [%rd31];
mul.f32 %f18, %f16, %f17;
st.global.f32 [%rd28], %f18;
add.s64 %rd38, %rd26, %rd22;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd5, %rd39;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.global.f32 %f22, [%rd31];
mul.f32 %f23, %f21, %f22;
ld.global.f32 %f24, [%rd34];
mul.f32 %f25, %f23, %f24;
st.global.f32 [%rd40], %f25;
add.s64 %rd41, %rd11, %rd41;
setp.lt.u64	%p4, %rd41, %rd20;
@%p4 bra BB114_2;

BB114_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot115[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<26>;
.reg .b32 %r<45>;
.reg .b64 %rd<171>;


mov.u64 %rd170, __local_depot115;
cvta.local.u64 %SP, %rd170;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd74, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIffEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd75, %SP, 416;
cvta.to.local.u64 %rd3, %rd75;
add.u64 %rd76, %SP, 832;
cvta.to.local.u64 %rd4, %rd76;
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd5, %rd77;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd78, %r39, 8;
add.s64 %rd79, %rd6, %rd78;
ld.param.u64 %rd80, [%rd79];
add.s64 %rd81, %rd3, %rd78;
st.local.u64 [%rd81], %rd80;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r40, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd82, %r40, 8;
add.s64 %rd83, %rd1, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd4, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r41, 0;
@%p1 bra BB115_6;

BB115_5:
mul.wide.s32 %rd86, %r41, 8;
add.s64 %rd87, %rd2, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd5, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB115_5;

BB115_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd90, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd91, %r21;
add.s64 %rd158, %rd90, %rd91;
setp.ge.u64	%p7, %rd158, %rd72;
@%p7 bra BB115_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd15, [%rd3+208];
ld.local.u64 %rd16, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd17, [%rd4+208];
ld.local.u64 %rd18, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd19, [%rd5+208];
ld.local.u64 %rd20, [%rd5];
mul.wide.s32 %rd92, %r22, 8;
add.s64 %rd21, %rd3, %rd92;
mul.wide.s32 %rd93, %r23, 8;
add.s64 %rd22, %rd4, %rd93;
mul.wide.s32 %rd94, %r24, 8;
add.s64 %rd23, %rd5, %rd94;

BB115_8:
mov.u64 %rd137, %rd158;
mov.u64 %rd24, %rd137;
mov.u64 %rd131, %rd21;
mov.u64 %rd96, 0;
mov.u64 %rd169, %rd96;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd155, %rd24;
mov.u64 %rd156, %rd24;
mov.u64 %rd168, %rd96;
@%p8 bra BB115_13;

BB115_9:
mov.u64 %rd27, %rd156;
mov.u32 %r10, %r42;
ld.local.u64 %rd29, [%rd131];
or.b64 %rd97, %rd27, %rd29;
and.b64 %rd98, %rd97, -4294967296;
setp.eq.s64	%p9, %rd98, 0;
@%p9 bra BB115_11;
bra.uni BB115_10;

BB115_11:
cvt.u32.u64	%r25, %rd29;
cvt.u32.u64	%r26, %rd27;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd157, %r27;
cvt.u64.u32	%rd132, %r28;
bra.uni BB115_12;

BB115_10:
div.u64 %rd157, %rd27, %rd29;
rem.u64 %rd132, %rd27, %rd29;

BB115_12:
mov.u64 %rd34, %rd157;
ld.local.u64 %rd99, [%rd131+200];
mul.lo.s64 %rd100, %rd99, %rd132;
add.s64 %rd169, %rd100, %rd169;
add.s64 %rd131, %rd131, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd155, %rd34;
mov.u64 %rd156, %rd34;
mov.u64 %rd159, %rd169;
mov.u64 %rd168, %rd159;
@%p10 bra BB115_9;

BB115_13:
mov.u64 %rd39, %rd168;
mov.u64 %rd133, %rd22;
mul.lo.s64 %rd103, %rd15, %rd155;
add.s64 %rd41, %rd103, %rd39;
mov.u64 %rd167, %rd96;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd153, %rd24;
mov.u64 %rd152, %rd24;
mov.u64 %rd166, %rd96;
@%p11 bra BB115_18;

BB115_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd45, [%rd133];
or.b64 %rd104, %rd153, %rd45;
and.b64 %rd105, %rd104, -4294967296;
setp.eq.s64	%p12, %rd105, 0;
@%p12 bra BB115_16;
bra.uni BB115_15;

BB115_16:
cvt.u32.u64	%r29, %rd45;
cvt.u32.u64	%r30, %rd153;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd154, %r31;
cvt.u64.u32	%rd134, %r32;
bra.uni BB115_17;

BB115_15:
div.u64 %rd154, %rd153, %rd45;
rem.u64 %rd134, %rd153, %rd45;

BB115_17:
mov.u64 %rd153, %rd154;
ld.local.u64 %rd106, [%rd133+200];
mul.lo.s64 %rd107, %rd106, %rd134;
add.s64 %rd167, %rd107, %rd167;
add.s64 %rd133, %rd133, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd152, %rd153;
mov.u64 %rd166, %rd167;
@%p13 bra BB115_14;

BB115_18:
mov.u64 %rd135, %rd23;
mov.u64 %rd165, %rd96;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd150, %rd24;
mov.u64 %rd149, %rd24;
mov.u64 %rd164, %rd96;
@%p14 bra BB115_23;

BB115_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd135];
or.b64 %rd110, %rd150, %rd60;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB115_21;
bra.uni BB115_20;

BB115_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd150;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd151, %r35;
cvt.u64.u32	%rd136, %r36;
bra.uni BB115_22;

BB115_20:
div.u64 %rd151, %rd150, %rd60;
rem.u64 %rd136, %rd150, %rd60;

BB115_22:
mov.u64 %rd150, %rd151;
ld.local.u64 %rd112, [%rd135+200];
mul.lo.s64 %rd113, %rd112, %rd136;
add.s64 %rd165, %rd113, %rd165;
add.s64 %rd135, %rd135, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd149, %rd150;
mov.u64 %rd164, %rd165;
@%p16 bra BB115_19;

BB115_23:
shl.b64 %rd114, %rd41, 2;
add.s64 %rd115, %rd16, %rd114;
mul.lo.s64 %rd116, %rd17, %rd152;
add.s64 %rd117, %rd116, %rd166;
shl.b64 %rd118, %rd117, 2;
add.s64 %rd119, %rd18, %rd118;
mul.lo.s64 %rd120, %rd19, %rd149;
add.s64 %rd121, %rd120, %rd164;
shl.b64 %rd122, %rd121, 2;
add.s64 %rd123, %rd20, %rd122;
add.s64 %rd124, %rd121, %rd73;
shl.b64 %rd125, %rd124, 2;
add.s64 %rd126, %rd20, %rd125;
ld.f32 %f3, [%rd126];
neg.f32 %f4, %f3;
mul.f32 %f5, %f3, 0fBFB8AA3B;
cvt.rzi.f32.f32	%f6, %f5;
mov.f32 %f7, 0fBF317200;
fma.rn.f32 %f8, %f6, %f7, %f4;
mov.f32 %f9, 0fB5BFBE8E;
fma.rn.f32 %f10, %f6, %f9, %f8;
mul.f32 %f2, %f10, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f1,%f2;

	add.f32 %f11, %f6, 0f00000000;
ex2.approx.f32 %f12, %f11;
setp.gt.f32	%p17, %f3, 0f42D20000;
setp.lt.f32	%p18, %f3, 0fC2D20000;
fma.rn.f32 %f13, %f1, %f12, 0f3F800000;
rcp.rn.f32 %f14, %f13;
selp.f32	%f15, 0f3F800000, %f14, %p17;
selp.f32	%f16, 0f00000000, %f15, %p18;
ld.f32 %f17, [%rd119];
mul.f32 %f18, %f17, %f16;
st.f32 [%rd115], %f18;
add.s64 %rd127, %rd41, %rd74;
shl.b64 %rd128, %rd127, 2;
add.s64 %rd129, %rd16, %rd128;
mov.f32 %f19, 0f3F800000;
sub.f32 %f20, %f19, %f16;
mul.f32 %f21, %f16, %f20;
ld.f32 %f22, [%rd119];
mul.f32 %f23, %f22, %f21;
ld.f32 %f24, [%rd123];
mul.f32 %f25, %f24, %f23;
st.f32 [%rd129], %f25;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd130, %r37, %r20;
add.s64 %rd158, %rd130, %rd24;
setp.lt.u64	%p19, %rd158, %rd72;
@%p19 bra BB115_8;

BB115_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<25>;
.reg .f32 %f<3>;
.reg .b32 %r<35>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r14, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r34, %r14, %r15, %r16;
setp.ge.u32	%p1, %r34, %r13;
@%p1 bra BB116_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB116_2:
mul.lo.s32 %r17, %r34, %r1;
mul.wide.u32 %rd7, %r17, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd37;
}
shl.b32 %r18, %r6, 20;
add.s32 %r19, %r8, %r18;
mov.b64 %fd46, {%r7, %r19};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd6;
}
mov.b32 %f2, %r20;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB116_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB116_5;

shr.u32 %r21, %r6, 31;
add.s32 %r22, %r6, %r21;
shr.s32 %r23, %r22, 1;
shl.b32 %r24, %r23, 20;
add.s32 %r25, %r24, %r8;
mov.b64 %fd40, {%r7, %r25};
sub.s32 %r26, %r6, %r23;
shl.b32 %r27, %r26, 20;
add.s32 %r28, %r27, 1072693248;
mov.u32 %r29, 0;
mov.b64 %fd41, {%r29, %r28};
mul.f64 %fd46, %fd40, %fd41;

BB116_5:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r30, %r34, %r12;
mul.wide.u32 %rd9, %r30, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r31, %r34, %r10;
mul.wide.u32 %rd11, %r31, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd45;
mov.u32 %r33, %nctaid.x;
mad.lo.s32 %r34, %r33, %r14, %r34;
setp.lt.u32	%p5, %r34, %r13;
@%p5 bra BB116_2;

BB116_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r59, %r34, %r35, %r36;
setp.ge.u32	%p1, %r59, %r25;
@%p1 bra BB117_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB117_2:
mul.lo.s32 %r37, %r59, %r1;
mul.wide.u32 %rd7, %r37, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r10, %r59, %r28;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd37;
}
shl.b32 %r38, %r11, 20;
add.s32 %r39, %r13, %r38;
mov.b64 %fd46, {%r12, %r39};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd6;
}
mov.b32 %f2, %r40;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB117_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB117_5;

shr.u32 %r41, %r11, 31;
add.s32 %r42, %r11, %r41;
shr.s32 %r43, %r42, 1;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, %r13;
mov.b64 %fd40, {%r12, %r45};
sub.s32 %r46, %r11, %r43;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, 1072693248;
mov.u32 %r49, 0;
mov.b64 %fd41, {%r49, %r48};
mul.f64 %fd46, %fd40, %fd41;

BB117_5:
add.s32 %r50, %r10, %r59;
shr.u32 %r51, %r50, %r29;
mul.lo.s32 %r52, %r51, %r31;
sub.s32 %r53, %r59, %r52;
mul.lo.s32 %r54, %r53, %r27;
mad.lo.s32 %r55, %r26, %r51, %r54;
mul.wide.u32 %rd9, %r55, 8;
add.s64 %rd10, %rd3, %rd9;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r56, %r59, %r15;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd45;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r59, %r58, %r34, %r59;
setp.lt.u32	%p5, %r59, %r25;
@%p5 bra BB117_2;

BB117_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<62>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot118;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r58, %r24, %r25, %r26;
setp.ge.u32	%p3, %r58, %r22;
@%p3 bra BB118_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd18, %r27, 4;
add.s64 %rd6, %rd1, %rd18;

BB118_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd26, %rd6;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB118_6;

BB118_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r30, [%rd26+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd26+104];
mad.lo.s32 %r61, %r32, %r31, %r61;
div.u32 %r12, %r9, %r30;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB118_5;

BB118_6:
mul.lo.s32 %r33, %r7, %r21;
mul.wide.u32 %rd19, %r33, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r34, [%rd1+108];
mad.lo.s32 %r35, %r34, %r56, %r60;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r35, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r36, %r16, 20;
add.s32 %r37, %r18, %r36;
mov.b64 %fd46, {%r17, %r37};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd6;
}
mov.b32 %f2, %r38;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB118_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB118_9;

shr.u32 %r39, %r16, 31;
add.s32 %r40, %r16, %r39;
shr.s32 %r41, %r40, 1;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, %r18;
mov.b64 %fd40, {%r17, %r43};
sub.s32 %r44, %r16, %r41;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, 1072693248;
mov.u32 %r47, 0;
mov.b64 %fd41, {%r47, %r46};
mul.f64 %fd46, %fd40, %fd41;

BB118_9:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r48, %r7, %r20;
mul.wide.u32 %rd24, %r48, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd45;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r58, %r50, %r24, %r7;
setp.lt.u32	%p9, %r58, %r22;
@%p9 bra BB118_4;

BB118_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<61>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.u32 %r14, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r60, %r33, %r34, %r35;
setp.ge.u32	%p1, %r60, %r24;
@%p1 bra BB119_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB119_2:
mul.hi.u32 %r36, %r60, %r27;
add.s32 %r37, %r36, %r60;
shr.u32 %r38, %r37, %r28;
mul.lo.s32 %r39, %r38, %r30;
sub.s32 %r40, %r60, %r39;
mul.lo.s32 %r41, %r40, %r26;
mad.lo.s32 %r42, %r25, %r38, %r41;
mul.wide.u32 %rd7, %r42, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd37;
}
shl.b32 %r43, %r10, 20;
add.s32 %r44, %r12, %r43;
mov.b64 %fd46, {%r11, %r44};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd6;
}
mov.b32 %f2, %r45;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB119_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB119_5;

shr.u32 %r46, %r10, 31;
add.s32 %r47, %r10, %r46;
shr.s32 %r48, %r47, 1;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, %r12;
mov.b64 %fd40, {%r11, %r50};
sub.s32 %r51, %r10, %r48;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, 1072693248;
mov.u32 %r54, 0;
mov.b64 %fd41, {%r54, %r53};
mul.f64 %fd46, %fd40, %fd41;

BB119_5:
ld.param.u32 %r59, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r55, %r60, %r59;
mul.wide.u32 %rd9, %r55, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r56, %r60, %r14;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd45;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r60, %r58, %r33, %r60;
setp.lt.u32	%p5, %r60, %r24;
@%p5 bra BB119_2;

BB119_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB120_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB120_2:
mul.hi.u32 %r56, %r88, %r39;
add.s32 %r57, %r56, %r88;
shr.u32 %r58, %r57, %r40;
mul.lo.s32 %r59, %r58, %r42;
sub.s32 %r60, %r88, %r59;
mul.lo.s32 %r61, %r60, %r38;
mad.lo.s32 %r62, %r37, %r58, %r61;
mul.wide.u32 %rd7, %r62, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd37;
}
shl.b32 %r63, %r15, 20;
add.s32 %r64, %r17, %r63;
mov.b64 %fd46, {%r16, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f2, %r65;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB120_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB120_5;

shr.u32 %r66, %r15, 31;
add.s32 %r67, %r15, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r17;
mov.b64 %fd40, {%r16, %r70};
sub.s32 %r71, %r15, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd41, {%r74, %r73};
mul.f64 %fd46, %fd40, %fd41;

BB120_5:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r86, %ntid.x;
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r84, %r88, %r47;
add.s32 %r75, %r84, %r88;
shr.u32 %r76, %r75, %r48;
mul.lo.s32 %r77, %r76, %r50;
sub.s32 %r78, %r88, %r77;
mul.lo.s32 %r79, %r78, %r46;
mad.lo.s32 %r80, %r45, %r76, %r79;
mul.wide.u32 %rd9, %r80, 8;
add.s64 %rd10, %rd3, %rd9;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r81, %r88, %r85;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd45;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r86, %r88;
setp.lt.u32	%p5, %r88, %r87;
@%p5 bra BB120_2;

BB120_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot121[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot121;
cvta.local.u64 %SP, %rd29;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB121_2;

BB121_1:
mul.wide.s32 %rd14, %r78, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB121_1;

BB121_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB121_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB121_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB121_6;

BB121_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB121_5;

BB121_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd19, %r58, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r59, [%rd26+108];
mad.lo.s32 %r60, %r59, %r83, %r87;
ld.local.u64 %rd21, [%rd26];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r60, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r61, %r21, 20;
add.s32 %r62, %r23, %r61;
mov.b64 %fd46, {%r22, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB121_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB121_9;

shr.u32 %r64, %r21, 31;
add.s32 %r65, %r21, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r23;
mov.b64 %fd40, {%r22, %r68};
sub.s32 %r69, %r21, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd46, %fd40, %fd41;

BB121_9:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd10];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r73, %r11, %r77;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB121_4;

BB121_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot122[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<62>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot122;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB122_2;

BB122_1:
mul.wide.s32 %rd13, %r51, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB122_1;

BB122_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r58, %r24, %r25, %r26;
setp.ge.u32	%p3, %r58, %r22;
@%p3 bra BB122_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd6, %rd1, %rd17;

BB122_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd26, %rd6;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB122_6;

BB122_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r30, [%rd26+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd26+104];
mad.lo.s32 %r61, %r32, %r31, %r61;
div.u32 %r12, %r9, %r30;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB122_5;

BB122_6:
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r56, %r60;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r34, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r35, %r16, 20;
add.s32 %r36, %r18, %r35;
mov.b64 %fd46, {%r17, %r36};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd6;
}
mov.b32 %f2, %r37;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB122_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB122_9;

shr.u32 %r38, %r16, 31;
add.s32 %r39, %r16, %r38;
shr.s32 %r40, %r39, 1;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, %r18;
mov.b64 %fd40, {%r17, %r42};
sub.s32 %r43, %r16, %r40;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, 1072693248;
mov.u32 %r46, 0;
mov.b64 %fd41, {%r46, %r45};
mul.f64 %fd46, %fd40, %fd41;

BB122_9:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r47, %r7, %r21;
mul.wide.u32 %rd22, %r47, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd44, [%rd23];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r48, %r7, %r20;
mul.wide.u32 %rd24, %r48, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd45;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r58, %r50, %r24, %r7;
setp.lt.u32	%p9, %r58, %r22;
@%p9 bra BB122_4;

BB122_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot123[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot123;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd13, %r78, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB123_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB123_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB123_6;

BB123_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r16, %r13, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB123_5;

BB123_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r53, [%rd26+108];
mad.lo.s32 %r54, %r53, %r83, %r87;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r54, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r55, %r21, 20;
add.s32 %r56, %r23, %r55;
mov.b64 %fd46, {%r22, %r56};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f2, %r57;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB123_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB123_9;

shr.u32 %r58, %r21, 31;
add.s32 %r59, %r21, %r58;
shr.s32 %r60, %r59, 1;
shl.b32 %r61, %r60, 20;
add.s32 %r62, %r61, %r23;
mov.b64 %fd40, {%r22, %r62};
sub.s32 %r63, %r21, %r60;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, 1072693248;
mov.u32 %r66, 0;
mov.b64 %fd41, {%r66, %r65};
mul.f64 %fd46, %fd40, %fd41;

BB123_9:
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r67, %r77, %r11;
shr.u32 %r68, %r67, %r39;
mul.lo.s32 %r69, %r68, %r41;
sub.s32 %r70, %r11, %r69;
mul.lo.s32 %r71, %r70, %r37;
mad.lo.s32 %r72, %r36, %r68, %r71;
mul.wide.u32 %rd22, %r72, 8;
add.s64 %rd23, %rd5, %rd22;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd23];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r73, %r11, %r25;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB123_4;

BB123_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot124[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<47>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot124;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd21, %r68, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r69, 0;
@%p1 bra BB124_4;

BB124_3:
mul.wide.s32 %rd25, %r69, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB124_3;

BB124_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB124_15;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd29, %r38, 4;
add.s64 %rd9, %rd2, %rd29;

BB124_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd39, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB124_8;

BB124_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd39+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd39+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB124_7;

BB124_8:
mov.u32 %r16, %r88;
ld.local.u32 %r45, [%rd2+108];
mad.lo.s32 %r46, %r45, %r80, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r46, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB124_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB124_10:
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r87, %r50, %r49, %r87;
div.u32 %r79, %r79, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB124_10;

BB124_11:
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r78, %r86;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r52, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd1, [%rd13];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r53, %r27, 20;
add.s32 %r54, %r29, %r53;
mov.b64 %fd46, {%r28, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd6;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB124_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB124_14;

shr.u32 %r56, %r27, 31;
add.s32 %r57, %r27, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r29;
mov.b64 %fd40, {%r28, %r60};
sub.s32 %r61, %r27, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd41, {%r64, %r63};
mul.f64 %fd46, %fd40, %fd41;

BB124_14:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd17];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r65, %r8, %r31;
mul.wide.u32 %rd37, %r65, 8;
add.s64 %rd38, %rd8, %rd37;
st.global.f64 [%rd38], %fd45;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB124_6;

BB124_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r59, %r34, %r35, %r36;
setp.ge.u32	%p1, %r59, %r25;
@%p1 bra BB125_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB125_2:
mul.hi.u32 %r10, %r59, %r28;
mul.lo.s32 %r37, %r59, %r1;
mul.wide.u32 %rd7, %r37, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd37;
}
shl.b32 %r38, %r11, 20;
add.s32 %r39, %r13, %r38;
mov.b64 %fd46, {%r12, %r39};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r40}, %fd6;
}
mov.b32 %f2, %r40;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB125_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB125_5;

shr.u32 %r41, %r11, 31;
add.s32 %r42, %r11, %r41;
shr.s32 %r43, %r42, 1;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, %r13;
mov.b64 %fd40, {%r12, %r45};
sub.s32 %r46, %r11, %r43;
shl.b32 %r47, %r46, 20;
add.s32 %r48, %r47, 1072693248;
mov.u32 %r49, 0;
mov.b64 %fd41, {%r49, %r48};
mul.f64 %fd46, %fd40, %fd41;

BB125_5:
add.s32 %r50, %r10, %r59;
shr.u32 %r51, %r50, %r29;
mul.lo.s32 %r52, %r51, %r31;
sub.s32 %r53, %r59, %r52;
mul.lo.s32 %r54, %r53, %r27;
mad.lo.s32 %r55, %r26, %r51, %r54;
mul.wide.u32 %rd9, %r55, 8;
add.s64 %rd10, %rd3, %rd9;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r56, %r59, %r24;
mul.wide.u32 %rd11, %r56, 8;
add.s64 %rd12, %rd2, %rd11;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r59, %r58, %r34, %r59;
setp.lt.u32	%p5, %r59, %r25;
@%p5 bra BB125_2;

BB125_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r88, %r54, %r55, %r56;
setp.ge.u32	%p1, %r88, %r37;
@%p1 bra BB126_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB126_2:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s32 %r57, %r88, %r87;
mul.wide.u32 %rd7, %r57, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r58, %r16, 20;
add.s32 %r59, %r18, %r58;
mov.b64 %fd46, {%r17, %r59};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r60}, %fd6;
}
mov.b32 %f2, %r60;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB126_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB126_5;

shr.u32 %r61, %r16, 31;
add.s32 %r62, %r16, %r61;
shr.s32 %r63, %r62, 1;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, %r18;
mov.b64 %fd40, {%r17, %r65};
sub.s32 %r66, %r16, %r63;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, 1072693248;
mov.u32 %r69, 0;
mov.b64 %fd41, {%r69, %r68};
mul.f64 %fd46, %fd40, %fd41;

BB126_5:
mov.u32 %r86, %ntid.x;
mul.hi.u32 %r85, %r88, %r48;
mul.hi.u32 %r84, %r88, %r40;
add.s32 %r70, %r84, %r88;
shr.u32 %r71, %r70, %r41;
mul.lo.s32 %r72, %r71, %r43;
sub.s32 %r73, %r88, %r72;
mul.lo.s32 %r74, %r73, %r39;
mad.lo.s32 %r75, %r38, %r71, %r74;
mul.wide.u32 %rd9, %r75, 8;
add.s64 %rd10, %rd2, %rd9;
add.s32 %r76, %r85, %r88;
shr.u32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r51;
sub.s32 %r79, %r88, %r78;
mul.lo.s32 %r80, %r79, %r47;
mad.lo.s32 %r81, %r46, %r77, %r80;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd3, %rd11;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r86, %r88;
setp.lt.u32	%p5, %r88, %r37;
@%p5 bra BB126_2;

BB126_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot127[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot127;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB127_2;

BB127_1:
mul.wide.s32 %rd15, %r78, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB127_1;

BB127_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB127_10;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd19, %r47, 4;
add.s64 %rd6, %rd1, %rd19;

BB127_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB127_6;

BB127_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB127_5;

BB127_6:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd20, %r58, 8;
add.s64 %rd10, %rd5, %rd20;
mul.lo.s32 %r59, %r11, %r77;
mul.wide.u32 %rd21, %r59, 8;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r60, [%rd26+108];
mad.lo.s32 %r61, %r60, %r83, %r87;
ld.local.u64 %rd23, [%rd26];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r61, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.f64 %fd1, [%rd22];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r62, %r21, 20;
add.s32 %r63, %r23, %r62;
mov.b64 %fd46, {%r22, %r63};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r64}, %fd6;
}
mov.b32 %f2, %r64;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB127_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB127_9;

shr.u32 %r65, %r21, 31;
add.s32 %r66, %r21, %r65;
shr.s32 %r67, %r66, 1;
shl.b32 %r68, %r67, 20;
add.s32 %r69, %r68, %r23;
mov.b64 %fd40, {%r22, %r69};
sub.s32 %r70, %r21, %r67;
shl.b32 %r71, %r70, 20;
add.s32 %r72, %r71, 1072693248;
mov.u32 %r73, 0;
mov.b64 %fd41, {%r73, %r72};
mul.f64 %fd46, %fd40, %fd41;

BB127_9:
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd11];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB127_4;

BB127_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB128_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB128_2:
mul.hi.u32 %r56, %r88, %r47;
add.s32 %r57, %r56, %r88;
shr.u32 %r58, %r57, %r48;
mul.lo.s32 %r59, %r58, %r50;
sub.s32 %r60, %r88, %r59;
mul.lo.s32 %r61, %r60, %r46;
mad.lo.s32 %r62, %r45, %r58, %r61;
mul.wide.u32 %rd7, %r62, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd37;
}
shl.b32 %r63, %r15, 20;
add.s32 %r64, %r17, %r63;
mov.b64 %fd46, {%r16, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f2, %r65;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB128_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB128_5;

shr.u32 %r66, %r15, 31;
add.s32 %r67, %r15, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r17;
mov.b64 %fd40, {%r16, %r70};
sub.s32 %r71, %r15, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd41, {%r74, %r73};
mul.f64 %fd46, %fd40, %fd41;

BB128_5:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r86, %ntid.x;
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.hi.u32 %r84, %r88, %r39;
add.s32 %r75, %r84, %r88;
shr.u32 %r76, %r75, %r40;
mul.lo.s32 %r77, %r76, %r42;
sub.s32 %r78, %r88, %r77;
mul.lo.s32 %r79, %r78, %r38;
mad.lo.s32 %r80, %r37, %r76, %r79;
mul.wide.u32 %rd9, %r80, 8;
add.s64 %rd10, %rd2, %rd9;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r81, %r88, %r85;
mul.wide.u32 %rd11, %r81, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r86, %r88;
setp.lt.u32	%p5, %r88, %r87;
@%p5 bra BB128_2;

BB128_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<47>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r113, %r73, %r74, %r75;
setp.ge.u32	%p1, %r113, %r48;
@%p1 bra BB129_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB129_2:
mul.hi.u32 %r76, %r113, %r59;
add.s32 %r77, %r76, %r113;
shr.u32 %r78, %r77, %r60;
mul.lo.s32 %r79, %r78, %r62;
sub.s32 %r80, %r113, %r79;
mul.lo.s32 %r81, %r80, %r58;
mad.lo.s32 %r82, %r57, %r78, %r81;
mul.wide.u32 %rd7, %r82, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd37;
}
shl.b32 %r83, %r20, 20;
add.s32 %r84, %r22, %r83;
mov.b64 %fd46, {%r21, %r84};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd6;
}
mov.b32 %f2, %r85;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB129_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB129_5;

shr.u32 %r86, %r20, 31;
add.s32 %r87, %r20, %r86;
shr.s32 %r88, %r87, 1;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, %r22;
mov.b64 %fd40, {%r21, %r90};
sub.s32 %r91, %r20, %r88;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, 1072693248;
mov.u32 %r94, 0;
mov.b64 %fd41, {%r94, %r93};
mul.f64 %fd46, %fd40, %fd41;

BB129_5:
ld.param.u32 %r112, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r111, %ntid.x;
mul.hi.u32 %r110, %r113, %r67;
mul.hi.u32 %r109, %r113, %r51;
add.s32 %r95, %r109, %r113;
shr.u32 %r96, %r95, %r52;
mul.lo.s32 %r97, %r96, %r54;
sub.s32 %r98, %r113, %r97;
mul.lo.s32 %r99, %r98, %r50;
mad.lo.s32 %r100, %r49, %r96, %r99;
mul.wide.u32 %rd9, %r100, 8;
add.s64 %rd10, %rd1, %rd9;
add.s32 %r101, %r110, %r113;
shr.u32 %r102, %r101, %r68;
mul.lo.s32 %r103, %r102, %r70;
sub.s32 %r104, %r113, %r103;
mul.lo.s32 %r105, %r104, %r66;
mad.lo.s32 %r106, %r65, %r102, %r105;
mul.wide.u32 %rd11, %r106, 8;
add.s64 %rd12, %rd3, %rd11;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r113, %r108, %r111, %r113;
setp.lt.u32	%p5, %r113, %r112;
@%p5 bra BB129_2;

BB129_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot130[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<113>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot130;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r102, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd15, %r102, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r102, %r102, 1;
setp.lt.u32	%p2, %r102, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r66, %ntid.x;
mov.u32 %r67, %ctaid.x;
mov.u32 %r68, %tid.x;
mad.lo.s32 %r109, %r66, %r67, %r68;
setp.ge.u32	%p3, %r109, %r48;
@%p3 bra BB130_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r69, [%rd1+208];
add.s32 %r14, %r69, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r69, 4;
add.s64 %rd7, %rd1, %rd20;

BB130_4:
mov.u32 %r104, %r109;
mov.u32 %r16, %r104;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r52;
mul.hi.u32 %r18, %r16, %r60;
mov.u32 %r111, 0;
mov.u32 %r112, %r111;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r103, %r14;
mov.u32 %r107, %r16;
mov.u32 %r108, %r16;
@%p4 bra BB130_6;

BB130_5:
mov.u32 %r20, %r108;
mov.u32 %r19, %r103;
ld.local.u32 %r72, [%rd26+4];
rem.u32 %r73, %r20, %r72;
ld.local.u32 %r74, [%rd26+104];
mad.lo.s32 %r112, %r74, %r73, %r112;
div.u32 %r23, %r20, %r72;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r103, %r24;
mov.u32 %r107, %r23;
mov.u32 %r108, %r23;
mov.u32 %r111, %r112;
@%p5 bra BB130_5;

BB130_6:
add.s32 %r75, %r17, %r16;
shr.u32 %r76, %r75, %r53;
mul.lo.s32 %r77, %r76, %r55;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r51;
mad.lo.s32 %r80, %r50, %r76, %r79;
mul.wide.u32 %rd21, %r80, 8;
add.s64 %rd11, %rd4, %rd21;
add.s32 %r81, %r18, %r16;
shr.u32 %r82, %r81, %r61;
mul.lo.s32 %r83, %r82, %r63;
sub.s32 %r84, %r16, %r83;
mul.lo.s32 %r85, %r84, %r59;
mad.lo.s32 %r86, %r58, %r82, %r85;
mul.wide.u32 %rd22, %r86, 8;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r27, %r15, %r107, %r111;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd37;
}
shl.b32 %r87, %r28, 20;
add.s32 %r88, %r30, %r87;
mov.b64 %fd46, {%r29, %r88};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd6;
}
mov.b32 %f2, %r89;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB130_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB130_9;

shr.u32 %r90, %r28, 31;
add.s32 %r91, %r28, %r90;
shr.s32 %r92, %r91, 1;
shl.b32 %r93, %r92, 20;
add.s32 %r94, %r93, %r30;
mov.b64 %fd40, {%r29, %r94};
sub.s32 %r95, %r28, %r92;
shl.b32 %r96, %r95, 20;
add.s32 %r97, %r96, 1072693248;
mov.u32 %r98, 0;
mov.b64 %fd41, {%r98, %r97};
mul.f64 %fd46, %fd40, %fd41;

BB130_9:
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd24, %r27, 8;
add.s64 %rd25, %rd6, %rd24;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd11], %fd45;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r109, %r100, %r66, %r16;
setp.lt.u32	%p9, %r109, %r101;
@%p9 bra BB130_4;

BB130_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot131[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot131;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB131_2;

BB131_1:
mul.wide.s32 %rd13, %r78, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB131_1;

BB131_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB131_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB131_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB131_6;

BB131_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd28+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd28+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB131_5;

BB131_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r53, [%rd26+108];
mad.lo.s32 %r54, %r53, %r83, %r87;
ld.local.u64 %rd18, [%rd26];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r54, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r55, %r21, 20;
add.s32 %r56, %r23, %r55;
mov.b64 %fd46, {%r22, %r56};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f2, %r57;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB131_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB131_9;

shr.u32 %r58, %r21, 31;
add.s32 %r59, %r21, %r58;
shr.s32 %r60, %r59, 1;
shl.b32 %r61, %r60, 20;
add.s32 %r62, %r61, %r23;
mov.b64 %fd40, {%r22, %r62};
sub.s32 %r63, %r21, %r60;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, 1072693248;
mov.u32 %r66, 0;
mov.b64 %fd41, {%r66, %r65};
mul.f64 %fd46, %fd40, %fd41;

BB131_9:
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r67, %r77, %r11;
shr.u32 %r68, %r67, %r39;
mul.lo.s32 %r69, %r68, %r41;
sub.s32 %r70, %r11, %r69;
mul.lo.s32 %r71, %r70, %r37;
mad.lo.s32 %r72, %r36, %r68, %r71;
mul.wide.u32 %rd22, %r72, 8;
add.s64 %rd23, %rd5, %rd22;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r73, %r11, %r33;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd23], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB131_4;

BB131_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot132[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<115>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot132;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r104, 0;
mov.pred %p1, 0;
@%p1 bra BB132_2;

BB132_1:
mul.wide.s32 %rd14, %r104, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r104, %r104, 1;
setp.lt.u32	%p2, %r104, 27;
@%p2 bra BB132_1;

BB132_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r111, %r65, %r66, %r67;
setp.ge.u32	%p3, %r111, %r47;
@%p3 bra BB132_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r68, 4;
add.s64 %rd7, %rd1, %rd19;

BB132_4:
mov.u32 %r106, %r111;
mov.u32 %r16, %r106;
mov.u64 %rd26, %rd7;
mov.u32 %r113, 0;
mov.u32 %r114, %r113;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r105, %r14;
mov.u32 %r109, %r16;
mov.u32 %r110, %r16;
@%p4 bra BB132_6;

BB132_5:
mov.u32 %r19, %r110;
mov.u32 %r18, %r105;
ld.local.u32 %r71, [%rd26+4];
rem.u32 %r72, %r19, %r71;
ld.local.u32 %r73, [%rd26+104];
mad.lo.s32 %r114, %r73, %r72, %r114;
div.u32 %r22, %r19, %r71;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r105, %r23;
mov.u32 %r109, %r22;
mov.u32 %r110, %r22;
mov.u32 %r113, %r114;
@%p5 bra BB132_5;

BB132_6:
mad.lo.s32 %r74, %r15, %r109, %r113;
mul.wide.u32 %rd20, %r74, 8;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r75, %r27, 20;
add.s32 %r76, %r29, %r75;
mov.b64 %fd46, {%r28, %r76};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r77}, %fd6;
}
mov.b32 %f2, %r77;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB132_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB132_9;

shr.u32 %r78, %r27, 31;
add.s32 %r79, %r27, %r78;
shr.s32 %r80, %r79, 1;
shl.b32 %r81, %r80, 20;
add.s32 %r82, %r81, %r29;
mov.b64 %fd40, {%r28, %r82};
sub.s32 %r83, %r27, %r80;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, 1072693248;
mov.u32 %r86, 0;
mov.b64 %fd41, {%r86, %r85};
mul.f64 %fd46, %fd40, %fd41;

BB132_9:
mul.hi.u32 %r103, %r16, %r59;
mul.hi.u32 %r102, %r16, %r51;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r87, %r102, %r16;
shr.u32 %r88, %r87, %r52;
mul.lo.s32 %r89, %r88, %r54;
sub.s32 %r90, %r16, %r89;
mul.lo.s32 %r91, %r90, %r50;
mad.lo.s32 %r92, %r49, %r88, %r91;
mul.wide.u32 %rd22, %r92, 8;
add.s64 %rd23, %rd4, %rd22;
add.s32 %r93, %r103, %r16;
shr.u32 %r94, %r93, %r60;
mul.lo.s32 %r95, %r94, %r62;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r58;
mad.lo.s32 %r98, %r57, %r94, %r97;
mul.wide.u32 %rd24, %r98, 8;
add.s64 %rd25, %rd6, %rd24;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd23], %fd45;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r111, %r100, %r65, %r16;
setp.lt.u32	%p9, %r111, %r101;
@%p9 bra BB132_4;

BB132_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot133[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<116>;
.reg .f64 %fd<47>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot133;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB133_2;

BB133_1:
mul.wide.s32 %rd23, %r94, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB133_1;

BB133_2:
mov.u32 %r95, 0;
@%p1 bra BB133_4;

BB133_3:
mul.wide.s32 %rd27, %r95, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB133_3;

BB133_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r108, %r58, %r59, %r60;
setp.ge.u32	%p5, %r108, %r47;
@%p5 bra BB133_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r62, 4;
add.s64 %rd12, %rd3, %rd34;

BB133_6:
mov.u32 %r98, %r108;
mov.u32 %r15, %r98;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r51;
mov.u32 %r64, 0;
mov.u32 %r115, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r96, %r11;
mov.u32 %r106, %r15;
mov.u32 %r107, %r15;
mov.u32 %r114, %r64;
@%p6 bra BB133_8;

BB133_7:
mov.u32 %r18, %r107;
mov.u32 %r17, %r96;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r18, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r115, %r67, %r66, %r115;
div.u32 %r21, %r18, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r96, %r22;
mov.u32 %r106, %r21;
mov.u32 %r107, %r21;
mov.u32 %r109, %r115;
mov.u32 %r114, %r109;
@%p7 bra BB133_7;

BB133_8:
mov.u32 %r24, %r114;
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r52;
mul.lo.s32 %r72, %r71, %r54;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r50;
mad.lo.s32 %r75, %r49, %r71, %r74;
mul.wide.u32 %rd35, %r75, 8;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r106, %r24;
mov.u32 %r113, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r97, %r13;
mov.u32 %r105, %r15;
mov.u32 %r104, %r15;
mov.u32 %r112, %r64;
@%p8 bra BB133_10;

BB133_9:
mov.u32 %r26, %r97;
ld.local.u32 %r76, [%rd41+4];
rem.u32 %r77, %r105, %r76;
ld.local.u32 %r78, [%rd41+104];
mad.lo.s32 %r113, %r78, %r77, %r113;
div.u32 %r105, %r105, %r76;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r97, %r31;
mov.u32 %r104, %r105;
mov.u32 %r112, %r113;
@%p9 bra BB133_9;

BB133_10:
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r104, %r112;
ld.global.f64 %fd1, [%rd37];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd37;
}
shl.b32 %r79, %r35, 20;
add.s32 %r80, %r37, %r79;
mov.b64 %fd46, {%r36, %r80};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd6;
}
mov.b32 %f2, %r81;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB133_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB133_13;

shr.u32 %r82, %r35, 31;
add.s32 %r83, %r35, %r82;
shr.s32 %r84, %r83, 1;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, %r37;
mov.b64 %fd40, {%r36, %r86};
sub.s32 %r87, %r35, %r84;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, 1072693248;
mov.u32 %r90, 0;
mov.b64 %fd41, {%r90, %r89};
mul.f64 %fd46, %fd40, %fd41;

BB133_13:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd39];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd16], %fd45;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r108, %r92, %r58, %r15;
setp.lt.u32	%p13, %r108, %r93;
@%p13 bra BB133_6;

BB133_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot134[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<62>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot134;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB134_2;

BB134_1:
mul.wide.s32 %rd14, %r51, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB134_1;

BB134_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r58, %r24, %r25, %r26;
setp.ge.u32	%p3, %r58, %r22;
@%p3 bra BB134_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd18, %r27, 4;
add.s64 %rd6, %rd1, %rd18;

BB134_4:
mov.u32 %r53, %r58;
mov.u32 %r7, %r53;
mov.u64 %rd26, %rd6;
mov.u32 %r60, 0;
mov.u32 %r61, %r60;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r56, %r7;
mov.u32 %r57, %r7;
@%p4 bra BB134_6;

BB134_5:
mov.u32 %r9, %r57;
mov.u32 %r8, %r52;
ld.local.u32 %r30, [%rd26+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd26+104];
mad.lo.s32 %r61, %r32, %r31, %r61;
div.u32 %r12, %r9, %r30;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r52, %r13;
mov.u32 %r56, %r12;
mov.u32 %r57, %r12;
mov.u32 %r60, %r61;
@%p5 bra BB134_5;

BB134_6:
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r56, %r60;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r34, 8;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r35, %r7, %r1;
mul.wide.u32 %rd22, %r35, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r36, %r16, 20;
add.s32 %r37, %r18, %r36;
mov.b64 %fd46, {%r17, %r37};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r38}, %fd6;
}
mov.b32 %f2, %r38;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB134_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB134_9;

shr.u32 %r39, %r16, 31;
add.s32 %r40, %r16, %r39;
shr.s32 %r41, %r40, 1;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, %r18;
mov.b64 %fd40, {%r17, %r43};
sub.s32 %r44, %r16, %r41;
shl.b32 %r45, %r44, 20;
add.s32 %r46, %r45, 1072693248;
mov.u32 %r47, 0;
mov.b64 %fd41, {%r47, %r46};
mul.f64 %fd46, %fd40, %fd41;

BB134_9:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r48, %r7, %r21;
mul.wide.u32 %rd24, %r48, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r58, %r50, %r24, %r7;
setp.lt.u32	%p9, %r58, %r22;
@%p9 bra BB134_4;

BB134_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot135[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot135;
cvta.local.u64 %SP, %rd27;
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB135_2;

BB135_1:
mul.wide.s32 %rd14, %r79, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB135_1;

BB135_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r86, %r44, %r45, %r46;
setp.ge.u32	%p3, %r86, %r34;
@%p3 bra BB135_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB135_4:
mov.u32 %r81, %r86;
mov.u32 %r11, %r81;
mov.u64 %rd26, %rd6;
mov.u32 %r88, 0;
mov.u32 %r89, %r88;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r80, %r10;
mov.u32 %r84, %r11;
mov.u32 %r85, %r11;
@%p4 bra BB135_6;

BB135_5:
mov.u32 %r13, %r85;
mov.u32 %r12, %r80;
ld.local.u32 %r50, [%rd26+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd26+104];
mad.lo.s32 %r89, %r52, %r51, %r89;
div.u32 %r16, %r13, %r50;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r80, %r17;
mov.u32 %r84, %r16;
mov.u32 %r85, %r16;
mov.u32 %r88, %r89;
@%p5 bra BB135_5;

BB135_6:
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.local.u32 %r53, [%rd1+108];
mad.lo.s32 %r54, %r53, %r84, %r88;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r54, 8;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r55, %r11, %r78;
mul.wide.u32 %rd22, %r55, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r56, %r21, 20;
add.s32 %r57, %r23, %r56;
mov.b64 %fd46, {%r22, %r57};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd6;
}
mov.b32 %f2, %r58;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB135_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB135_9;

shr.u32 %r59, %r21, 31;
add.s32 %r60, %r21, %r59;
shr.s32 %r61, %r60, 1;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, %r23;
mov.b64 %fd40, {%r22, %r63};
sub.s32 %r64, %r21, %r61;
shl.b32 %r65, %r64, 20;
add.s32 %r66, %r65, 1072693248;
mov.u32 %r67, 0;
mov.b64 %fd41, {%r67, %r66};
mul.f64 %fd46, %fd40, %fd41;

BB135_9:
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r68, %r77, %r11;
shr.u32 %r69, %r68, %r39;
mul.lo.s32 %r70, %r69, %r41;
sub.s32 %r71, %r11, %r70;
mul.lo.s32 %r72, %r71, %r37;
mad.lo.s32 %r73, %r36, %r69, %r72;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd5, %rd24;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r86, %r75, %r44, %r11;
setp.lt.u32	%p9, %r86, %r76;
@%p9 bra BB135_4;

BB135_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot136[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<47>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot136;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB136_2;

BB136_1:
mul.wide.s32 %rd21, %r68, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB136_1;

BB136_2:
mov.u32 %r69, 0;
@%p1 bra BB136_4;

BB136_3:
mul.wide.s32 %rd25, %r69, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB136_3;

BB136_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB136_15;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd29, %r38, 4;
add.s64 %rd9, %rd2, %rd29;

BB136_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd39, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB136_8;

BB136_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd39+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd39+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB136_7;

BB136_8:
mov.u32 %r16, %r88;
ld.local.u32 %r45, [%rd2+108];
mad.lo.s32 %r46, %r45, %r80, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r46, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB136_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB136_10:
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r87, %r50, %r49, %r87;
div.u32 %r79, %r79, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB136_10;

BB136_11:
mul.lo.s32 %r51, %r8, %r31;
mul.wide.u32 %rd34, %r51, 8;
add.s64 %rd35, %rd8, %rd34;
ld.local.u32 %r52, [%rd3+108];
mad.lo.s32 %r53, %r52, %r78, %r86;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r53, 8;
add.s64 %rd17, %rd37, %rd38;
ld.global.f64 %fd1, [%rd35];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r54, %r27, 20;
add.s32 %r55, %r29, %r54;
mov.b64 %fd46, {%r28, %r55};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r56}, %fd6;
}
mov.b32 %f2, %r56;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB136_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB136_14;

shr.u32 %r57, %r27, 31;
add.s32 %r58, %r27, %r57;
shr.s32 %r59, %r58, 1;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, %r29;
mov.b64 %fd40, {%r28, %r61};
sub.s32 %r62, %r27, %r59;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, 1072693248;
mov.u32 %r65, 0;
mov.b64 %fd41, {%r65, %r64};
mul.f64 %fd46, %fd40, %fd41;

BB136_14:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd17];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd13], %fd45;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB136_6;

BB136_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot137[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<47>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot137;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB137_2;

BB137_1:
mul.wide.s32 %rd14, %r78, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB137_1;

BB137_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r85, %r43, %r44, %r45;
setp.ge.u32	%p3, %r85, %r33;
@%p3 bra BB137_10;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r46, [%rd1+208];
add.s32 %r10, %r46, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r46, 4;
add.s64 %rd6, %rd1, %rd18;

BB137_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd28, %rd6;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB137_6;

BB137_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r49, [%rd28+4];
rem.u32 %r50, %r13, %r49;
ld.local.u32 %r51, [%rd28+104];
mad.lo.s32 %r88, %r51, %r50, %r88;
div.u32 %r16, %r13, %r49;
add.s64 %rd28, %rd28, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB137_5;

BB137_6:
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd26, %rd27;
ld.local.u32 %r52, [%rd26+108];
mad.lo.s32 %r53, %r52, %r83, %r87;
ld.local.u64 %rd19, [%rd26];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r53, 8;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r54, %r11, %r37;
add.s32 %r55, %r54, %r11;
shr.u32 %r56, %r55, %r38;
mul.lo.s32 %r57, %r56, %r40;
sub.s32 %r58, %r11, %r57;
mul.lo.s32 %r59, %r58, %r36;
mad.lo.s32 %r60, %r35, %r56, %r59;
mul.wide.u32 %rd22, %r60, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd1, [%rd23];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd37;
}
shl.b32 %r61, %r20, 20;
add.s32 %r62, %r22, %r61;
mov.b64 %fd46, {%r21, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB137_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB137_9;

shr.u32 %r64, %r20, 31;
add.s32 %r65, %r20, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r22;
mov.b64 %fd40, {%r21, %r68};
sub.s32 %r69, %r20, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd46, %fd40, %fd41;

BB137_9:
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r73, %r11, %r77;
mul.wide.u32 %rd24, %r73, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd10], %fd45;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r43, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB137_4;

BB137_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot138[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot138;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB138_2;

BB138_1:
mul.wide.s32 %rd14, %r103, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB138_1;

BB138_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r110, %r65, %r66, %r67;
setp.ge.u32	%p3, %r110, %r47;
@%p3 bra BB138_10;

ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r68, 4;
add.s64 %rd7, %rd1, %rd19;

BB138_4:
mov.u32 %r105, %r110;
mov.u32 %r16, %r105;
mov.u64 %rd26, %rd7;
mov.u32 %r112, 0;
mov.u32 %r113, %r112;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r104, %r14;
mov.u32 %r108, %r16;
mov.u32 %r109, %r16;
@%p4 bra BB138_6;

BB138_5:
mov.u32 %r18, %r109;
mov.u32 %r17, %r104;
ld.local.u32 %r71, [%rd26+4];
rem.u32 %r72, %r18, %r71;
ld.local.u32 %r73, [%rd26+104];
mad.lo.s32 %r113, %r73, %r72, %r113;
div.u32 %r21, %r18, %r71;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r104, %r22;
mov.u32 %r108, %r21;
mov.u32 %r109, %r21;
mov.u32 %r112, %r113;
@%p5 bra BB138_5;

BB138_6:
mad.lo.s32 %r25, %r15, %r108, %r112;
mul.hi.u32 %r74, %r16, %r51;
add.s32 %r75, %r74, %r16;
shr.u32 %r76, %r75, %r52;
mul.lo.s32 %r77, %r76, %r54;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r50;
mad.lo.s32 %r80, %r49, %r76, %r79;
mul.wide.u32 %rd20, %r80, 8;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r81, %r27, 20;
add.s32 %r82, %r29, %r81;
mov.b64 %fd46, {%r28, %r82};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd6;
}
mov.b32 %f2, %r83;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB138_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB138_9;

shr.u32 %r84, %r27, 31;
add.s32 %r85, %r27, %r84;
shr.s32 %r86, %r85, 1;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, %r29;
mov.b64 %fd40, {%r28, %r88};
sub.s32 %r89, %r27, %r86;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, 1072693248;
mov.u32 %r92, 0;
mov.b64 %fd41, {%r92, %r91};
mul.f64 %fd46, %fd40, %fd41;

BB138_9:
mul.hi.u32 %r102, %r16, %r59;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd22, %r25, 8;
add.s64 %rd23, %rd4, %rd22;
add.s32 %r93, %r102, %r16;
shr.u32 %r94, %r93, %r60;
mul.lo.s32 %r95, %r94, %r62;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r58;
mad.lo.s32 %r98, %r57, %r94, %r97;
mul.wide.u32 %rd24, %r98, 8;
add.s64 %rd25, %rd6, %rd24;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd25];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd23], %fd45;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r110, %r100, %r65, %r16;
setp.lt.u32	%p9, %r110, %r101;
@%p9 bra BB138_4;

BB138_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot139[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<116>;
.reg .f64 %fd<47>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot139;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB139_2;

BB139_1:
mul.wide.s32 %rd23, %r94, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB139_1;

BB139_2:
mov.u32 %r95, 0;
@%p1 bra BB139_4;

BB139_3:
mul.wide.s32 %rd27, %r95, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB139_3;

BB139_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r108, %r58, %r59, %r60;
setp.ge.u32	%p5, %r108, %r47;
@%p5 bra BB139_14;

ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r62, 4;
add.s64 %rd12, %rd3, %rd34;

BB139_6:
mov.u32 %r98, %r108;
mov.u32 %r15, %r98;
mov.u64 %rd40, %rd11;
mov.u32 %r64, 0;
mov.u32 %r115, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r96, %r11;
mov.u32 %r106, %r15;
mov.u32 %r107, %r15;
mov.u32 %r114, %r64;
@%p6 bra BB139_8;

BB139_7:
mov.u32 %r17, %r107;
mov.u32 %r16, %r96;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r115, %r67, %r66, %r115;
div.u32 %r20, %r17, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r96, %r21;
mov.u32 %r106, %r20;
mov.u32 %r107, %r20;
mov.u32 %r109, %r115;
mov.u32 %r114, %r109;
@%p7 bra BB139_7;

BB139_8:
mov.u32 %r23, %r114;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r106, %r23;
mul.hi.u32 %r25, %r15, %r51;
mov.u32 %r113, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r97, %r13;
mov.u32 %r105, %r15;
mov.u32 %r104, %r15;
mov.u32 %r112, %r64;
@%p8 bra BB139_10;

BB139_9:
mov.u32 %r26, %r97;
ld.local.u32 %r70, [%rd41+4];
rem.u32 %r71, %r105, %r70;
ld.local.u32 %r72, [%rd41+104];
mad.lo.s32 %r113, %r72, %r71, %r113;
div.u32 %r105, %r105, %r70;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r97, %r31;
mov.u32 %r104, %r105;
mov.u32 %r112, %r113;
@%p9 bra BB139_9;

BB139_10:
mul.wide.u32 %rd35, %r24, 8;
add.s64 %rd19, %rd8, %rd35;
add.s32 %r73, %r25, %r15;
shr.u32 %r74, %r73, %r52;
mul.lo.s32 %r75, %r74, %r54;
sub.s32 %r76, %r15, %r75;
mul.lo.s32 %r77, %r76, %r50;
mad.lo.s32 %r78, %r49, %r74, %r77;
mul.wide.u32 %rd36, %r78, 8;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r104, %r112;
ld.global.f64 %fd1, [%rd37];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r36, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd37;
}
shl.b32 %r79, %r35, 20;
add.s32 %r80, %r37, %r79;
mov.b64 %fd46, {%r36, %r80};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd6;
}
mov.b32 %f2, %r81;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB139_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB139_13;

shr.u32 %r82, %r35, 31;
add.s32 %r83, %r35, %r82;
shr.s32 %r84, %r83, 1;
shl.b32 %r85, %r84, 20;
add.s32 %r86, %r85, %r37;
mov.b64 %fd40, {%r36, %r86};
sub.s32 %r87, %r35, %r84;
shl.b32 %r88, %r87, 20;
add.s32 %r89, %r88, 1072693248;
mov.u32 %r90, 0;
mov.b64 %fd41, {%r90, %r89};
mul.f64 %fd46, %fd40, %fd41;

BB139_13:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd39];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd19], %fd45;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r108, %r92, %r58, %r15;
setp.lt.u32	%p13, %r108, %r93;
@%p13 bra BB139_6;

BB139_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot140[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<47>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot140;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB140_2;

BB140_1:
mul.wide.s32 %rd20, %r68, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB140_1;

BB140_2:
mov.u32 %r69, 0;
@%p1 bra BB140_4;

BB140_3:
mul.wide.s32 %rd24, %r69, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p4, %r69, 27;
@%p4 bra BB140_3;

BB140_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r82, %r35, %r36, %r37;
setp.ge.u32	%p5, %r82, %r32;
@%p5 bra BB140_15;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd28, %r38, 4;
add.s64 %rd9, %rd2, %rd28;

BB140_6:
mov.u32 %r72, %r82;
mov.u32 %r8, %r72;
mov.u64 %rd39, %rd9;
mov.u32 %r40, 0;
mov.u32 %r89, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r70, %r7;
mov.u32 %r80, %r8;
mov.u32 %r81, %r8;
mov.u32 %r88, %r40;
@%p6 bra BB140_8;

BB140_7:
mov.u32 %r10, %r81;
mov.u32 %r9, %r70;
ld.local.u32 %r41, [%rd39+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd39+104];
mad.lo.s32 %r89, %r43, %r42, %r89;
div.u32 %r13, %r10, %r41;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r70, %r14;
mov.u32 %r80, %r13;
mov.u32 %r81, %r13;
mov.u32 %r83, %r89;
mov.u32 %r88, %r83;
@%p7 bra BB140_7;

BB140_8:
mov.u32 %r16, %r88;
ld.local.u32 %r45, [%rd2+108];
mad.lo.s32 %r46, %r45, %r80, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r46, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r71, %r17, -1;
setp.lt.s32	%p8, %r71, 1;
mov.u32 %r78, %r8;
mov.u32 %r86, %r40;
@%p8 bra BB140_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r87, 0;
mov.u32 %r79, %r8;

BB140_10:
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r79, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r87, %r50, %r49, %r87;
div.u32 %r79, %r79, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p9, %r71, 0;
mov.u32 %r78, %r79;
mov.u32 %r86, %r87;
@%p9 bra BB140_10;

BB140_11:
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r78, %r86;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r52, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd1, [%rd36];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r53, %r27, 20;
add.s32 %r54, %r29, %r53;
mov.b64 %fd46, {%r28, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd6;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB140_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB140_14;

shr.u32 %r56, %r27, 31;
add.s32 %r57, %r27, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r29;
mov.b64 %fd40, {%r28, %r60};
sub.s32 %r61, %r27, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd41, {%r64, %r63};
mul.f64 %fd46, %fd40, %fd41;

BB140_14:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r65, %r8, %r31;
mul.wide.u32 %rd37, %r65, 8;
add.s64 %rd38, %rd8, %rd37;
ld.global.f64 %fd44, [%rd38];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd13], %fd45;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r82, %r67, %r35, %r8;
setp.lt.u32	%p13, %r82, %r32;
@%p13 bra BB140_6;

BB140_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot141[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<117>;
.reg .f64 %fd<47>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot141;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB141_2;

BB141_1:
mul.wide.s32 %rd22, %r95, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB141_1;

BB141_2:
mov.u32 %r96, 0;
@%p1 bra BB141_4;

BB141_3:
mul.wide.s32 %rd26, %r96, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r96, %r96, 1;
setp.lt.u32	%p4, %r96, 27;
@%p4 bra BB141_3;

BB141_4:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r109, %r57, %r58, %r59;
setp.ge.u32	%p5, %r109, %r46;
@%p5 bra BB141_14;

ld.local.u32 %r60, [%rd2+208];
add.s32 %r11, %r60, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r61, [%rd3+208];
add.s32 %r13, %r61, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r60, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd12, %rd3, %rd33;

BB141_6:
mov.u32 %r99, %r109;
mov.u32 %r15, %r99;
mov.u64 %rd40, %rd11;
mov.u32 %r63, 0;
mov.u32 %r116, %r63;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r97, %r11;
mov.u32 %r107, %r15;
mov.u32 %r108, %r15;
mov.u32 %r115, %r63;
@%p6 bra BB141_8;

BB141_7:
mov.u32 %r17, %r108;
mov.u32 %r16, %r97;
ld.local.u32 %r64, [%rd40+4];
rem.u32 %r65, %r17, %r64;
ld.local.u32 %r66, [%rd40+104];
mad.lo.s32 %r116, %r66, %r65, %r116;
div.u32 %r20, %r17, %r64;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r97, %r21;
mov.u32 %r107, %r20;
mov.u32 %r108, %r20;
mov.u32 %r110, %r116;
mov.u32 %r115, %r110;
@%p7 bra BB141_7;

BB141_8:
mov.u32 %r23, %r115;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r107, %r23;
mov.u32 %r114, %r63;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r98, %r13;
mov.u32 %r106, %r15;
mov.u32 %r105, %r15;
mov.u32 %r113, %r63;
@%p8 bra BB141_10;

BB141_9:
mov.u32 %r25, %r98;
ld.local.u32 %r69, [%rd41+4];
rem.u32 %r70, %r106, %r69;
ld.local.u32 %r71, [%rd41+104];
mad.lo.s32 %r114, %r71, %r70, %r114;
div.u32 %r106, %r106, %r69;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r98, %r30;
mov.u32 %r105, %r106;
mov.u32 %r113, %r114;
@%p9 bra BB141_9;

BB141_10:
mad.lo.s32 %r72, %r14, %r105, %r113;
mul.wide.u32 %rd34, %r72, 8;
add.s64 %rd35, %rd9, %rd34;
ld.global.f64 %fd1, [%rd35];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd37;
}
shl.b32 %r73, %r34, 20;
add.s32 %r74, %r36, %r73;
mov.b64 %fd46, {%r35, %r74};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd6;
}
mov.b32 %f2, %r75;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB141_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB141_13;

shr.u32 %r76, %r34, 31;
add.s32 %r77, %r34, %r76;
shr.s32 %r78, %r77, 1;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, %r36;
mov.b64 %fd40, {%r35, %r80};
sub.s32 %r81, %r34, %r78;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, 1072693248;
mov.u32 %r84, 0;
mov.b64 %fd41, {%r84, %r83};
mul.f64 %fd46, %fd40, %fd41;

BB141_13:
mul.hi.u32 %r94, %r15, %r50;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r24, 8;
add.s64 %rd37, %rd8, %rd36;
add.s32 %r85, %r94, %r15;
shr.u32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r53;
sub.s32 %r88, %r15, %r87;
mul.lo.s32 %r89, %r88, %r49;
mad.lo.s32 %r90, %r48, %r86, %r89;
mul.wide.u32 %rd38, %r90, 8;
add.s64 %rd39, %rd10, %rd38;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd39];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd37], %fd45;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r109, %r92, %r57, %r15;
setp.lt.u32	%p13, %r109, %r93;
@%p13 bra BB141_6;

BB141_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot142[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<3>;
.reg .b32 %r<119>;
.reg .f64 %fd<47>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot142;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB142_2;

BB142_1:
mul.wide.s32 %rd31, %r86, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB142_1;

BB142_2:
mov.u32 %r87, 0;
@%p1 bra BB142_4;

BB142_3:
mul.wide.s32 %rd35, %r87, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p4, %r87, 27;
@%p4 bra BB142_3;

BB142_4:
mov.u32 %r88, 0;
@%p1 bra BB142_6;

BB142_5:
mul.wide.s32 %rd39, %r88, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p6, %r88, 27;
@%p6 bra BB142_5;

BB142_6:
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r107, %r50, %r51, %r52;
setp.ge.u32	%p7, %r107, %r46;
@%p7 bra BB142_18;

ld.local.u32 %r53, [%rd3+208];
add.s32 %r8, %r53, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r54, [%rd4+208];
add.s32 %r10, %r54, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r55, [%rd5+208];
add.s32 %r12, %r55, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r53, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r54, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r55, 4;
add.s64 %rd17, %rd5, %rd48;

BB142_8:
mov.u32 %r92, %r107;
mov.u32 %r14, %r92;
mov.u64 %rd54, %rd15;
mov.u32 %r57, 0;
mov.u32 %r118, %r57;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r89, %r8;
mov.u32 %r105, %r14;
mov.u32 %r106, %r14;
mov.u32 %r117, %r57;
@%p8 bra BB142_10;

BB142_9:
mov.u32 %r16, %r106;
mov.u32 %r15, %r89;
ld.local.u32 %r58, [%rd54+4];
rem.u32 %r59, %r16, %r58;
ld.local.u32 %r60, [%rd54+104];
mad.lo.s32 %r118, %r60, %r59, %r118;
div.u32 %r19, %r16, %r58;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r89, %r20;
mov.u32 %r105, %r19;
mov.u32 %r106, %r19;
mov.u32 %r108, %r118;
mov.u32 %r117, %r108;
@%p9 bra BB142_9;

BB142_10:
mov.u32 %r22, %r117;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r105, %r22;
mov.u32 %r116, %r57;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r90, %r10;
mov.u32 %r104, %r14;
mov.u32 %r103, %r14;
mov.u32 %r115, %r57;
@%p10 bra BB142_12;

BB142_11:
mov.u32 %r24, %r90;
ld.local.u32 %r63, [%rd55+4];
rem.u32 %r64, %r104, %r63;
ld.local.u32 %r65, [%rd55+104];
mad.lo.s32 %r116, %r65, %r64, %r116;
div.u32 %r104, %r104, %r63;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r90, %r29;
mov.u32 %r103, %r104;
mov.u32 %r115, %r116;
@%p11 bra BB142_11;

BB142_12:
mul.wide.u32 %rd49, %r23, 8;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r103, %r115;
mov.u32 %r114, %r57;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r91, %r12;
mov.u32 %r102, %r14;
mov.u32 %r101, %r14;
mov.u32 %r113, %r57;
@%p12 bra BB142_14;

BB142_13:
mov.u32 %r33, %r91;
ld.local.u32 %r68, [%rd56+4];
rem.u32 %r69, %r102, %r68;
ld.local.u32 %r70, [%rd56+104];
mad.lo.s32 %r114, %r70, %r69, %r114;
div.u32 %r102, %r102, %r68;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r91, %r38;
mov.u32 %r101, %r102;
mov.u32 %r113, %r114;
@%p13 bra BB142_13;

BB142_14:
mul.wide.u32 %rd50, %r32, 8;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r41, %r13, %r101, %r113;
ld.global.f64 %fd1, [%rd51];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r42, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r43, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd37;
}
shl.b32 %r71, %r42, 20;
add.s32 %r72, %r44, %r71;
mov.b64 %fd46, {%r43, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd6;
}
mov.b32 %f2, %r73;
abs.f32 %f1, %f2;
setp.lt.f32	%p14, %f1, 0f4086232B;
@%p14 bra BB142_17;

setp.gt.f64	%p15, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p15;
setp.geu.f32	%p16, %f1, 0f40874800;
@%p16 bra BB142_17;

shr.u32 %r74, %r42, 31;
add.s32 %r75, %r42, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r44;
mov.b64 %fd40, {%r43, %r78};
sub.s32 %r79, %r42, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd41, {%r82, %r81};
mul.f64 %fd46, %fd40, %fd41;

BB142_17:
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd52, %r41, 8;
add.s64 %rd53, %rd14, %rd52;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd53];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd24], %fd45;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r107, %r84, %r50, %r14;
setp.lt.u32	%p17, %r107, %r85;
@%p17 bra BB142_8;

BB142_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<21>;
.reg .f64 %fd<47>;
.reg .b64 %rd<31>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %ntid.x;
mul.wide.u32 %rd17, %r5, %r4;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd18, %r6;
add.s64 %rd30, %rd17, %rd18;
setp.ge.u64	%p1, %rd30, %rd16;
@%p1 bra BB143_6;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB143_2:
ld.param.u64 %rd29, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.lo.s64 %rd19, %rd30, %rd29;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd5, %rd20;
ld.global.f64 %fd1, [%rd21];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd37;
}
shl.b32 %r7, %r1, 20;
add.s32 %r8, %r3, %r7;
mov.b64 %fd46, {%r2, %r8};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd6;
}
mov.b32 %f2, %r9;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB143_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB143_5;

shr.u32 %r10, %r1, 31;
add.s32 %r11, %r1, %r10;
shr.s32 %r12, %r11, 1;
shl.b32 %r13, %r12, 20;
add.s32 %r14, %r13, %r3;
mov.b64 %fd40, {%r2, %r14};
sub.s32 %r15, %r1, %r12;
shl.b32 %r16, %r15, 20;
add.s32 %r17, %r16, 1072693248;
mov.u32 %r18, 0;
mov.b64 %fd41, {%r18, %r17};
mul.f64 %fd46, %fd40, %fd41;

BB143_5:
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s64 %rd22, %rd30, %rd15;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd6, %rd23;
ld.global.f64 %fd44, [%rd24];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s64 %rd25, %rd30, %rd11;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd3, %rd26;
st.global.f64 [%rd27], %fd45;
mov.u32 %r19, %nctaid.x;
mul.wide.u32 %rd28, %r19, %r5;
add.s64 %rd30, %rd28, %rd30;
setp.lt.u64	%p5, %rd30, %rd16;
@%p5 bra BB143_2;

BB143_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot144[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .f64 %fd<47>;
.reg .b64 %rd<165>;


mov.u64 %rd164, __local_depot144;
cvta.local.u64 %SP, %rd164;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB144_2;

BB144_1:
mul.wide.s32 %rd77, %r54, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 52;
@%p2 bra BB144_1;

BB144_2:
mov.u32 %r55, 0;
@%p1 bra BB144_4;

BB144_3:
mul.wide.s32 %rd81, %r55, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 52;
@%p4 bra BB144_3;

BB144_4:
mov.u32 %r56, 0;
@%p1 bra BB144_6;

BB144_5:
mul.wide.s32 %rd85, %r56, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p6, %r56, 52;
@%p6 bra BB144_5;

BB144_6:
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %ntid.x;
mul.wide.u32 %rd89, %r23, %r22;
mov.u32 %r24, %tid.x;
cvt.u64.u32	%rd90, %r24;
add.s64 %rd152, %rd89, %rd90;
setp.ge.u64	%p7, %rd152, %rd73;
@%p7 bra BB144_27;

ld.local.u32 %r25, [%rd3+408];
add.s32 %r7, %r25, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r26, [%rd4+408];
add.s32 %r8, %r26, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r27, [%rd5+408];
add.s32 %r9, %r27, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r25, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r26, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r27, 8;
add.s64 %rd21, %rd5, %rd96;

BB144_8:
mov.u64 %rd131, %rd152;
mov.u64 %rd22, %rd131;
mov.u64 %rd125, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd163, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r57, %r7;
mov.u64 %rd149, %rd22;
mov.u64 %rd150, %rd22;
mov.u64 %rd162, %rd98;
@%p8 bra BB144_13;

BB144_9:
mov.u64 %rd25, %rd150;
mov.u32 %r10, %r57;
ld.local.u64 %rd27, [%rd125];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB144_11;
bra.uni BB144_10;

BB144_11:
cvt.u32.u64	%r28, %rd27;
cvt.u32.u64	%r29, %rd25;
div.u32 %r30, %r29, %r28;
rem.u32 %r31, %r29, %r28;
cvt.u64.u32	%rd151, %r30;
cvt.u64.u32	%rd126, %r31;
bra.uni BB144_12;

BB144_10:
div.u64 %rd151, %rd25, %rd27;
rem.u64 %rd126, %rd25, %rd27;

BB144_12:
mov.u64 %rd32, %rd151;
ld.local.u64 %rd101, [%rd125+200];
mul.lo.s64 %rd102, %rd101, %rd126;
add.s64 %rd163, %rd102, %rd163;
add.s64 %rd125, %rd125, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r57, %r11;
mov.u64 %rd149, %rd32;
mov.u64 %rd150, %rd32;
mov.u64 %rd153, %rd163;
mov.u64 %rd162, %rd153;
@%p10 bra BB144_9;

BB144_13:
mov.u64 %rd37, %rd162;
mov.u64 %rd127, %rd20;
mul.lo.s64 %rd105, %rd13, %rd149;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd161, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r58, %r8;
mov.u64 %rd147, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd160, %rd98;
@%p11 bra BB144_18;

BB144_14:
mov.u32 %r12, %r58;
ld.local.u64 %rd43, [%rd127];
or.b64 %rd106, %rd147, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB144_16;
bra.uni BB144_15;

BB144_16:
cvt.u32.u64	%r32, %rd43;
cvt.u32.u64	%r33, %rd147;
div.u32 %r34, %r33, %r32;
rem.u32 %r35, %r33, %r32;
cvt.u64.u32	%rd148, %r34;
cvt.u64.u32	%rd128, %r35;
bra.uni BB144_17;

BB144_15:
div.u64 %rd148, %rd147, %rd43;
rem.u64 %rd128, %rd147, %rd43;

BB144_17:
mov.u64 %rd147, %rd148;
ld.local.u64 %rd108, [%rd127+200];
mul.lo.s64 %rd109, %rd108, %rd128;
add.s64 %rd161, %rd109, %rd161;
add.s64 %rd127, %rd127, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r58, %r13;
mov.u64 %rd146, %rd147;
mov.u64 %rd160, %rd161;
@%p13 bra BB144_14;

BB144_18:
shl.b64 %rd112, %rd39, 3;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd129, %rd21;
mul.lo.s64 %rd113, %rd15, %rd146;
add.s64 %rd56, %rd113, %rd160;
mov.u64 %rd159, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r59, %r9;
mov.u64 %rd144, %rd22;
mov.u64 %rd143, %rd22;
mov.u64 %rd158, %rd98;
@%p14 bra BB144_23;

BB144_19:
mov.u32 %r14, %r59;
ld.local.u64 %rd60, [%rd129];
or.b64 %rd114, %rd144, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB144_21;
bra.uni BB144_20;

BB144_21:
cvt.u32.u64	%r36, %rd60;
cvt.u32.u64	%r37, %rd144;
div.u32 %r38, %r37, %r36;
rem.u32 %r39, %r37, %r36;
cvt.u64.u32	%rd145, %r38;
cvt.u64.u32	%rd130, %r39;
bra.uni BB144_22;

BB144_20:
div.u64 %rd145, %rd144, %rd60;
rem.u64 %rd130, %rd144, %rd60;

BB144_22:
mov.u64 %rd144, %rd145;
ld.local.u64 %rd116, [%rd129+200];
mul.lo.s64 %rd117, %rd116, %rd130;
add.s64 %rd159, %rd117, %rd159;
add.s64 %rd129, %rd129, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r59, %r15;
mov.u64 %rd143, %rd144;
mov.u64 %rd158, %rd159;
@%p16 bra BB144_19;

BB144_23:
shl.b64 %rd118, %rd56, 3;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd143;
add.s64 %rd71, %rd120, %rd158;
ld.global.f64 %fd1, [%rd119];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r40, %r16, 20;
add.s32 %r41, %r18, %r40;
mov.b64 %fd46, {%r17, %r41};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r42}, %fd6;
}
mov.b32 %f2, %r42;
abs.f32 %f1, %f2;
setp.lt.f32	%p17, %f1, 0f4086232B;
@%p17 bra BB144_26;

setp.gt.f64	%p18, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd46, 0d0000000000000000, %fd39, %p18;
setp.geu.f32	%p19, %f1, 0f40874800;
@%p19 bra BB144_26;

shr.u32 %r43, %r16, 31;
add.s32 %r44, %r16, %r43;
shr.s32 %r45, %r44, 1;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, %r18;
mov.b64 %fd40, {%r17, %r47};
sub.s32 %r48, %r16, %r45;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, 1072693248;
mov.u32 %r51, 0;
mov.b64 %fd41, {%r51, %r50};
mul.f64 %fd46, %fd40, %fd41;

BB144_26:
ld.param.u64 %rd124, [_Z21kernelPointwiseApply3I26gatedLinearCSigMul_functorIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd121, %rd71, 3;
add.s64 %rd122, %rd18, %rd121;
add.f64 %fd42, %fd46, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd122];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd54], %fd45;
mov.u32 %r52, %nctaid.x;
mul.wide.u32 %rd123, %r52, %r23;
add.s64 %rd152, %rd123, %rd22;
setp.lt.u64	%p20, %rd152, %rd124;
@%p20 bra BB144_8;

BB144_27:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<36>;
.reg .f64 %fd<54>;
.reg .b64 %rd<26>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r13, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r35, %r13, %r14, %r15;
setp.ge.u32	%p1, %r35, %r12;
@%p1 bra BB145_6;

cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd4, %rd7;

BB145_2:
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s32 %r16, %r35, %r34;
cvt.u64.u32	%rd11, %r16;
add.s64 %rd12, %rd11, %rd25;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd1, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r8}, %fd37;
}
shl.b32 %r17, %r6, 20;
add.s32 %r18, %r8, %r17;
mov.b64 %fd53, {%r7, %r18};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r19}, %fd6;
}
mov.b32 %f2, %r19;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB145_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB145_5;

shr.u32 %r20, %r6, 31;
add.s32 %r21, %r6, %r20;
shr.s32 %r22, %r21, 1;
shl.b32 %r23, %r22, 20;
add.s32 %r24, %r23, %r8;
mov.b64 %fd40, {%r7, %r24};
sub.s32 %r25, %r6, %r22;
shl.b32 %r26, %r25, 20;
add.s32 %r27, %r26, 1072693248;
mov.u32 %r28, 0;
mov.b64 %fd41, {%r28, %r27};
mul.f64 %fd53, %fd40, %fd41;

BB145_5:
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r29, %r35, %r11;
mul.wide.u32 %rd15, %r29, 8;
add.s64 %rd16, %rd4, %rd15;
ld.global.f64 %fd44, [%rd16];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r30, %r35, %r10;
cvt.u64.u32	%rd17, %r30;
mul.wide.u32 %rd18, %r30, 8;
add.s64 %rd19, %rd3, %rd18;
st.global.f64 [%rd19], %fd45;
add.s64 %rd20, %rd17, %rd9;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd3, %rd21;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd16];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd23, %r16, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd51, [%rd24];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd22], %fd52;
mov.u32 %r33, %nctaid.x;
mad.lo.s32 %r35, %r33, %r13, %r35;
setp.lt.u32	%p5, %r35, %r12;
@%p5 bra BB145_2;

BB145_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r63, %r33, %r34, %r35;
setp.ge.u32	%p1, %r63, %r24;
@%p1 bra BB146_6;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;
cvta.to.global.u64 %rd5, %rd9;

BB146_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r36, %r63, %r27;
add.s32 %r37, %r36, %r63;
shr.u32 %r38, %r37, %r28;
mul.lo.s32 %r39, %r38, %r30;
sub.s32 %r40, %r63, %r39;
mul.lo.s32 %r41, %r40, %r26;
mad.lo.s32 %r42, %r25, %r38, %r41;
cvt.u64.u32	%rd6, %r42;
add.s64 %rd12, %rd6, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd5, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r10, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r12}, %fd37;
}
shl.b32 %r43, %r10, 20;
add.s32 %r44, %r12, %r43;
mov.b64 %fd53, {%r11, %r44};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd6;
}
mov.b32 %f2, %r45;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB146_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB146_5;

shr.u32 %r46, %r10, 31;
add.s32 %r47, %r10, %r46;
shr.s32 %r48, %r47, 1;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, %r12;
mov.b64 %fd40, {%r11, %r50};
sub.s32 %r51, %r10, %r48;
shl.b32 %r52, %r51, 20;
add.s32 %r53, %r52, 1072693248;
mov.u32 %r54, 0;
mov.b64 %fd41, {%r54, %r53};
mul.f64 %fd53, %fd40, %fd41;

BB146_5:
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r61, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r60, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r59, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
shl.b64 %rd15, %rd6, 3;
add.s64 %rd16, %rd5, %rd15;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r55, %r63, %r59;
mul.wide.u32 %rd17, %r55, 8;
add.s64 %rd18, %rd3, %rd17;
ld.global.f64 %fd44, [%rd18];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r56, %r63, %r60;
cvt.u64.u32	%rd19, %r56;
mul.wide.u32 %rd20, %r56, 8;
add.s64 %rd21, %rd2, %rd20;
st.global.f64 [%rd21], %fd45;
add.s64 %rd22, %rd19, %rd25;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd2, %rd23;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd18];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd16];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd24], %fd52;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r63, %r58, %r61, %r63;
setp.lt.u32	%p5, %r63, %r62;
@%p5 bra BB146_2;

BB146_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot147[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<54>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot147;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB147_2;

BB147_1:
mul.wide.s32 %rd18, %r53, 8;
add.s64 %rd19, %rd2, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB147_1;

BB147_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r60, %r24, %r25, %r26;
setp.ge.u32	%p3, %r60, %r22;
@%p3 bra BB147_10;

cvta.to.global.u64 %rd5, %rd13;
cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd22, %r27, 4;
add.s64 %rd8, %rd1, %rd22;

BB147_4:
mov.u32 %r55, %r60;
mov.u32 %r7, %r55;
mov.u64 %rd41, %rd8;
mov.u32 %r62, 0;
mov.u32 %r63, %r62;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r54, %r6;
mov.u32 %r58, %r7;
mov.u32 %r59, %r7;
@%p4 bra BB147_6;

BB147_5:
mov.u32 %r9, %r59;
mov.u32 %r8, %r54;
ld.local.u32 %r30, [%rd41+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd41+104];
mad.lo.s32 %r63, %r32, %r31, %r63;
div.u32 %r12, %r9, %r30;
add.s64 %rd41, %rd41, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r54, %r13;
mov.u32 %r58, %r12;
mov.u32 %r59, %r12;
mov.u32 %r62, %r63;
@%p5 bra BB147_5;

BB147_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r33, [%rd38+108];
mad.lo.s32 %r34, %r33, %r58, %r62;
ld.local.u64 %rd23, [%rd38];
cvta.to.global.u64 %rd24, %rd23;
cvt.u64.u32	%rd25, %r34;
mul.wide.u32 %rd26, %r34, 8;
add.s64 %rd12, %rd24, %rd26;
add.s64 %rd27, %rd25, %rd40;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd24, %rd28;
ld.global.f64 %fd1, [%rd29];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r35, %r16, 20;
add.s32 %r36, %r18, %r35;
mov.b64 %fd53, {%r17, %r36};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd6;
}
mov.b32 %f2, %r37;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB147_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB147_9;

shr.u32 %r38, %r16, 31;
add.s32 %r39, %r16, %r38;
shr.s32 %r40, %r39, 1;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, %r18;
mov.b64 %fd40, {%r17, %r42};
sub.s32 %r43, %r16, %r40;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, 1072693248;
mov.u32 %r46, 0;
mov.b64 %fd41, {%r46, %r45};
mul.f64 %fd53, %fd40, %fd41;

BB147_9:
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r47, %r7, %r52;
mul.wide.u32 %rd30, %r47, 8;
add.s64 %rd31, %rd6, %rd30;
ld.global.f64 %fd44, [%rd31];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r48, %r7, %r20;
cvt.u64.u32	%rd32, %r48;
mul.wide.u32 %rd33, %r48, 8;
add.s64 %rd34, %rd5, %rd33;
st.global.f64 [%rd34], %fd45;
add.s64 %rd35, %rd32, %rd16;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd5, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd31];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd12];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r60, %r50, %r24, %r7;
setp.lt.u32	%p9, %r60, %r51;
@%p9 bra BB147_4;

BB147_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r63, %r33, %r34, %r35;
setp.ge.u32	%p1, %r63, %r24;
@%p1 bra BB148_6;

cvta.to.global.u64 %rd3, %rd6;
cvta.to.global.u64 %rd5, %rd7;

BB148_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s32 %r36, %r63, %r62;
cvt.u64.u32	%rd11, %r36;
add.s64 %rd12, %rd11, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd1, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd37;
}
shl.b32 %r37, %r11, 20;
add.s32 %r38, %r13, %r37;
mov.b64 %fd53, {%r12, %r38};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r39}, %fd6;
}
mov.b32 %f2, %r39;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB148_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB148_5;

shr.u32 %r40, %r11, 31;
add.s32 %r41, %r11, %r40;
shr.s32 %r42, %r41, 1;
shl.b32 %r43, %r42, 20;
add.s32 %r44, %r43, %r13;
mov.b64 %fd40, {%r12, %r44};
sub.s32 %r45, %r11, %r42;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, 1072693248;
mov.u32 %r48, 0;
mov.b64 %fd41, {%r48, %r47};
mul.f64 %fd53, %fd40, %fd41;

BB148_5:
mov.u32 %r61, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r60, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r59, %r63, %r27;
add.s32 %r49, %r59, %r63;
shr.u32 %r50, %r49, %r28;
mul.lo.s32 %r51, %r50, %r30;
sub.s32 %r52, %r63, %r51;
mul.lo.s32 %r53, %r52, %r26;
mad.lo.s32 %r54, %r25, %r50, %r53;
mul.wide.u32 %rd15, %r54, 8;
add.s64 %rd16, %rd5, %rd15;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd16];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r55, %r63, %r60;
cvt.u64.u32	%rd17, %r55;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd3, %rd18;
st.global.f64 [%rd19], %fd45;
add.s64 %rd20, %rd17, %rd25;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd3, %rd21;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd16];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd23, %r36, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd51, [%rd24];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd22], %fd52;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r63, %r58, %r61, %r63;
setp.lt.u32	%p5, %r63, %r24;
@%p5 bra BB148_2;

BB148_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB149_6;

cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd4, %rd8;
cvta.to.global.u64 %rd5, %rd9;

BB149_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r56, %r88, %r47;
add.s32 %r57, %r56, %r88;
shr.u32 %r58, %r57, %r48;
mul.lo.s32 %r59, %r58, %r50;
sub.s32 %r60, %r88, %r59;
mul.lo.s32 %r61, %r60, %r46;
mad.lo.s32 %r62, %r45, %r58, %r61;
cvt.u64.u32	%rd6, %r62;
add.s64 %rd12, %rd6, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd5, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd37;
}
shl.b32 %r63, %r15, 20;
add.s32 %r64, %r17, %r63;
mov.b64 %fd53, {%r16, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f2, %r65;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB149_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB149_5;

shr.u32 %r66, %r15, 31;
add.s32 %r67, %r15, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r17;
mov.b64 %fd40, {%r16, %r70};
sub.s32 %r71, %r15, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd41, {%r74, %r73};
mul.f64 %fd53, %fd40, %fd41;

BB149_5:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r86, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
mul.hi.u32 %r84, %r88, %r39;
add.s32 %r75, %r84, %r88;
shr.u32 %r76, %r75, %r40;
mul.lo.s32 %r77, %r76, %r42;
sub.s32 %r78, %r88, %r77;
mul.lo.s32 %r79, %r78, %r38;
mad.lo.s32 %r80, %r37, %r76, %r79;
mul.wide.u32 %rd15, %r80, 8;
add.s64 %rd16, %rd4, %rd15;
shl.b64 %rd17, %rd6, 3;
add.s64 %rd18, %rd5, %rd17;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd16];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r81, %r88, %r85;
cvt.u64.u32	%rd19, %r81;
mul.wide.u32 %rd20, %r81, 8;
add.s64 %rd21, %rd2, %rd20;
st.global.f64 [%rd21], %fd45;
add.s64 %rd22, %rd19, %rd25;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd2, %rd23;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd16];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd18];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd24], %fd52;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r86, %r88;
setp.lt.u32	%p5, %r88, %r87;
@%p5 bra BB149_2;

BB149_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot150[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot150;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd19, %r78, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB150_10;

cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd15;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd23, %r47, 4;
add.s64 %rd8, %rd1, %rd23;

BB150_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd42, %rd8;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB150_6;

BB150_5:
mov.u32 %r14, %r84;
mov.u32 %r13, %r79;
ld.local.u32 %r50, [%rd42+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd42+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r17, %r14, %r50;
add.s64 %rd42, %rd42, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r79, %r18;
mov.u32 %r83, %r17;
mov.u32 %r84, %r17;
mov.u32 %r87, %r88;
@%p5 bra BB150_5;

BB150_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd12, %rd7, %rd24;
ld.local.u32 %r59, [%rd38+108];
mad.lo.s32 %r60, %r59, %r83, %r87;
ld.local.u64 %rd25, [%rd38];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r60;
mul.wide.u32 %rd28, %r60, 8;
add.s64 %rd13, %rd26, %rd28;
add.s64 %rd29, %rd27, %rd40;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd26, %rd30;
ld.global.f64 %fd1, [%rd31];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r61, %r21, 20;
add.s32 %r62, %r23, %r61;
mov.b64 %fd53, {%r22, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB150_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB150_9;

shr.u32 %r64, %r21, 31;
add.s32 %r65, %r21, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r23;
mov.b64 %fd40, {%r22, %r68};
sub.s32 %r69, %r21, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd53, %fd40, %fd41;

BB150_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r73, %r11, %r77;
cvt.u64.u32	%rd32, %r73;
mul.wide.u32 %rd33, %r73, 8;
add.s64 %rd34, %rd5, %rd33;
st.global.f64 [%rd34], %fd45;
add.s64 %rd35, %rd32, %rd41;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd5, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd12];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd13];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB150_4;

BB150_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot151[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .f64 %fd<54>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot151;
cvta.local.u64 %SP, %rd42;
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mov.u64 %rd3, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd16;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB151_2;

BB151_1:
mul.wide.s32 %rd18, %r54, 8;
add.s64 %rd19, %rd3, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB151_1;

BB151_2:
mov.u32 %r23, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r61, %r23, %r24, %r25;
setp.ge.u32	%p3, %r61, %r21;
@%p3 bra BB151_10;

cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r6, %r26, -1;
mul.wide.s32 %rd22, %r26, 4;
add.s64 %rd8, %rd1, %rd22;

BB151_4:
mov.u32 %r56, %r61;
mov.u32 %r7, %r56;
mov.u64 %rd41, %rd8;
mov.u32 %r63, 0;
mov.u32 %r64, %r63;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r59, %r7;
mov.u32 %r60, %r7;
@%p4 bra BB151_6;

BB151_5:
mov.u32 %r9, %r60;
mov.u32 %r8, %r55;
ld.local.u32 %r29, [%rd41+4];
rem.u32 %r30, %r9, %r29;
ld.local.u32 %r31, [%rd41+104];
mad.lo.s32 %r64, %r31, %r30, %r64;
div.u32 %r12, %r9, %r29;
add.s64 %rd41, %rd41, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r55, %r13;
mov.u32 %r59, %r12;
mov.u32 %r60, %r12;
mov.u32 %r63, %r64;
@%p5 bra BB151_5;

BB151_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r32, [%rd38+108];
mad.lo.s32 %r33, %r32, %r59, %r63;
ld.local.u64 %rd23, [%rd38];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r33, 8;
add.s64 %rd12, %rd24, %rd25;
mul.lo.s32 %r34, %r7, %r52;
cvt.u64.u32	%rd26, %r34;
add.s64 %rd27, %rd26, %rd40;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd2, %rd28;
ld.global.f64 %fd1, [%rd29];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r35, %r16, 20;
add.s32 %r36, %r18, %r35;
mov.b64 %fd53, {%r17, %r36};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd6;
}
mov.b32 %f2, %r37;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB151_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB151_9;

shr.u32 %r38, %r16, 31;
add.s32 %r39, %r16, %r38;
shr.s32 %r40, %r39, 1;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, %r18;
mov.b64 %fd40, {%r17, %r42};
sub.s32 %r43, %r16, %r40;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, 1072693248;
mov.u32 %r46, 0;
mov.b64 %fd41, {%r46, %r45};
mul.f64 %fd53, %fd40, %fd41;

BB151_9:
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r47, %r7, %r53;
cvt.u64.u32	%rd30, %r47;
mul.wide.u32 %rd31, %r47, 8;
add.s64 %rd32, %rd6, %rd31;
st.global.f64 [%rd32], %fd45;
add.s64 %rd33, %rd30, %rd15;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd35, %rd6, %rd34;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd12];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd2, %rd36;
ld.global.f64 %fd51, [%rd37];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd35], %fd52;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r61, %r50, %r23, %r7;
setp.lt.u32	%p9, %r61, %r51;
@%p9 bra BB151_4;

BB151_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot152[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot152;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB152_2;

BB152_1:
mul.wide.s32 %rd19, %r78, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB152_1;

BB152_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r85, %r43, %r44, %r45;
setp.ge.u32	%p3, %r85, %r33;
@%p3 bra BB152_10;

cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r46, [%rd1+208];
add.s32 %r10, %r46, -1;
cvta.to.global.u64 %rd7, %rd15;
mul.wide.s32 %rd23, %r46, 4;
add.s64 %rd8, %rd1, %rd23;

BB152_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd42, %rd8;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB152_6;

BB152_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r49, [%rd42+4];
rem.u32 %r50, %r13, %r49;
ld.local.u32 %r51, [%rd42+104];
mad.lo.s32 %r88, %r51, %r50, %r88;
div.u32 %r16, %r13, %r49;
add.s64 %rd42, %rd42, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB152_5;

BB152_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r52, [%rd38+108];
mad.lo.s32 %r53, %r52, %r83, %r87;
ld.local.u64 %rd24, [%rd38];
cvta.to.global.u64 %rd25, %rd24;
mul.wide.u32 %rd26, %r53, 8;
add.s64 %rd12, %rd25, %rd26;
mul.hi.u32 %r54, %r11, %r37;
add.s32 %r55, %r54, %r11;
shr.u32 %r56, %r55, %r38;
mul.lo.s32 %r57, %r56, %r40;
sub.s32 %r58, %r11, %r57;
mul.lo.s32 %r59, %r58, %r36;
mad.lo.s32 %r60, %r35, %r56, %r59;
cvt.u64.u32	%rd13, %r60;
add.s64 %rd27, %rd13, %rd40;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd7, %rd28;
ld.global.f64 %fd1, [%rd29];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd37;
}
shl.b32 %r61, %r20, 20;
add.s32 %r62, %r22, %r61;
mov.b64 %fd53, {%r21, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB152_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB152_9;

shr.u32 %r64, %r20, 31;
add.s32 %r65, %r20, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r22;
mov.b64 %fd40, {%r21, %r68};
sub.s32 %r69, %r20, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd53, %fd40, %fd41;

BB152_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd30, %rd13, 3;
add.s64 %rd31, %rd7, %rd30;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd12];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r73, %r11, %r77;
cvt.u64.u32	%rd32, %r73;
mul.wide.u32 %rd33, %r73, 8;
add.s64 %rd34, %rd5, %rd33;
st.global.f64 [%rd34], %fd45;
add.s64 %rd35, %rd32, %rd41;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd5, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd12];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd31];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r43, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB152_4;

BB152_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot153[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<92>;
.reg .f64 %fd<54>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot153;
cvta.local.u64 %SP, %rd57;
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd23, %SP, 216;
cvta.to.local.u64 %rd2, %rd23;
add.u64 %rd24, %SP, 0;
cvta.to.local.u64 %rd3, %rd24;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB153_2;

BB153_1:
mul.wide.s32 %rd25, %r70, 8;
add.s64 %rd26, %rd4, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd2, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB153_1;

BB153_2:
mov.u32 %r71, 0;
@%p1 bra BB153_4;

BB153_3:
mul.wide.s32 %rd29, %r71, 8;
add.s64 %rd30, %rd1, %rd29;
ld.param.u64 %rd31, [%rd30];
add.s64 %rd32, %rd3, %rd29;
st.local.u64 [%rd32], %rd31;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB153_3;

BB153_4:
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r84, %r35, %r36, %r37;
setp.ge.u32	%p5, %r84, %r32;
@%p5 bra BB153_15;

cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r38, [%rd2+208];
add.s32 %r7, %r38, -1;
mul.wide.s32 %rd33, %r38, 4;
add.s64 %rd11, %rd2, %rd33;

BB153_6:
mov.u32 %r74, %r84;
mov.u32 %r8, %r74;
mov.u64 %rd55, %rd11;
mov.u32 %r40, 0;
mov.u32 %r91, %r40;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r72, %r7;
mov.u32 %r82, %r8;
mov.u32 %r83, %r8;
mov.u32 %r90, %r40;
@%p6 bra BB153_8;

BB153_7:
mov.u32 %r10, %r83;
mov.u32 %r9, %r72;
ld.local.u32 %r41, [%rd55+4];
rem.u32 %r42, %r10, %r41;
ld.local.u32 %r43, [%rd55+104];
mad.lo.s32 %r91, %r43, %r42, %r91;
div.u32 %r13, %r10, %r41;
add.s64 %rd55, %rd55, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r72, %r14;
mov.u32 %r82, %r13;
mov.u32 %r83, %r13;
mov.u32 %r85, %r91;
mov.u32 %r90, %r85;
@%p7 bra BB153_7;

BB153_8:
mov.u32 %r16, %r90;
add.u64 %rd52, %SP, 216;
cvta.to.local.u64 %rd51, %rd52;
ld.local.u32 %r45, [%rd51+108];
mad.lo.s32 %r46, %r45, %r82, %r16;
ld.local.u64 %rd34, [%rd51];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r46, 8;
add.s64 %rd15, %rd35, %rd36;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r73, %r17, -1;
setp.lt.s32	%p8, %r73, 1;
mov.u32 %r80, %r8;
mov.u32 %r88, %r40;
@%p8 bra BB153_11;

mul.wide.s32 %rd37, %r17, 4;
add.s64 %rd56, %rd3, %rd37;
mov.u32 %r89, 0;
mov.u32 %r81, %r8;

BB153_10:
ld.local.u32 %r48, [%rd56+4];
rem.u32 %r49, %r81, %r48;
ld.local.u32 %r50, [%rd56+104];
mad.lo.s32 %r89, %r50, %r49, %r89;
div.u32 %r81, %r81, %r48;
add.s64 %rd56, %rd56, -4;
add.s32 %r73, %r73, -1;
setp.gt.s32	%p9, %r73, 0;
mov.u32 %r80, %r81;
mov.u32 %r88, %r89;
@%p9 bra BB153_10;

BB153_11:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r80, %r88;
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
cvt.u64.u32	%rd40, %r52;
mul.wide.u32 %rd41, %r52, 8;
add.s64 %rd19, %rd39, %rd41;
add.s64 %rd42, %rd40, %rd53;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd39, %rd43;
ld.global.f64 %fd1, [%rd44];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r53, %r27, 20;
add.s32 %r54, %r29, %r53;
mov.b64 %fd53, {%r28, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd6;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB153_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB153_14;

shr.u32 %r56, %r27, 31;
add.s32 %r57, %r27, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r29;
mov.b64 %fd40, {%r28, %r60};
sub.s32 %r61, %r27, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd41, {%r64, %r63};
mul.f64 %fd53, %fd40, %fd41;

BB153_14:
ld.param.u64 %rd54, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r69, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd15];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s32 %r65, %r8, %r69;
cvt.u64.u32	%rd45, %r65;
mul.wide.u32 %rd46, %r65, 8;
add.s64 %rd47, %rd9, %rd46;
st.global.f64 [%rd47], %fd45;
add.s64 %rd48, %rd45, %rd54;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd9, %rd49;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd15];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd19];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd50], %fd52;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r84, %r67, %r35, %r8;
setp.lt.u32	%p13, %r84, %r68;
@%p13 bra BB153_6;

BB153_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<64>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r63, %r33, %r34, %r35;
setp.ge.u32	%p1, %r63, %r24;
@%p1 bra BB154_6;

cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd5, %rd6;

BB154_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r62, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s32 %r36, %r63, %r62;
cvt.u64.u32	%rd11, %r36;
add.s64 %rd12, %rd11, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd1, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r11, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r12, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r13}, %fd37;
}
shl.b32 %r37, %r11, 20;
add.s32 %r38, %r13, %r37;
mov.b64 %fd53, {%r12, %r38};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r39}, %fd6;
}
mov.b32 %f2, %r39;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB154_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB154_5;

shr.u32 %r40, %r11, 31;
add.s32 %r41, %r11, %r40;
shr.s32 %r42, %r41, 1;
shl.b32 %r43, %r42, 20;
add.s32 %r44, %r43, %r13;
mov.b64 %fd40, {%r12, %r44};
sub.s32 %r45, %r11, %r42;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, 1072693248;
mov.u32 %r48, 0;
mov.b64 %fd41, {%r48, %r47};
mul.f64 %fd53, %fd40, %fd41;

BB154_5:
mov.u32 %r61, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r60, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r59, %r63, %r27;
add.s32 %r49, %r59, %r63;
shr.u32 %r50, %r49, %r28;
mul.lo.s32 %r51, %r50, %r30;
sub.s32 %r52, %r63, %r51;
mul.lo.s32 %r53, %r52, %r26;
mad.lo.s32 %r54, %r25, %r50, %r53;
cvt.u64.u32	%rd15, %r54;
mul.wide.u32 %rd16, %r54, 8;
add.s64 %rd17, %rd5, %rd16;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r55, %r63, %r60;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd3, %rd18;
ld.global.f64 %fd44, [%rd19];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd17], %fd45;
add.s64 %rd20, %rd15, %rd25;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd5, %rd21;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd19];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd23, %r36, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd51, [%rd24];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd22], %fd52;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r63, %r58, %r61, %r63;
setp.lt.u32	%p5, %r63, %r24;
@%p5 bra BB154_2;

BB154_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r88, %r53, %r54, %r55;
setp.ge.u32	%p1, %r88, %r36;
@%p1 bra BB155_6;

cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd4, %rd7;
cvta.to.global.u64 %rd5, %rd9;

BB155_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r56, %r88, %r47;
add.s32 %r57, %r56, %r88;
shr.u32 %r58, %r57, %r48;
mul.lo.s32 %r59, %r58, %r50;
sub.s32 %r60, %r88, %r59;
mul.lo.s32 %r61, %r60, %r46;
mad.lo.s32 %r62, %r45, %r58, %r61;
cvt.u64.u32	%rd6, %r62;
add.s64 %rd12, %rd6, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd5, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r15, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd37;
}
shl.b32 %r63, %r15, 20;
add.s32 %r64, %r17, %r63;
mov.b64 %fd53, {%r16, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd6;
}
mov.b32 %f2, %r65;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB155_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB155_5;

shr.u32 %r66, %r15, 31;
add.s32 %r67, %r15, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r17;
mov.b64 %fd40, {%r16, %r70};
sub.s32 %r71, %r15, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd41, {%r74, %r73};
mul.f64 %fd53, %fd40, %fd41;

BB155_5:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r86, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r84, %r88, %r39;
add.s32 %r75, %r84, %r88;
shr.u32 %r76, %r75, %r40;
mul.lo.s32 %r77, %r76, %r42;
sub.s32 %r78, %r88, %r77;
mul.lo.s32 %r79, %r78, %r38;
mad.lo.s32 %r80, %r37, %r76, %r79;
cvt.u64.u32	%rd15, %r80;
mul.wide.u32 %rd16, %r80, 8;
add.s64 %rd17, %rd4, %rd16;
shl.b64 %rd18, %rd6, 3;
add.s64 %rd19, %rd5, %rd18;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r81, %r88, %r85;
mul.wide.u32 %rd20, %r81, 8;
add.s64 %rd21, %rd2, %rd20;
ld.global.f64 %fd44, [%rd21];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd17], %fd45;
add.s64 %rd22, %rd15, %rd25;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd4, %rd23;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd21];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd19];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd24], %fd52;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r88, %r83, %r86, %r88;
setp.lt.u32	%p5, %r88, %r87;
@%p5 bra BB155_2;

BB155_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot156[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot156;
cvta.local.u64 %SP, %rd43;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB156_2;

BB156_1:
mul.wide.s32 %rd19, %r79, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB156_1;

BB156_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r86, %r44, %r45, %r46;
setp.ge.u32	%p3, %r86, %r34;
@%p3 bra BB156_10;

cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd7, %rd14;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
mul.wide.s32 %rd23, %r47, 4;
add.s64 %rd8, %rd1, %rd23;

BB156_4:
mov.u32 %r81, %r86;
mov.u32 %r11, %r81;
mov.u64 %rd42, %rd8;
mov.u32 %r88, 0;
mov.u32 %r89, %r88;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r80, %r10;
mov.u32 %r84, %r11;
mov.u32 %r85, %r11;
@%p4 bra BB156_6;

BB156_5:
mov.u32 %r14, %r85;
mov.u32 %r13, %r80;
ld.local.u32 %r50, [%rd42+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd42+104];
mad.lo.s32 %r89, %r52, %r51, %r89;
div.u32 %r17, %r14, %r50;
add.s64 %rd42, %rd42, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r80, %r18;
mov.u32 %r84, %r17;
mov.u32 %r85, %r17;
mov.u32 %r88, %r89;
@%p5 bra BB156_5;

BB156_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r53, [%rd38+108];
mad.lo.s32 %r54, %r53, %r84, %r88;
ld.local.u64 %rd24, [%rd38];
cvta.to.global.u64 %rd12, %rd24;
cvt.u64.u32	%rd13, %r54;
add.s64 %rd25, %rd13, %rd40;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd12, %rd26;
ld.global.f64 %fd1, [%rd27];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r55, %r21, 20;
add.s32 %r56, %r23, %r55;
mov.b64 %fd53, {%r22, %r56};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f2, %r57;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB156_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB156_9;

shr.u32 %r58, %r21, 31;
add.s32 %r59, %r21, %r58;
shr.s32 %r60, %r59, 1;
shl.b32 %r61, %r60, 20;
add.s32 %r62, %r61, %r23;
mov.b64 %fd40, {%r22, %r62};
sub.s32 %r63, %r21, %r60;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, 1072693248;
mov.u32 %r66, 0;
mov.b64 %fd41, {%r66, %r65};
mul.f64 %fd53, %fd40, %fd41;

BB156_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r67, %r77, %r11;
shr.u32 %r68, %r67, %r39;
mul.lo.s32 %r69, %r68, %r41;
sub.s32 %r70, %r11, %r69;
mul.lo.s32 %r71, %r70, %r37;
mad.lo.s32 %r72, %r36, %r68, %r71;
cvt.u64.u32	%rd28, %r72;
mul.wide.u32 %rd29, %r72, 8;
add.s64 %rd30, %rd7, %rd29;
shl.b64 %rd31, %rd13, 3;
add.s64 %rd32, %rd12, %rd31;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r73, %r11, %r78;
mul.wide.u32 %rd33, %r73, 8;
add.s64 %rd34, %rd5, %rd33;
ld.global.f64 %fd44, [%rd34];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd35, %rd28, %rd41;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd7, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd34];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd32];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r86, %r75, %r44, %r11;
setp.lt.u32	%p9, %r86, %r76;
@%p9 bra BB156_4;

BB156_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r89, %r53, %r54, %r55;
setp.ge.u32	%p1, %r89, %r36;
@%p1 bra BB157_6;

cvta.to.global.u64 %rd4, %rd6;
cvta.to.global.u64 %rd5, %rd7;

BB157_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r88, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s32 %r56, %r89, %r88;
cvt.u64.u32	%rd11, %r56;
add.s64 %rd12, %rd11, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd1, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r57, %r16, 20;
add.s32 %r58, %r18, %r57;
mov.b64 %fd53, {%r17, %r58};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r59}, %fd6;
}
mov.b32 %f2, %r59;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB157_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB157_5;

shr.u32 %r60, %r16, 31;
add.s32 %r61, %r16, %r60;
shr.s32 %r62, %r61, 1;
shl.b32 %r63, %r62, 20;
add.s32 %r64, %r63, %r18;
mov.b64 %fd40, {%r17, %r64};
sub.s32 %r65, %r16, %r62;
shl.b32 %r66, %r65, 20;
add.s32 %r67, %r66, 1072693248;
mov.u32 %r68, 0;
mov.b64 %fd41, {%r68, %r67};
mul.f64 %fd53, %fd40, %fd41;

BB157_5:
ld.param.u32 %r87, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r86, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r85, %r89, %r47;
mul.hi.u32 %r84, %r89, %r39;
add.s32 %r69, %r84, %r89;
shr.u32 %r70, %r69, %r40;
mul.lo.s32 %r71, %r70, %r42;
sub.s32 %r72, %r89, %r71;
mul.lo.s32 %r73, %r72, %r38;
mad.lo.s32 %r74, %r37, %r70, %r73;
cvt.u64.u32	%rd15, %r74;
mul.wide.u32 %rd16, %r74, 8;
add.s64 %rd17, %rd4, %rd16;
add.s32 %r75, %r85, %r89;
shr.u32 %r76, %r75, %r48;
mul.lo.s32 %r77, %r76, %r50;
sub.s32 %r78, %r89, %r77;
mul.lo.s32 %r79, %r78, %r46;
mad.lo.s32 %r80, %r45, %r76, %r79;
mul.wide.u32 %rd18, %r80, 8;
add.s64 %rd19, %rd5, %rd18;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd19];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd17], %fd45;
add.s64 %rd20, %rd15, %rd25;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd4, %rd21;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd19];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd23, %r56, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd51, [%rd24];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd22], %fd52;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r89, %r83, %r86, %r89;
setp.lt.u32	%p5, %r89, %r87;
@%p5 bra BB157_2;

BB157_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<54>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r113, %r73, %r74, %r75;
setp.ge.u32	%p1, %r113, %r48;
@%p1 bra BB158_6;

cvta.to.global.u64 %rd3, %rd7;
cvta.to.global.u64 %rd4, %rd8;
cvta.to.global.u64 %rd5, %rd9;

BB158_2:
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r76, %r113, %r67;
add.s32 %r77, %r76, %r113;
shr.u32 %r78, %r77, %r68;
mul.lo.s32 %r79, %r78, %r70;
sub.s32 %r80, %r113, %r79;
mul.lo.s32 %r81, %r80, %r66;
mad.lo.s32 %r82, %r65, %r78, %r81;
cvt.u64.u32	%rd6, %r82;
add.s64 %rd12, %rd6, %rd26;
shl.b64 %rd13, %rd12, 3;
add.s64 %rd14, %rd5, %rd13;
ld.global.f64 %fd1, [%rd14];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd37;
}
shl.b32 %r83, %r20, 20;
add.s32 %r84, %r22, %r83;
mov.b64 %fd53, {%r21, %r84};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd6;
}
mov.b32 %f2, %r85;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB158_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB158_5;

shr.u32 %r86, %r20, 31;
add.s32 %r87, %r20, %r86;
shr.s32 %r88, %r87, 1;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, %r22;
mov.b64 %fd40, {%r21, %r90};
sub.s32 %r91, %r20, %r88;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, 1072693248;
mov.u32 %r94, 0;
mov.b64 %fd41, {%r94, %r93};
mul.f64 %fd53, %fd40, %fd41;

BB158_5:
ld.param.u32 %r112, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r111, %ntid.x;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r110, %r113, %r59;
mul.hi.u32 %r109, %r113, %r51;
add.s32 %r95, %r109, %r113;
shr.u32 %r96, %r95, %r52;
mul.lo.s32 %r97, %r96, %r54;
sub.s32 %r98, %r113, %r97;
mul.lo.s32 %r99, %r98, %r50;
mad.lo.s32 %r100, %r49, %r96, %r99;
cvt.u64.u32	%rd15, %r100;
mul.wide.u32 %rd16, %r100, 8;
add.s64 %rd17, %rd3, %rd16;
add.s32 %r101, %r110, %r113;
shr.u32 %r102, %r101, %r60;
mul.lo.s32 %r103, %r102, %r62;
sub.s32 %r104, %r113, %r103;
mul.lo.s32 %r105, %r104, %r58;
mad.lo.s32 %r106, %r57, %r102, %r105;
mul.wide.u32 %rd18, %r106, 8;
add.s64 %rd19, %rd4, %rd18;
shl.b64 %rd20, %rd6, 3;
add.s64 %rd21, %rd5, %rd20;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd19];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd17], %fd45;
add.s64 %rd22, %rd15, %rd25;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd3, %rd23;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd19];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd21];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd24], %fd52;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r113, %r108, %r111, %r113;
setp.lt.u32	%p5, %r113, %r112;
@%p5 bra BB158_2;

BB158_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot159[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<115>;
.reg .f64 %fd<54>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot159;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r104, 0;
mov.pred %p1, 0;
@%p1 bra BB159_2;

BB159_1:
mul.wide.s32 %rd19, %r104, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r104, %r104, 1;
setp.lt.u32	%p2, %r104, 27;
@%p2 bra BB159_1;

BB159_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r111, %r65, %r66, %r67;
setp.ge.u32	%p3, %r111, %r47;
@%p3 bra BB159_10;

cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd15;
ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd8, %rd23;
mul.wide.s32 %rd24, %r68, 4;
add.s64 %rd9, %rd1, %rd24;

BB159_4:
mov.u32 %r106, %r111;
mov.u32 %r16, %r106;
mov.u64 %rd40, %rd9;
mov.u32 %r113, 0;
mov.u32 %r114, %r113;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r105, %r14;
mov.u32 %r109, %r16;
mov.u32 %r110, %r16;
@%p4 bra BB159_6;

BB159_5:
mov.u32 %r20, %r110;
mov.u32 %r19, %r105;
ld.local.u32 %r71, [%rd40+4];
rem.u32 %r72, %r20, %r71;
ld.local.u32 %r73, [%rd40+104];
mad.lo.s32 %r114, %r73, %r72, %r114;
div.u32 %r23, %r20, %r71;
add.s64 %rd40, %rd40, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r105, %r24;
mov.u32 %r109, %r23;
mov.u32 %r110, %r23;
mov.u32 %r113, %r114;
@%p5 bra BB159_5;

BB159_6:
ld.param.u64 %rd38, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mad.lo.s32 %r74, %r15, %r109, %r113;
cvt.u64.u32	%rd13, %r74;
add.s64 %rd25, %rd13, %rd38;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd8, %rd26;
ld.global.f64 %fd1, [%rd27];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r75, %r27, 20;
add.s32 %r76, %r29, %r75;
mov.b64 %fd53, {%r28, %r76};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r77}, %fd6;
}
mov.b32 %f2, %r77;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB159_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB159_9;

shr.u32 %r78, %r27, 31;
add.s32 %r79, %r27, %r78;
shr.s32 %r80, %r79, 1;
shl.b32 %r81, %r80, 20;
add.s32 %r82, %r81, %r29;
mov.b64 %fd40, {%r28, %r82};
sub.s32 %r83, %r27, %r80;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, 1072693248;
mov.u32 %r86, 0;
mov.b64 %fd41, {%r86, %r85};
mul.f64 %fd53, %fd40, %fd41;

BB159_9:
ld.param.u64 %rd39, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r103, %r16, %r59;
mul.hi.u32 %r102, %r16, %r51;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r87, %r102, %r16;
shr.u32 %r88, %r87, %r52;
mul.lo.s32 %r89, %r88, %r54;
sub.s32 %r90, %r16, %r89;
mul.lo.s32 %r91, %r90, %r50;
mad.lo.s32 %r92, %r49, %r88, %r91;
cvt.u64.u32	%rd28, %r92;
mul.wide.u32 %rd29, %r92, 8;
add.s64 %rd30, %rd6, %rd29;
add.s32 %r93, %r103, %r16;
shr.u32 %r94, %r93, %r60;
mul.lo.s32 %r95, %r94, %r62;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r58;
mad.lo.s32 %r98, %r57, %r94, %r97;
mul.wide.u32 %rd31, %r98, 8;
add.s64 %rd32, %rd7, %rd31;
shl.b64 %rd33, %rd13, 3;
add.s64 %rd34, %rd8, %rd33;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd32];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd35, %rd28, %rd39;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd6, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd32];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd34];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r111, %r100, %r65, %r16;
setp.lt.u32	%p9, %r111, %r101;
@%p9 bra BB159_4;

BB159_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot160[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot160;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd18;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB160_2;

BB160_1:
mul.wide.s32 %rd20, %r78, 8;
add.s64 %rd21, %rd3, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB160_1;

BB160_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r85, %r42, %r43, %r44;
setp.ge.u32	%p3, %r85, %r32;
@%p3 bra BB160_10;

cvta.to.global.u64 %rd7, %rd15;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r10, %r45, -1;
mul.wide.s32 %rd24, %r45, 4;
add.s64 %rd8, %rd1, %rd24;

BB160_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd44, %rd8;
mul.hi.u32 %r48, %r11, %r36;
add.s32 %r49, %r48, %r11;
shr.u32 %r50, %r49, %r37;
mul.lo.s32 %r51, %r50, %r39;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r35;
mad.lo.s32 %r54, %r34, %r50, %r53;
cvt.u64.u32	%rd10, %r54;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB160_6;

BB160_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r55, [%rd44+4];
rem.u32 %r56, %r13, %r55;
ld.local.u32 %r57, [%rd44+104];
mad.lo.s32 %r88, %r57, %r56, %r88;
div.u32 %r16, %r13, %r55;
add.s64 %rd44, %rd44, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB160_5;

BB160_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r58, [%rd38+108];
mad.lo.s32 %r59, %r58, %r83, %r87;
ld.local.u64 %rd26, [%rd38];
cvta.to.global.u64 %rd27, %rd26;
mul.wide.u32 %rd28, %r59, 8;
add.s64 %rd14, %rd27, %rd28;
mul.lo.s32 %r60, %r11, %r77;
cvt.u64.u32	%rd29, %r60;
add.s64 %rd30, %rd29, %rd40;
shl.b64 %rd31, %rd30, 3;
add.s64 %rd32, %rd2, %rd31;
ld.global.f64 %fd1, [%rd32];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd37;
}
shl.b32 %r61, %r20, 20;
add.s32 %r62, %r22, %r61;
mov.b64 %fd53, {%r21, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB160_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB160_9;

shr.u32 %r64, %r20, 31;
add.s32 %r65, %r20, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r22;
mov.b64 %fd40, {%r21, %r68};
sub.s32 %r69, %r20, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd53, %fd40, %fd41;

BB160_9:
ld.param.u64 %rd43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
shl.b64 %rd42, %rd10, 3;
add.s64 %rd41, %rd7, %rd42;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd14];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd41], %fd45;
add.s64 %rd33, %rd10, %rd43;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd35, %rd7, %rd34;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd14];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd36, %r60, 8;
add.s64 %rd37, %rd2, %rd36;
ld.global.f64 %fd51, [%rd37];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd35], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r42, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB160_4;

BB160_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot161[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<54>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot161;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB161_2;

BB161_1:
mul.wide.s32 %rd19, %r103, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB161_1;

BB161_2:
mov.u32 %r64, %ntid.x;
mov.u32 %r65, %ctaid.x;
mov.u32 %r66, %tid.x;
mad.lo.s32 %r110, %r64, %r65, %r66;
setp.ge.u32	%p3, %r110, %r46;
@%p3 bra BB161_10;

cvta.to.global.u64 %rd6, %rd14;
ld.local.u32 %r67, [%rd1+208];
add.s32 %r14, %r67, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd7, %rd23;
cvta.to.global.u64 %rd8, %rd15;
mul.wide.s32 %rd24, %r67, 4;
add.s64 %rd9, %rd1, %rd24;

BB161_4:
mov.u32 %r105, %r110;
mov.u32 %r16, %r105;
mov.u64 %rd40, %rd9;
mov.u32 %r112, 0;
mov.u32 %r113, %r112;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r104, %r14;
mov.u32 %r108, %r16;
mov.u32 %r109, %r16;
@%p4 bra BB161_6;

BB161_5:
mov.u32 %r19, %r109;
mov.u32 %r18, %r104;
ld.local.u32 %r70, [%rd40+4];
rem.u32 %r71, %r19, %r70;
ld.local.u32 %r72, [%rd40+104];
mad.lo.s32 %r113, %r72, %r71, %r113;
div.u32 %r22, %r19, %r70;
add.s64 %rd40, %rd40, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r104, %r23;
mov.u32 %r108, %r22;
mov.u32 %r109, %r22;
mov.u32 %r112, %r113;
@%p5 bra BB161_5;

BB161_6:
ld.param.u64 %rd38, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r73, %r16, %r58;
add.s32 %r74, %r73, %r16;
shr.u32 %r75, %r74, %r59;
mul.lo.s32 %r76, %r75, %r61;
sub.s32 %r77, %r16, %r76;
mul.lo.s32 %r78, %r77, %r57;
mad.lo.s32 %r79, %r56, %r75, %r78;
cvt.u64.u32	%rd13, %r79;
add.s64 %rd25, %rd13, %rd38;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd8, %rd26;
ld.global.f64 %fd1, [%rd27];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r26, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd37;
}
shl.b32 %r80, %r26, 20;
add.s32 %r81, %r28, %r80;
mov.b64 %fd53, {%r27, %r81};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd6;
}
mov.b32 %f2, %r82;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB161_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB161_9;

shr.u32 %r83, %r26, 31;
add.s32 %r84, %r26, %r83;
shr.s32 %r85, %r84, 1;
shl.b32 %r86, %r85, 20;
add.s32 %r87, %r86, %r28;
mov.b64 %fd40, {%r27, %r87};
sub.s32 %r88, %r26, %r85;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, 1072693248;
mov.u32 %r91, 0;
mov.b64 %fd41, {%r91, %r90};
mul.f64 %fd53, %fd40, %fd41;

BB161_9:
ld.param.u64 %rd39, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r102, %r16, %r50;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r92, %r102, %r16;
shr.u32 %r93, %r92, %r51;
mul.lo.s32 %r94, %r93, %r53;
sub.s32 %r95, %r16, %r94;
mul.lo.s32 %r96, %r95, %r49;
mad.lo.s32 %r97, %r48, %r93, %r96;
cvt.u64.u32	%rd28, %r97;
mul.wide.u32 %rd29, %r97, 8;
add.s64 %rd30, %rd6, %rd29;
mad.lo.s32 %r98, %r15, %r108, %r112;
mul.wide.u32 %rd31, %r98, 8;
add.s64 %rd32, %rd7, %rd31;
shl.b64 %rd33, %rd13, 3;
add.s64 %rd34, %rd8, %rd33;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd32];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd35, %rd28, %rd39;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd6, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd32];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd34];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r110, %r100, %r64, %r16;
setp.lt.u32	%p9, %r110, %r101;
@%p9 bra BB161_4;

BB161_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot162[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<117>;
.reg .f64 %fd<54>;
.reg .b64 %rd<57>;


mov.u64 %rd56, __local_depot162;
cvta.local.u64 %SP, %rd56;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB162_2;

BB162_1:
mul.wide.s32 %rd27, %r95, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB162_1;

BB162_2:
mov.u32 %r96, 0;
@%p1 bra BB162_4;

BB162_3:
mul.wide.s32 %rd31, %r96, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r96, %r96, 1;
setp.lt.u32	%p4, %r96, 27;
@%p4 bra BB162_3;

BB162_4:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r109, %r57, %r58, %r59;
setp.ge.u32	%p5, %r109, %r46;
@%p5 bra BB162_14;

cvta.to.global.u64 %rd10, %rd22;
ld.local.u32 %r60, [%rd2+208];
add.s32 %r11, %r60, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd35, [%rd2];
cvta.to.global.u64 %rd11, %rd35;
ld.local.u32 %r61, [%rd3+208];
add.s32 %r13, %r61, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd12, %rd36;
mul.wide.s32 %rd37, %r60, 4;
add.s64 %rd13, %rd2, %rd37;
mul.wide.s32 %rd38, %r61, 4;
add.s64 %rd14, %rd3, %rd38;

BB162_6:
mov.u32 %r99, %r109;
mov.u32 %r15, %r99;
mov.u64 %rd54, %rd13;
mov.u32 %r63, 0;
mov.u32 %r116, %r63;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r97, %r11;
mov.u32 %r107, %r15;
mov.u32 %r108, %r15;
mov.u32 %r115, %r63;
@%p6 bra BB162_8;

BB162_7:
mov.u32 %r18, %r108;
mov.u32 %r17, %r97;
ld.local.u32 %r64, [%rd54+4];
rem.u32 %r65, %r18, %r64;
ld.local.u32 %r66, [%rd54+104];
mad.lo.s32 %r116, %r66, %r65, %r116;
div.u32 %r21, %r18, %r64;
add.s64 %rd54, %rd54, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r97, %r22;
mov.u32 %r107, %r21;
mov.u32 %r108, %r21;
mov.u32 %r110, %r116;
mov.u32 %r115, %r110;
@%p7 bra BB162_7;

BB162_8:
mov.u32 %r24, %r115;
mov.u64 %rd55, %rd14;
mov.u32 %r114, %r63;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r98, %r13;
mov.u32 %r106, %r15;
mov.u32 %r105, %r15;
mov.u32 %r113, %r63;
@%p8 bra BB162_10;

BB162_9:
mov.u32 %r25, %r98;
ld.local.u32 %r69, [%rd55+4];
rem.u32 %r70, %r106, %r69;
ld.local.u32 %r71, [%rd55+104];
mad.lo.s32 %r114, %r71, %r70, %r114;
div.u32 %r106, %r106, %r69;
add.s64 %rd55, %rd55, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r98, %r30;
mov.u32 %r105, %r106;
mov.u32 %r113, %r114;
@%p9 bra BB162_9;

BB162_10:
ld.param.u64 %rd52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mad.lo.s32 %r33, %r12, %r107, %r24;
mad.lo.s32 %r72, %r14, %r105, %r113;
cvt.u64.u32	%rd21, %r72;
add.s64 %rd39, %rd21, %rd52;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd12, %rd40;
ld.global.f64 %fd1, [%rd41];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd37;
}
shl.b32 %r73, %r34, 20;
add.s32 %r74, %r36, %r73;
mov.b64 %fd53, {%r35, %r74};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd6;
}
mov.b32 %f2, %r75;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB162_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB162_13;

shr.u32 %r76, %r34, 31;
add.s32 %r77, %r34, %r76;
shr.s32 %r78, %r77, 1;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, %r36;
mov.b64 %fd40, {%r35, %r80};
sub.s32 %r81, %r34, %r78;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, 1072693248;
mov.u32 %r84, 0;
mov.b64 %fd41, {%r84, %r83};
mul.f64 %fd53, %fd40, %fd41;

BB162_13:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r94, %r15, %r50;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r85, %r94, %r15;
shr.u32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r53;
sub.s32 %r88, %r15, %r87;
mul.lo.s32 %r89, %r88, %r49;
mad.lo.s32 %r90, %r48, %r86, %r89;
cvt.u64.u32	%rd42, %r90;
mul.wide.u32 %rd43, %r90, 8;
add.s64 %rd44, %rd10, %rd43;
mul.wide.u32 %rd45, %r33, 8;
add.s64 %rd46, %rd11, %rd45;
shl.b64 %rd47, %rd21, 3;
add.s64 %rd48, %rd12, %rd47;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd46];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd44], %fd45;
add.s64 %rd49, %rd42, %rd53;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd51, %rd10, %rd50;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd46];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd48];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd51], %fd52;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r109, %r92, %r57, %r15;
setp.lt.u32	%p13, %r109, %r93;
@%p13 bra BB162_6;

BB162_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot163[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<65>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot163;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd16;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB163_2;

BB163_1:
mul.wide.s32 %rd18, %r54, 8;
add.s64 %rd19, %rd3, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB163_1;

BB163_2:
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r61, %r24, %r25, %r26;
setp.ge.u32	%p3, %r61, %r22;
@%p3 bra BB163_10;

cvta.to.global.u64 %rd6, %rd13;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r6, %r27, -1;
mul.wide.s32 %rd22, %r27, 4;
add.s64 %rd8, %rd1, %rd22;

BB163_4:
mov.u32 %r56, %r61;
mov.u32 %r7, %r56;
mov.u64 %rd42, %rd8;
mov.u32 %r63, 0;
mov.u32 %r64, %r63;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r59, %r7;
mov.u32 %r60, %r7;
@%p4 bra BB163_6;

BB163_5:
mov.u32 %r9, %r60;
mov.u32 %r8, %r55;
ld.local.u32 %r30, [%rd42+4];
rem.u32 %r31, %r9, %r30;
ld.local.u32 %r32, [%rd42+104];
mad.lo.s32 %r64, %r32, %r31, %r64;
div.u32 %r12, %r9, %r30;
add.s64 %rd42, %rd42, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r55, %r13;
mov.u32 %r59, %r12;
mov.u32 %r60, %r12;
mov.u32 %r63, %r64;
@%p5 bra BB163_5;

BB163_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r33, [%rd38+108];
mad.lo.s32 %r16, %r33, %r59, %r63;
ld.local.u64 %rd12, [%rd38];
mul.lo.s32 %r34, %r7, %r52;
cvt.u64.u32	%rd23, %r34;
add.s64 %rd24, %rd23, %rd40;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd2, %rd25;
ld.global.f64 %fd1, [%rd26];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r19}, %fd37;
}
shl.b32 %r35, %r17, 20;
add.s32 %r36, %r19, %r35;
mov.b64 %fd53, {%r18, %r36};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r37}, %fd6;
}
mov.b32 %f2, %r37;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB163_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB163_9;

shr.u32 %r38, %r17, 31;
add.s32 %r39, %r17, %r38;
shr.s32 %r40, %r39, 1;
shl.b32 %r41, %r40, 20;
add.s32 %r42, %r41, %r19;
mov.b64 %fd40, {%r18, %r42};
sub.s32 %r43, %r17, %r40;
shl.b32 %r44, %r43, 20;
add.s32 %r45, %r44, 1072693248;
mov.u32 %r46, 0;
mov.b64 %fd41, {%r46, %r45};
mul.f64 %fd53, %fd40, %fd41;

BB163_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u32 %r51, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd27, %rd12;
cvt.u64.u32	%rd28, %r16;
mul.wide.u32 %rd29, %r16, 8;
add.s64 %rd30, %rd27, %rd29;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r47, %r7, %r53;
mul.wide.u32 %rd31, %r47, 8;
add.s64 %rd32, %rd6, %rd31;
ld.global.f64 %fd44, [%rd32];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd33, %rd28, %rd41;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd35, %rd27, %rd34;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd32];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd2, %rd36;
ld.global.f64 %fd51, [%rd37];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd35], %fd52;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r61, %r50, %r24, %r7;
setp.lt.u32	%p9, %r61, %r51;
@%p9 bra BB163_4;

BB163_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot164[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<89>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot164;
cvta.local.u64 %SP, %rd43;
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB164_2;

BB164_1:
mul.wide.s32 %rd19, %r78, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB164_1;

BB164_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r85, %r44, %r45, %r46;
setp.ge.u32	%p3, %r85, %r34;
@%p3 bra BB164_10;

cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd7, %rd15;
mul.wide.s32 %rd23, %r47, 4;
add.s64 %rd8, %rd1, %rd23;

BB164_4:
mov.u32 %r80, %r85;
mov.u32 %r11, %r80;
mov.u64 %rd42, %rd8;
mov.u32 %r87, 0;
mov.u32 %r88, %r87;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r79, %r10;
mov.u32 %r83, %r11;
mov.u32 %r84, %r11;
@%p4 bra BB164_6;

BB164_5:
mov.u32 %r13, %r84;
mov.u32 %r12, %r79;
ld.local.u32 %r50, [%rd42+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd42+104];
mad.lo.s32 %r88, %r52, %r51, %r88;
div.u32 %r16, %r13, %r50;
add.s64 %rd42, %rd42, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r79, %r17;
mov.u32 %r83, %r16;
mov.u32 %r84, %r16;
mov.u32 %r87, %r88;
@%p5 bra BB164_5;

BB164_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r53, [%rd38+108];
mad.lo.s32 %r20, %r53, %r83, %r87;
ld.local.u64 %rd12, [%rd38];
mul.hi.u32 %r54, %r11, %r38;
add.s32 %r55, %r54, %r11;
shr.u32 %r56, %r55, %r39;
mul.lo.s32 %r57, %r56, %r41;
sub.s32 %r58, %r11, %r57;
mul.lo.s32 %r59, %r58, %r37;
mad.lo.s32 %r60, %r36, %r56, %r59;
cvt.u64.u32	%rd13, %r60;
add.s64 %rd24, %rd13, %rd40;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd7, %rd25;
ld.global.f64 %fd1, [%rd26];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd37;
}
shl.b32 %r61, %r21, 20;
add.s32 %r62, %r23, %r61;
mov.b64 %fd53, {%r22, %r62};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd6;
}
mov.b32 %f2, %r63;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB164_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB164_9;

shr.u32 %r64, %r21, 31;
add.s32 %r65, %r21, %r64;
shr.s32 %r66, %r65, 1;
shl.b32 %r67, %r66, 20;
add.s32 %r68, %r67, %r23;
mov.b64 %fd40, {%r22, %r68};
sub.s32 %r69, %r21, %r66;
shl.b32 %r70, %r69, 20;
add.s32 %r71, %r70, 1072693248;
mov.u32 %r72, 0;
mov.b64 %fd41, {%r72, %r71};
mul.f64 %fd53, %fd40, %fd41;

BB164_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r77, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd27, %rd12;
cvt.u64.u32	%rd28, %r20;
mul.wide.u32 %rd29, %r20, 8;
add.s64 %rd30, %rd27, %rd29;
shl.b64 %rd31, %rd13, 3;
add.s64 %rd32, %rd7, %rd31;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r73, %r11, %r77;
mul.wide.u32 %rd33, %r73, 8;
add.s64 %rd34, %rd5, %rd33;
ld.global.f64 %fd44, [%rd34];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd35, %rd28, %rd41;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd27, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd34];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd32];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r85, %r75, %r44, %r11;
setp.lt.u32	%p9, %r85, %r76;
@%p9 bra BB164_4;

BB164_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot165[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<3>;
.reg .b32 %r<92>;
.reg .f64 %fd<54>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot165;
cvta.local.u64 %SP, %rd57;
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd2, %rd24;
add.u64 %rd25, %SP, 0;
cvta.to.local.u64 %rd3, %rd25;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB165_2;

BB165_1:
mul.wide.s32 %rd26, %r70, 8;
add.s64 %rd27, %rd4, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd2, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB165_1;

BB165_2:
mov.u32 %r71, 0;
@%p1 bra BB165_4;

BB165_3:
mul.wide.s32 %rd30, %r71, 8;
add.s64 %rd31, %rd1, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd3, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB165_3;

BB165_4:
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r84, %r36, %r37, %r38;
setp.ge.u32	%p5, %r84, %r33;
@%p5 bra BB165_15;

cvta.to.global.u64 %rd9, %rd21;
ld.local.u32 %r39, [%rd2+208];
add.s32 %r7, %r39, -1;
mul.wide.s32 %rd34, %r39, 4;
add.s64 %rd11, %rd2, %rd34;

BB165_6:
mov.u32 %r74, %r84;
mov.u32 %r8, %r74;
mov.u64 %rd55, %rd11;
mov.u32 %r41, 0;
mov.u32 %r91, %r41;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r72, %r7;
mov.u32 %r82, %r8;
mov.u32 %r83, %r8;
mov.u32 %r90, %r41;
@%p6 bra BB165_8;

BB165_7:
mov.u32 %r10, %r83;
mov.u32 %r9, %r72;
ld.local.u32 %r42, [%rd55+4];
rem.u32 %r43, %r10, %r42;
ld.local.u32 %r44, [%rd55+104];
mad.lo.s32 %r91, %r44, %r43, %r91;
div.u32 %r13, %r10, %r42;
add.s64 %rd55, %rd55, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r72, %r14;
mov.u32 %r82, %r13;
mov.u32 %r83, %r13;
mov.u32 %r85, %r91;
mov.u32 %r90, %r85;
@%p7 bra BB165_7;

BB165_8:
mov.u32 %r16, %r90;
add.u64 %rd52, %SP, 216;
cvta.to.local.u64 %rd51, %rd52;
ld.local.u32 %r46, [%rd51+108];
mad.lo.s32 %r17, %r46, %r82, %r16;
ld.local.u64 %rd15, [%rd51];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r73, %r18, -1;
setp.lt.s32	%p8, %r73, 1;
mov.u32 %r80, %r8;
mov.u32 %r88, %r41;
@%p8 bra BB165_11;

mul.wide.s32 %rd35, %r18, 4;
add.s64 %rd56, %rd3, %rd35;
mov.u32 %r89, 0;
mov.u32 %r81, %r8;

BB165_10:
ld.local.u32 %r48, [%rd56+4];
rem.u32 %r49, %r81, %r48;
ld.local.u32 %r50, [%rd56+104];
mad.lo.s32 %r89, %r50, %r49, %r89;
div.u32 %r81, %r81, %r48;
add.s64 %rd56, %rd56, -4;
add.s32 %r73, %r73, -1;
setp.gt.s32	%p9, %r73, 0;
mov.u32 %r80, %r81;
mov.u32 %r88, %r89;
@%p9 bra BB165_10;

BB165_11:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r80, %r88;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd19, %rd36;
cvt.u64.u32	%rd20, %r52;
add.s64 %rd37, %rd20, %rd53;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd39, %rd19, %rd38;
ld.global.f64 %fd1, [%rd39];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r29, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r30}, %fd37;
}
shl.b32 %r53, %r28, 20;
add.s32 %r54, %r30, %r53;
mov.b64 %fd53, {%r29, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd6;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB165_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB165_14;

shr.u32 %r56, %r28, 31;
add.s32 %r57, %r28, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r30;
mov.b64 %fd40, {%r29, %r60};
sub.s32 %r61, %r28, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd41, {%r64, %r63};
mul.f64 %fd53, %fd40, %fd41;

BB165_14:
ld.param.u64 %rd54, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r69, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd40, %rd15;
cvt.u64.u32	%rd41, %r17;
mul.wide.u32 %rd42, %r17, 8;
add.s64 %rd43, %rd40, %rd42;
shl.b64 %rd44, %rd20, 3;
add.s64 %rd45, %rd19, %rd44;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s32 %r65, %r8, %r69;
mul.wide.u32 %rd46, %r65, 8;
add.s64 %rd47, %rd9, %rd46;
ld.global.f64 %fd44, [%rd47];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd43], %fd45;
add.s64 %rd48, %rd41, %rd54;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd40, %rd49;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd47];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd45];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd50], %fd52;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r84, %r67, %r36, %r8;
setp.lt.u32	%p13, %r84, %r68;
@%p13 bra BB165_6;

BB165_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot166[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<90>;
.reg .f64 %fd<54>;
.reg .b64 %rd<44>;


mov.u64 %rd43, __local_depot166;
cvta.local.u64 %SP, %rd43;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd1, %rd17;
cvta.to.global.u64 %rd2, %rd16;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB166_2;

BB166_1:
mul.wide.s32 %rd18, %r79, 8;
add.s64 %rd19, %rd3, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd1, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB166_1;

BB166_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r86, %r44, %r45, %r46;
setp.ge.u32	%p3, %r86, %r34;
@%p3 bra BB166_10;

ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd7, %rd13;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd8, %rd1, %rd22;

BB166_4:
mov.u32 %r81, %r86;
mov.u32 %r11, %r81;
mov.u64 %rd42, %rd8;
mov.u32 %r88, 0;
mov.u32 %r89, %r88;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r80, %r10;
mov.u32 %r84, %r11;
mov.u32 %r85, %r11;
@%p4 bra BB166_6;

BB166_5:
mov.u32 %r13, %r85;
mov.u32 %r12, %r80;
ld.local.u32 %r50, [%rd42+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd42+104];
mad.lo.s32 %r89, %r52, %r51, %r89;
div.u32 %r16, %r13, %r50;
add.s64 %rd42, %rd42, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r80, %r17;
mov.u32 %r84, %r16;
mov.u32 %r85, %r16;
mov.u32 %r88, %r89;
@%p5 bra BB166_5;

BB166_6:
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r78, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
add.u64 %rd39, %SP, 0;
cvta.to.local.u64 %rd38, %rd39;
ld.local.u32 %r53, [%rd38+108];
mad.lo.s32 %r20, %r53, %r84, %r88;
ld.local.u64 %rd12, [%rd38];
mul.lo.s32 %r54, %r11, %r78;
cvt.u64.u32	%rd23, %r54;
add.s64 %rd24, %rd23, %rd40;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd2, %rd25;
ld.global.f64 %fd1, [%rd26];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r24}, %fd37;
}
shl.b32 %r55, %r22, 20;
add.s32 %r56, %r24, %r55;
mov.b64 %fd53, {%r23, %r56};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r57}, %fd6;
}
mov.b32 %f2, %r57;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB166_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB166_9;

shr.u32 %r58, %r22, 31;
add.s32 %r59, %r22, %r58;
shr.s32 %r60, %r59, 1;
shl.b32 %r61, %r60, 20;
add.s32 %r62, %r61, %r24;
mov.b64 %fd40, {%r23, %r62};
sub.s32 %r63, %r22, %r60;
shl.b32 %r64, %r63, 20;
add.s32 %r65, %r64, 1072693248;
mov.u32 %r66, 0;
mov.b64 %fd41, {%r66, %r65};
mul.f64 %fd53, %fd40, %fd41;

BB166_9:
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r77, %r11, %r38;
ld.param.u32 %r76, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd27, %rd12;
cvt.u64.u32	%rd28, %r20;
mul.wide.u32 %rd29, %r20, 8;
add.s64 %rd30, %rd27, %rd29;
add.s32 %r67, %r77, %r11;
shr.u32 %r68, %r67, %r39;
mul.lo.s32 %r69, %r68, %r41;
sub.s32 %r70, %r11, %r69;
mul.lo.s32 %r71, %r70, %r37;
mad.lo.s32 %r72, %r36, %r68, %r71;
mul.wide.u32 %rd31, %r72, 8;
add.s64 %rd32, %rd7, %rd31;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd32];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd33, %rd28, %rd41;
shl.b64 %rd34, %rd33, 3;
add.s64 %rd35, %rd27, %rd34;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd32];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd36, %r54, 8;
add.s64 %rd37, %rd2, %rd36;
ld.global.f64 %fd51, [%rd37];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd35], %fd52;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r86, %r75, %r44, %r11;
setp.lt.u32	%p9, %r86, %r76;
@%p9 bra BB166_4;

BB166_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot167[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<3>;
.reg .b32 %r<114>;
.reg .f64 %fd<54>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot167;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd18, %SP, 0;
cvta.to.local.u64 %rd1, %rd18;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB167_2;

BB167_1:
mul.wide.s32 %rd19, %r103, 8;
add.s64 %rd20, %rd2, %rd19;
ld.param.u64 %rd21, [%rd20];
add.s64 %rd22, %rd1, %rd19;
st.local.u64 [%rd22], %rd21;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB167_1;

BB167_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r110, %r65, %r66, %r67;
setp.ge.u32	%p3, %r110, %r47;
@%p3 bra BB167_10;

ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd6, %rd23;
cvta.to.global.u64 %rd7, %rd14;
cvta.to.global.u64 %rd8, %rd15;
mul.wide.s32 %rd24, %r68, 4;
add.s64 %rd9, %rd1, %rd24;

BB167_4:
mov.u32 %r105, %r110;
mov.u32 %r16, %r105;
mov.u64 %rd40, %rd9;
mov.u32 %r112, 0;
mov.u32 %r113, %r112;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r104, %r14;
mov.u32 %r108, %r16;
mov.u32 %r109, %r16;
@%p4 bra BB167_6;

BB167_5:
mov.u32 %r18, %r109;
mov.u32 %r17, %r104;
ld.local.u32 %r71, [%rd40+4];
rem.u32 %r72, %r18, %r71;
ld.local.u32 %r73, [%rd40+104];
mad.lo.s32 %r113, %r73, %r72, %r113;
div.u32 %r21, %r18, %r71;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r104, %r22;
mov.u32 %r108, %r21;
mov.u32 %r109, %r21;
mov.u32 %r112, %r113;
@%p5 bra BB167_5;

BB167_6:
ld.param.u64 %rd38, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mad.lo.s32 %r25, %r15, %r108, %r112;
mul.hi.u32 %r74, %r16, %r59;
add.s32 %r75, %r74, %r16;
shr.u32 %r76, %r75, %r60;
mul.lo.s32 %r77, %r76, %r62;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r58;
mad.lo.s32 %r80, %r57, %r76, %r79;
cvt.u64.u32	%rd13, %r80;
add.s64 %rd25, %rd13, %rd38;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd8, %rd26;
ld.global.f64 %fd1, [%rd27];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r81, %r27, 20;
add.s32 %r82, %r29, %r81;
mov.b64 %fd53, {%r28, %r82};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd6;
}
mov.b32 %f2, %r83;
abs.f32 %f1, %f2;
setp.lt.f32	%p6, %f1, 0f4086232B;
@%p6 bra BB167_9;

setp.gt.f64	%p7, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p7;
setp.geu.f32	%p8, %f1, 0f40874800;
@%p8 bra BB167_9;

shr.u32 %r84, %r27, 31;
add.s32 %r85, %r27, %r84;
shr.s32 %r86, %r85, 1;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, %r29;
mov.b64 %fd40, {%r28, %r88};
sub.s32 %r89, %r27, %r86;
shl.b32 %r90, %r89, 20;
add.s32 %r91, %r90, 1072693248;
mov.u32 %r92, 0;
mov.b64 %fd41, {%r92, %r91};
mul.f64 %fd53, %fd40, %fd41;

BB167_9:
ld.param.u64 %rd39, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r102, %r16, %r51;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvt.u64.u32	%rd28, %r25;
mul.wide.u32 %rd29, %r25, 8;
add.s64 %rd30, %rd6, %rd29;
add.s32 %r93, %r102, %r16;
shr.u32 %r94, %r93, %r52;
mul.lo.s32 %r95, %r94, %r54;
sub.s32 %r96, %r16, %r95;
mul.lo.s32 %r97, %r96, %r50;
mad.lo.s32 %r98, %r49, %r94, %r97;
mul.wide.u32 %rd31, %r98, 8;
add.s64 %rd32, %rd7, %rd31;
shl.b64 %rd33, %rd13, 3;
add.s64 %rd34, %rd8, %rd33;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd32];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd30], %fd45;
add.s64 %rd35, %rd28, %rd39;
shl.b64 %rd36, %rd35, 3;
add.s64 %rd37, %rd6, %rd36;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd32];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd34];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd37], %fd52;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r110, %r100, %r65, %r16;
setp.lt.u32	%p9, %r110, %r101;
@%p9 bra BB167_4;

BB167_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot168[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<117>;
.reg .f64 %fd<54>;
.reg .b64 %rd<57>;


mov.u64 %rd56, __local_depot168;
cvta.local.u64 %SP, %rd56;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB168_2;

BB168_1:
mul.wide.s32 %rd27, %r95, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB168_1;

BB168_2:
mov.u32 %r96, 0;
@%p1 bra BB168_4;

BB168_3:
mul.wide.s32 %rd31, %r96, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r96, %r96, 1;
setp.lt.u32	%p4, %r96, 27;
@%p4 bra BB168_3;

BB168_4:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r109, %r57, %r58, %r59;
setp.ge.u32	%p5, %r109, %r46;
@%p5 bra BB168_14;

ld.local.u32 %r60, [%rd2+208];
add.s32 %r11, %r60, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd35, [%rd2];
cvta.to.global.u64 %rd10, %rd35;
cvta.to.global.u64 %rd11, %rd22;
ld.local.u32 %r61, [%rd3+208];
add.s32 %r13, %r61, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd12, %rd36;
mul.wide.s32 %rd37, %r60, 4;
add.s64 %rd13, %rd2, %rd37;
mul.wide.s32 %rd38, %r61, 4;
add.s64 %rd14, %rd3, %rd38;

BB168_6:
mov.u32 %r99, %r109;
mov.u32 %r15, %r99;
mov.u64 %rd54, %rd13;
mov.u32 %r63, 0;
mov.u32 %r116, %r63;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r97, %r11;
mov.u32 %r107, %r15;
mov.u32 %r108, %r15;
mov.u32 %r115, %r63;
@%p6 bra BB168_8;

BB168_7:
mov.u32 %r17, %r108;
mov.u32 %r16, %r97;
ld.local.u32 %r64, [%rd54+4];
rem.u32 %r65, %r17, %r64;
ld.local.u32 %r66, [%rd54+104];
mad.lo.s32 %r116, %r66, %r65, %r116;
div.u32 %r20, %r17, %r64;
add.s64 %rd54, %rd54, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r97, %r21;
mov.u32 %r107, %r20;
mov.u32 %r108, %r20;
mov.u32 %r110, %r116;
mov.u32 %r115, %r110;
@%p7 bra BB168_7;

BB168_8:
mov.u32 %r23, %r115;
mov.u64 %rd55, %rd14;
mad.lo.s32 %r24, %r12, %r107, %r23;
mov.u32 %r114, %r63;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r98, %r13;
mov.u32 %r106, %r15;
mov.u32 %r105, %r15;
mov.u32 %r113, %r63;
@%p8 bra BB168_10;

BB168_9:
mov.u32 %r26, %r98;
ld.local.u32 %r69, [%rd55+4];
rem.u32 %r70, %r106, %r69;
ld.local.u32 %r71, [%rd55+104];
mad.lo.s32 %r114, %r71, %r70, %r114;
div.u32 %r106, %r106, %r69;
add.s64 %rd55, %rd55, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r98, %r31;
mov.u32 %r105, %r106;
mov.u32 %r113, %r114;
@%p9 bra BB168_9;

BB168_10:
ld.param.u64 %rd52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mad.lo.s32 %r72, %r14, %r105, %r113;
cvt.u64.u32	%rd21, %r72;
add.s64 %rd39, %rd21, %rd52;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd12, %rd40;
ld.global.f64 %fd1, [%rd41];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r35, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r36}, %fd37;
}
shl.b32 %r73, %r34, 20;
add.s32 %r74, %r36, %r73;
mov.b64 %fd53, {%r35, %r74};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r75}, %fd6;
}
mov.b32 %f2, %r75;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB168_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB168_13;

shr.u32 %r76, %r34, 31;
add.s32 %r77, %r34, %r76;
shr.s32 %r78, %r77, 1;
shl.b32 %r79, %r78, 20;
add.s32 %r80, %r79, %r36;
mov.b64 %fd40, {%r35, %r80};
sub.s32 %r81, %r34, %r78;
shl.b32 %r82, %r81, 20;
add.s32 %r83, %r82, 1072693248;
mov.u32 %r84, 0;
mov.b64 %fd41, {%r84, %r83};
mul.f64 %fd53, %fd40, %fd41;

BB168_13:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
mul.hi.u32 %r94, %r15, %r50;
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvt.u64.u32	%rd42, %r24;
mul.wide.u32 %rd43, %r24, 8;
add.s64 %rd44, %rd10, %rd43;
add.s32 %r85, %r94, %r15;
shr.u32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r53;
sub.s32 %r88, %r15, %r87;
mul.lo.s32 %r89, %r88, %r49;
mad.lo.s32 %r90, %r48, %r86, %r89;
mul.wide.u32 %rd45, %r90, 8;
add.s64 %rd46, %rd11, %rd45;
shl.b64 %rd47, %rd21, 3;
add.s64 %rd48, %rd12, %rd47;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd46];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd44], %fd45;
add.s64 %rd49, %rd42, %rd53;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd51, %rd10, %rd50;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd46];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd48];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd51], %fd52;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r109, %r92, %r57, %r15;
setp.lt.u32	%p13, %r109, %r93;
@%p13 bra BB168_6;

BB168_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot169[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<92>;
.reg .f64 %fd<54>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot169;
cvta.local.u64 %SP, %rd57;
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd5, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd24;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB169_2;

BB169_1:
mul.wide.s32 %rd27, %r70, 8;
add.s64 %rd28, %rd5, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB169_1;

BB169_2:
mov.u32 %r71, 0;
@%p1 bra BB169_4;

BB169_3:
mul.wide.s32 %rd31, %r71, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB169_3;

BB169_4:
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r84, %r34, %r35, %r36;
setp.ge.u32	%p5, %r84, %r31;
@%p5 bra BB169_15;

ld.local.u32 %r37, [%rd2+208];
add.s32 %r7, %r37, -1;
mul.wide.s32 %rd35, %r37, 4;
add.s64 %rd11, %rd2, %rd35;

BB169_6:
mov.u32 %r74, %r84;
mov.u32 %r8, %r74;
mov.u64 %rd55, %rd11;
mov.u32 %r39, 0;
mov.u32 %r91, %r39;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r72, %r7;
mov.u32 %r82, %r8;
mov.u32 %r83, %r8;
mov.u32 %r90, %r39;
@%p6 bra BB169_8;

BB169_7:
mov.u32 %r10, %r83;
mov.u32 %r9, %r72;
ld.local.u32 %r40, [%rd55+4];
rem.u32 %r41, %r10, %r40;
ld.local.u32 %r42, [%rd55+104];
mad.lo.s32 %r91, %r42, %r41, %r91;
div.u32 %r13, %r10, %r40;
add.s64 %rd55, %rd55, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r72, %r14;
mov.u32 %r82, %r13;
mov.u32 %r83, %r13;
mov.u32 %r85, %r91;
mov.u32 %r90, %r85;
@%p7 bra BB169_7;

BB169_8:
mov.u32 %r16, %r90;
add.u64 %rd52, %SP, 216;
cvta.to.local.u64 %rd51, %rd52;
ld.local.u32 %r44, [%rd51+108];
mad.lo.s32 %r45, %r44, %r82, %r16;
ld.local.u64 %rd36, [%rd51];
cvta.to.global.u64 %rd15, %rd36;
cvt.u64.u32	%rd16, %r45;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r73, %r17, -1;
setp.lt.s32	%p8, %r73, 1;
mov.u32 %r80, %r8;
mov.u32 %r88, %r39;
@%p8 bra BB169_11;

mul.wide.s32 %rd37, %r17, 4;
add.s64 %rd56, %rd3, %rd37;
mov.u32 %r89, 0;
mov.u32 %r81, %r8;

BB169_10:
ld.local.u32 %r47, [%rd56+4];
rem.u32 %r48, %r81, %r47;
ld.local.u32 %r49, [%rd56+104];
mad.lo.s32 %r89, %r49, %r48, %r89;
div.u32 %r81, %r81, %r47;
add.s64 %rd56, %rd56, -4;
add.s32 %r73, %r73, -1;
setp.gt.s32	%p9, %r73, 0;
mov.u32 %r80, %r81;
mov.u32 %r88, %r89;
@%p9 bra BB169_10;

BB169_11:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u32 %r69, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
shl.b64 %rd38, %rd16, 3;
add.s64 %rd20, %rd15, %rd38;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r80, %r88;
ld.local.u64 %rd39, [%rd3];
cvta.to.global.u64 %rd40, %rd39;
mul.wide.u32 %rd41, %r51, 8;
add.s64 %rd21, %rd40, %rd41;
mul.lo.s32 %r52, %r8, %r69;
cvt.u64.u32	%rd42, %r52;
add.s64 %rd43, %rd42, %rd53;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd4, %rd44;
ld.global.f64 %fd1, [%rd45];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r27, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r28, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd37;
}
shl.b32 %r53, %r27, 20;
add.s32 %r54, %r29, %r53;
mov.b64 %fd53, {%r28, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd6;
}
mov.b32 %f2, %r55;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB169_14;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB169_14;

shr.u32 %r56, %r27, 31;
add.s32 %r57, %r27, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r29;
mov.b64 %fd40, {%r28, %r60};
sub.s32 %r61, %r27, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd41, {%r64, %r63};
mul.f64 %fd53, %fd40, %fd41;

BB169_14:
ld.param.u64 %rd54, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r68, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd21];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd20], %fd45;
add.s64 %rd46, %rd16, %rd54;
shl.b64 %rd47, %rd46, 3;
add.s64 %rd48, %rd15, %rd47;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd21];
mul.f64 %fd50, %fd48, %fd49;
mul.wide.u32 %rd49, %r52, 8;
add.s64 %rd50, %rd4, %rd49;
ld.global.f64 %fd51, [%rd50];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd48], %fd52;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r84, %r67, %r34, %r8;
setp.lt.u32	%p13, %r84, %r68;
@%p13 bra BB169_6;

BB169_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot170[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<3>;
.reg .b32 %r<116>;
.reg .f64 %fd<54>;
.reg .b64 %rd<57>;


mov.u64 %rd56, __local_depot170;
cvta.local.u64 %SP, %rd56;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB170_2;

BB170_1:
mul.wide.s32 %rd27, %r94, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB170_1;

BB170_2:
mov.u32 %r95, 0;
@%p1 bra BB170_4;

BB170_3:
mul.wide.s32 %rd31, %r95, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB170_3;

BB170_4:
mov.u32 %r56, %ntid.x;
mov.u32 %r57, %ctaid.x;
mov.u32 %r58, %tid.x;
mad.lo.s32 %r108, %r56, %r57, %r58;
setp.ge.u32	%p5, %r108, %r45;
@%p5 bra BB170_14;

ld.local.u32 %r59, [%rd2+208];
add.s32 %r11, %r59, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd35, [%rd2];
cvta.to.global.u64 %rd10, %rd35;
ld.local.u32 %r60, [%rd3+208];
add.s32 %r13, %r60, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd11, %rd36;
cvta.to.global.u64 %rd12, %rd22;
mul.wide.s32 %rd37, %r59, 4;
add.s64 %rd13, %rd2, %rd37;
mul.wide.s32 %rd38, %r60, 4;
add.s64 %rd14, %rd3, %rd38;

BB170_6:
mov.u32 %r98, %r108;
mov.u32 %r15, %r98;
mov.u64 %rd54, %rd13;
mov.u32 %r62, 0;
mov.u32 %r115, %r62;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r96, %r11;
mov.u32 %r106, %r15;
mov.u32 %r107, %r15;
mov.u32 %r114, %r62;
@%p6 bra BB170_8;

BB170_7:
mov.u32 %r17, %r107;
mov.u32 %r16, %r96;
ld.local.u32 %r63, [%rd54+4];
rem.u32 %r64, %r17, %r63;
ld.local.u32 %r65, [%rd54+104];
mad.lo.s32 %r115, %r65, %r64, %r115;
div.u32 %r20, %r17, %r63;
add.s64 %rd54, %rd54, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r96, %r21;
mov.u32 %r106, %r20;
mov.u32 %r107, %r20;
mov.u32 %r109, %r115;
mov.u32 %r114, %r109;
@%p7 bra BB170_7;

BB170_8:
mov.u32 %r23, %r114;
mov.u64 %rd55, %rd14;
mad.lo.s32 %r24, %r12, %r106, %r23;
mov.u32 %r113, %r62;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r97, %r13;
mov.u32 %r105, %r15;
mov.u32 %r104, %r15;
mov.u32 %r112, %r62;
@%p8 bra BB170_10;

BB170_9:
mov.u32 %r25, %r97;
ld.local.u32 %r68, [%rd55+4];
rem.u32 %r69, %r105, %r68;
ld.local.u32 %r70, [%rd55+104];
mad.lo.s32 %r113, %r70, %r69, %r113;
div.u32 %r105, %r105, %r68;
add.s64 %rd55, %rd55, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r97, %r30;
mov.u32 %r104, %r105;
mov.u32 %r112, %r113;
@%p9 bra BB170_9;

BB170_10:
ld.param.u64 %rd52, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.hi.u32 %r71, %r15, %r49;
add.s32 %r72, %r71, %r15;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r15, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
cvt.u64.u32	%rd21, %r77;
add.s64 %rd39, %rd21, %rd52;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd41, %rd12, %rd40;
ld.global.f64 %fd1, [%rd41];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r33, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r34, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd37;
}
shl.b32 %r78, %r33, 20;
add.s32 %r79, %r35, %r78;
mov.b64 %fd53, {%r34, %r79};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r80}, %fd6;
}
mov.b32 %f2, %r80;
abs.f32 %f1, %f2;
setp.lt.f32	%p10, %f1, 0f4086232B;
@%p10 bra BB170_13;

setp.gt.f64	%p11, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p11;
setp.geu.f32	%p12, %f1, 0f40874800;
@%p12 bra BB170_13;

shr.u32 %r81, %r33, 31;
add.s32 %r82, %r33, %r81;
shr.s32 %r83, %r82, 1;
shl.b32 %r84, %r83, 20;
add.s32 %r85, %r84, %r35;
mov.b64 %fd40, {%r34, %r85};
sub.s32 %r86, %r33, %r83;
shl.b32 %r87, %r86, 20;
add.s32 %r88, %r87, 1072693248;
mov.u32 %r89, 0;
mov.b64 %fd41, {%r89, %r88};
mul.f64 %fd53, %fd40, %fd41;

BB170_13:
ld.param.u64 %rd53, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvt.u64.u32	%rd42, %r24;
mul.wide.u32 %rd43, %r24, 8;
add.s64 %rd44, %rd10, %rd43;
mad.lo.s32 %r90, %r14, %r104, %r112;
mul.wide.u32 %rd45, %r90, 8;
add.s64 %rd46, %rd11, %rd45;
shl.b64 %rd47, %rd21, 3;
add.s64 %rd48, %rd12, %rd47;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd46];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd44], %fd45;
add.s64 %rd49, %rd42, %rd53;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd51, %rd10, %rd50;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd46];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd48];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd51], %fd52;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r108, %r92, %r56, %r15;
setp.lt.u32	%p13, %r108, %r93;
@%p13 bra BB170_6;

BB170_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot171[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<3>;
.reg .b32 %r<119>;
.reg .f64 %fd<54>;
.reg .b64 %rd<72>;


mov.u64 %rd71, __local_depot171;
cvta.local.u64 %SP, %rd71;
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd32, %SP, 216;
cvta.to.local.u64 %rd3, %rd32;
add.u64 %rd33, %SP, 432;
cvta.to.local.u64 %rd4, %rd33;
add.u64 %rd34, %SP, 0;
cvta.to.local.u64 %rd5, %rd34;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB171_2;

BB171_1:
mul.wide.s32 %rd35, %r86, 8;
add.s64 %rd36, %rd6, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd3, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB171_1;

BB171_2:
mov.u32 %r87, 0;
@%p1 bra BB171_4;

BB171_3:
mul.wide.s32 %rd39, %r87, 8;
add.s64 %rd40, %rd1, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd4, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p4, %r87, 27;
@%p4 bra BB171_3;

BB171_4:
mov.u32 %r88, 0;
@%p1 bra BB171_6;

BB171_5:
mul.wide.s32 %rd43, %r88, 8;
add.s64 %rd44, %rd2, %rd43;
ld.param.u64 %rd45, [%rd44];
add.s64 %rd46, %rd5, %rd43;
st.local.u64 [%rd46], %rd45;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p6, %r88, 27;
@%p6 bra BB171_5;

BB171_6:
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r107, %r49, %r50, %r51;
setp.ge.u32	%p7, %r107, %r45;
@%p7 bra BB171_18;

ld.local.u32 %r52, [%rd3+208];
add.s32 %r8, %r52, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd47, [%rd3];
cvta.to.global.u64 %rd14, %rd47;
ld.local.u32 %r53, [%rd4+208];
add.s32 %r10, %r53, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd48, [%rd4];
cvta.to.global.u64 %rd15, %rd48;
ld.local.u32 %r54, [%rd5+208];
add.s32 %r12, %r54, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd49, [%rd5];
cvta.to.global.u64 %rd16, %rd49;
mul.wide.s32 %rd50, %r52, 4;
add.s64 %rd17, %rd3, %rd50;
mul.wide.s32 %rd51, %r53, 4;
add.s64 %rd18, %rd4, %rd51;
mul.wide.s32 %rd52, %r54, 4;
add.s64 %rd19, %rd5, %rd52;

BB171_8:
mov.u32 %r92, %r107;
mov.u32 %r14, %r92;
mov.u64 %rd68, %rd17;
mov.u32 %r56, 0;
mov.u32 %r118, %r56;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r89, %r8;
mov.u32 %r105, %r14;
mov.u32 %r106, %r14;
mov.u32 %r117, %r56;
@%p8 bra BB171_10;

BB171_9:
mov.u32 %r16, %r106;
mov.u32 %r15, %r89;
ld.local.u32 %r57, [%rd68+4];
rem.u32 %r58, %r16, %r57;
ld.local.u32 %r59, [%rd68+104];
mad.lo.s32 %r118, %r59, %r58, %r118;
div.u32 %r19, %r16, %r57;
add.s64 %rd68, %rd68, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r89, %r20;
mov.u32 %r105, %r19;
mov.u32 %r106, %r19;
mov.u32 %r108, %r118;
mov.u32 %r117, %r108;
@%p9 bra BB171_9;

BB171_10:
mov.u32 %r22, %r117;
mov.u64 %rd69, %rd18;
mad.lo.s32 %r23, %r9, %r105, %r22;
mov.u32 %r116, %r56;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r90, %r10;
mov.u32 %r104, %r14;
mov.u32 %r103, %r14;
mov.u32 %r115, %r56;
@%p10 bra BB171_12;

BB171_11:
mov.u32 %r24, %r90;
ld.local.u32 %r62, [%rd69+4];
rem.u32 %r63, %r104, %r62;
ld.local.u32 %r64, [%rd69+104];
mad.lo.s32 %r116, %r64, %r63, %r116;
div.u32 %r104, %r104, %r62;
add.s64 %rd69, %rd69, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r90, %r29;
mov.u32 %r103, %r104;
mov.u32 %r115, %r116;
@%p11 bra BB171_11;

BB171_12:
mov.u64 %rd70, %rd19;
mov.u32 %r114, %r56;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r91, %r12;
mov.u32 %r102, %r14;
mov.u32 %r101, %r14;
mov.u32 %r113, %r56;
@%p12 bra BB171_14;

BB171_13:
mov.u32 %r32, %r91;
ld.local.u32 %r67, [%rd70+4];
rem.u32 %r68, %r102, %r67;
ld.local.u32 %r69, [%rd70+104];
mad.lo.s32 %r114, %r69, %r68, %r114;
div.u32 %r102, %r102, %r67;
add.s64 %rd70, %rd70, -4;
add.s32 %r37, %r32, -1;
setp.gt.s32	%p13, %r37, 0;
mov.u32 %r91, %r37;
mov.u32 %r101, %r102;
mov.u32 %r113, %r114;
@%p13 bra BB171_13;

BB171_14:
ld.param.u64 %rd66, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mad.lo.s32 %r40, %r11, %r103, %r115;
mad.lo.s32 %r70, %r13, %r101, %r113;
cvt.u64.u32	%rd29, %r70;
add.s64 %rd53, %rd29, %rd66;
shl.b64 %rd54, %rd53, 3;
add.s64 %rd55, %rd16, %rd54;
ld.global.f64 %fd1, [%rd55];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r41, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r42, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd37;
}
shl.b32 %r71, %r41, 20;
add.s32 %r72, %r43, %r71;
mov.b64 %fd53, {%r42, %r72};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd6;
}
mov.b32 %f2, %r73;
abs.f32 %f1, %f2;
setp.lt.f32	%p14, %f1, 0f4086232B;
@%p14 bra BB171_17;

setp.gt.f64	%p15, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p15;
setp.geu.f32	%p16, %f1, 0f40874800;
@%p16 bra BB171_17;

shr.u32 %r74, %r41, 31;
add.s32 %r75, %r41, %r74;
shr.s32 %r76, %r75, 1;
shl.b32 %r77, %r76, 20;
add.s32 %r78, %r77, %r43;
mov.b64 %fd40, {%r42, %r78};
sub.s32 %r79, %r41, %r76;
shl.b32 %r80, %r79, 20;
add.s32 %r81, %r80, 1072693248;
mov.u32 %r82, 0;
mov.b64 %fd41, {%r82, %r81};
mul.f64 %fd53, %fd40, %fd41;

BB171_17:
ld.param.u64 %rd67, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u32 %r85, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvt.u64.u32	%rd56, %r23;
mul.wide.u32 %rd57, %r23, 8;
add.s64 %rd58, %rd14, %rd57;
mul.wide.u32 %rd59, %r40, 8;
add.s64 %rd60, %rd15, %rd59;
shl.b64 %rd61, %rd29, 3;
add.s64 %rd62, %rd16, %rd61;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd60];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd58], %fd45;
add.s64 %rd63, %rd56, %rd67;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd14, %rd64;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd60];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd62];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd65], %fd52;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r107, %r84, %r49, %r14;
setp.lt.u32	%p17, %r107, %r85;
@%p17 bra BB171_8;

BB171_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.reg .pred %p<6>;
.reg .f32 %f<3>;
.reg .b32 %r<22>;
.reg .f64 %fd<54>;
.reg .b64 %rd<45>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
cvta.to.global.u64 %rd1, %rd19;
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %ntid.x;
mul.wide.u32 %rd20, %r5, %r4;
mov.u32 %r6, %tid.x;
cvt.u64.u32	%rd21, %r6;
add.s64 %rd44, %rd20, %rd21;
setp.ge.u64	%p1, %rd44, %rd16;
@%p1 bra BB172_6;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd7, %rd14;

BB172_2:
ld.param.u64 %rd43, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
ld.param.u64 %rd42, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
mul.lo.s64 %rd22, %rd44, %rd42;
add.s64 %rd23, %rd22, %rd43;
shl.b64 %rd24, %rd23, 3;
add.s64 %rd25, %rd1, %rd24;
ld.global.f64 %fd1, [%rd25];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd37;
}
shl.b32 %r7, %r1, 20;
add.s32 %r8, %r3, %r7;
mov.b64 %fd53, {%r2, %r8};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd6;
}
mov.b32 %f2, %r9;
abs.f32 %f1, %f2;
setp.lt.f32	%p2, %f1, 0f4086232B;
@%p2 bra BB172_5;

setp.gt.f64	%p3, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p3;
setp.geu.f32	%p4, %f1, 0f40874800;
@%p4 bra BB172_5;

shr.u32 %r10, %r1, 31;
add.s32 %r11, %r1, %r10;
shr.s32 %r12, %r11, 1;
shl.b32 %r13, %r12, 20;
add.s32 %r14, %r13, %r3;
mov.b64 %fd40, {%r2, %r14};
sub.s32 %r15, %r1, %r12;
shl.b32 %r16, %r15, 20;
add.s32 %r17, %r16, 1072693248;
mov.u32 %r18, 0;
mov.b64 %fd41, {%r18, %r17};
mul.f64 %fd53, %fd40, %fd41;

BB172_5:
mov.u32 %r21, %ntid.x;
ld.param.u64 %rd41, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd40, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd39, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
mul.lo.s64 %rd26, %rd44, %rd39;
shl.b64 %rd27, %rd26, 3;
add.s64 %rd28, %rd7, %rd27;
ld.global.f64 %fd44, [%rd28];
mul.f64 %fd45, %fd43, %fd44;
mul.lo.s64 %rd29, %rd44, %rd40;
shl.b64 %rd30, %rd29, 3;
add.s64 %rd31, %rd5, %rd30;
st.global.f64 [%rd31], %fd45;
add.s64 %rd32, %rd29, %rd41;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd5, %rd33;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd28];
mul.f64 %fd50, %fd48, %fd49;
shl.b64 %rd36, %rd22, 3;
add.s64 %rd37, %rd1, %rd36;
ld.global.f64 %fd51, [%rd37];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd34], %fd52;
mov.u32 %r19, %nctaid.x;
mul.wide.u32 %rd38, %r19, %r21;
add.s64 %rd44, %rd38, %rd44;
setp.lt.u64	%p5, %rd44, %rd16;
@%p5 bra BB172_2;

BB172_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[16]
)
{
.local .align 8 .b8 __local_depot173[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<3>;
.reg .b32 %r<60>;
.reg .f64 %fd<54>;
.reg .b64 %rd<177>;


mov.u64 %rd176, __local_depot173;
cvta.local.u64 %SP, %rd176;
ld.param.u64 %rd74, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd77, %SP, 416;
cvta.to.local.u64 %rd3, %rd77;
add.u64 %rd78, %SP, 832;
cvta.to.local.u64 %rd4, %rd78;
add.u64 %rd79, %SP, 0;
cvta.to.local.u64 %rd5, %rd79;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB173_2;

BB173_1:
mul.wide.s32 %rd80, %r54, 8;
add.s64 %rd81, %rd6, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd3, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 52;
@%p2 bra BB173_1;

BB173_2:
mov.u32 %r55, 0;
@%p1 bra BB173_4;

BB173_3:
mul.wide.s32 %rd84, %r55, 8;
add.s64 %rd85, %rd1, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd4, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 52;
@%p4 bra BB173_3;

BB173_4:
mov.u32 %r56, 0;
@%p1 bra BB173_6;

BB173_5:
mul.wide.s32 %rd88, %r56, 8;
add.s64 %rd89, %rd2, %rd88;
ld.param.u64 %rd90, [%rd89];
add.s64 %rd91, %rd5, %rd88;
st.local.u64 [%rd91], %rd90;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p6, %r56, 52;
@%p6 bra BB173_5;

BB173_6:
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %ntid.x;
mul.wide.u32 %rd92, %r23, %r22;
mov.u32 %r24, %tid.x;
cvt.u64.u32	%rd93, %r24;
add.s64 %rd164, %rd92, %rd93;
setp.ge.u64	%p7, %rd164, %rd74;
@%p7 bra BB173_27;

ld.local.u32 %r25, [%rd3+408];
add.s32 %r7, %r25, -1;
ld.local.u64 %rd15, [%rd3+208];
ld.local.u64 %rd94, [%rd3];
cvta.to.global.u64 %rd16, %rd94;
ld.local.u32 %r26, [%rd4+408];
add.s32 %r8, %r26, -1;
ld.local.u64 %rd17, [%rd4+208];
ld.local.u64 %rd95, [%rd4];
cvta.to.global.u64 %rd18, %rd95;
ld.local.u32 %r27, [%rd5+408];
add.s32 %r9, %r27, -1;
ld.local.u64 %rd19, [%rd5+208];
ld.local.u64 %rd96, [%rd5];
cvta.to.global.u64 %rd20, %rd96;
mul.wide.s32 %rd97, %r25, 8;
add.s64 %rd21, %rd3, %rd97;
mul.wide.s32 %rd98, %r26, 8;
add.s64 %rd22, %rd4, %rd98;
mul.wide.s32 %rd99, %r27, 8;
add.s64 %rd23, %rd5, %rd99;

BB173_8:
mov.u64 %rd143, %rd164;
mov.u64 %rd24, %rd143;
mov.u64 %rd137, %rd21;
mov.u64 %rd101, 0;
mov.u64 %rd175, %rd101;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r57, %r7;
mov.u64 %rd161, %rd24;
mov.u64 %rd162, %rd24;
mov.u64 %rd174, %rd101;
@%p8 bra BB173_13;

BB173_9:
mov.u64 %rd27, %rd162;
mov.u32 %r10, %r57;
ld.local.u64 %rd29, [%rd137];
or.b64 %rd102, %rd27, %rd29;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p9, %rd103, 0;
@%p9 bra BB173_11;
bra.uni BB173_10;

BB173_11:
cvt.u32.u64	%r28, %rd29;
cvt.u32.u64	%r29, %rd27;
div.u32 %r30, %r29, %r28;
rem.u32 %r31, %r29, %r28;
cvt.u64.u32	%rd163, %r30;
cvt.u64.u32	%rd138, %r31;
bra.uni BB173_12;

BB173_10:
div.u64 %rd163, %rd27, %rd29;
rem.u64 %rd138, %rd27, %rd29;

BB173_12:
mov.u64 %rd34, %rd163;
ld.local.u64 %rd104, [%rd137+200];
mul.lo.s64 %rd105, %rd104, %rd138;
add.s64 %rd175, %rd105, %rd175;
add.s64 %rd137, %rd137, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r57, %r11;
mov.u64 %rd161, %rd34;
mov.u64 %rd162, %rd34;
mov.u64 %rd165, %rd175;
mov.u64 %rd174, %rd165;
@%p10 bra BB173_9;

BB173_13:
mov.u64 %rd39, %rd174;
mov.u64 %rd139, %rd22;
mul.lo.s64 %rd108, %rd15, %rd161;
add.s64 %rd41, %rd108, %rd39;
mov.u64 %rd173, %rd101;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r58, %r8;
mov.u64 %rd159, %rd24;
mov.u64 %rd158, %rd24;
mov.u64 %rd172, %rd101;
@%p11 bra BB173_18;

BB173_14:
mov.u32 %r12, %r58;
ld.local.u64 %rd45, [%rd139];
or.b64 %rd109, %rd159, %rd45;
and.b64 %rd110, %rd109, -4294967296;
setp.eq.s64	%p12, %rd110, 0;
@%p12 bra BB173_16;
bra.uni BB173_15;

BB173_16:
cvt.u32.u64	%r32, %rd45;
cvt.u32.u64	%r33, %rd159;
div.u32 %r34, %r33, %r32;
rem.u32 %r35, %r33, %r32;
cvt.u64.u32	%rd160, %r34;
cvt.u64.u32	%rd140, %r35;
bra.uni BB173_17;

BB173_15:
div.u64 %rd160, %rd159, %rd45;
rem.u64 %rd140, %rd159, %rd45;

BB173_17:
mov.u64 %rd159, %rd160;
ld.local.u64 %rd111, [%rd139+200];
mul.lo.s64 %rd112, %rd111, %rd140;
add.s64 %rd173, %rd112, %rd173;
add.s64 %rd139, %rd139, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r58, %r13;
mov.u64 %rd158, %rd159;
mov.u64 %rd172, %rd173;
@%p13 bra BB173_14;

BB173_18:
mov.u64 %rd141, %rd23;
mov.u64 %rd171, %rd101;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r59, %r9;
mov.u64 %rd156, %rd24;
mov.u64 %rd155, %rd24;
mov.u64 %rd170, %rd101;
@%p14 bra BB173_23;

BB173_19:
mov.u32 %r14, %r59;
ld.local.u64 %rd60, [%rd141];
or.b64 %rd115, %rd156, %rd60;
and.b64 %rd116, %rd115, -4294967296;
setp.eq.s64	%p15, %rd116, 0;
@%p15 bra BB173_21;
bra.uni BB173_20;

BB173_21:
cvt.u32.u64	%r36, %rd60;
cvt.u32.u64	%r37, %rd156;
div.u32 %r38, %r37, %r36;
rem.u32 %r39, %r37, %r36;
cvt.u64.u32	%rd157, %r38;
cvt.u64.u32	%rd142, %r39;
bra.uni BB173_22;

BB173_20:
div.u64 %rd157, %rd156, %rd60;
rem.u64 %rd142, %rd156, %rd60;

BB173_22:
mov.u64 %rd156, %rd157;
ld.local.u64 %rd117, [%rd141+200];
mul.lo.s64 %rd118, %rd117, %rd142;
add.s64 %rd171, %rd118, %rd171;
add.s64 %rd141, %rd141, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r59, %r15;
mov.u64 %rd155, %rd156;
mov.u64 %rd170, %rd171;
@%p16 bra BB173_19;

BB173_23:
ld.param.u64 %rd135, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mul.lo.s64 %rd119, %rd17, %rd158;
add.s64 %rd71, %rd119, %rd172;
mul.lo.s64 %rd120, %rd19, %rd155;
add.s64 %rd72, %rd120, %rd170;
add.s64 %rd121, %rd72, %rd135;
shl.b64 %rd122, %rd121, 3;
add.s64 %rd123, %rd20, %rd122;
ld.global.f64 %fd1, [%rd123];
neg.f64 %fd6, %fd1;
mov.f64 %fd7, 0d4338000000000000;
mov.f64 %fd8, 0d3FF71547652B82FE;
fma.rn.f64 %fd9, %fd6, %fd8, %fd7;
{
.reg .b32 %temp; 
mov.b64 {%r16, %temp}, %fd9;
}
mov.f64 %fd10, 0dC338000000000000;
add.rn.f64 %fd11, %fd9, %fd10;
mov.f64 %fd12, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd13, %fd11, %fd12, %fd6;
mov.f64 %fd14, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd15, %fd11, %fd14, %fd13;
mov.f64 %fd16, 0d3E928AF3FCA213EA;
mov.f64 %fd17, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd18, %fd17, %fd15, %fd16;
mov.f64 %fd19, 0d3EC71DEE62401315;
fma.rn.f64 %fd20, %fd18, %fd15, %fd19;
mov.f64 %fd21, 0d3EFA01997C89EB71;
fma.rn.f64 %fd22, %fd20, %fd15, %fd21;
mov.f64 %fd23, 0d3F2A01A014761F65;
fma.rn.f64 %fd24, %fd22, %fd15, %fd23;
mov.f64 %fd25, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd26, %fd24, %fd15, %fd25;
mov.f64 %fd27, 0d3F81111111122322;
fma.rn.f64 %fd28, %fd26, %fd15, %fd27;
mov.f64 %fd29, 0d3FA55555555502A1;
fma.rn.f64 %fd30, %fd28, %fd15, %fd29;
mov.f64 %fd31, 0d3FC5555555555511;
fma.rn.f64 %fd32, %fd30, %fd15, %fd31;
mov.f64 %fd33, 0d3FE000000000000B;
fma.rn.f64 %fd34, %fd32, %fd15, %fd33;
mov.f64 %fd35, 0d3FF0000000000000;
fma.rn.f64 %fd36, %fd34, %fd15, %fd35;
fma.rn.f64 %fd37, %fd36, %fd15, %fd35;
{
.reg .b32 %temp; 
mov.b64 {%r17, %temp}, %fd37;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r18}, %fd37;
}
shl.b32 %r40, %r16, 20;
add.s32 %r41, %r18, %r40;
mov.b64 %fd53, {%r17, %r41};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r42}, %fd6;
}
mov.b32 %f2, %r42;
abs.f32 %f1, %f2;
setp.lt.f32	%p17, %f1, 0f4086232B;
@%p17 bra BB173_26;

setp.gt.f64	%p18, %fd1, 0d8000000000000000;
mov.f64 %fd38, 0d7FF0000000000000;
sub.f64 %fd39, %fd38, %fd1;
selp.f64	%fd53, 0d0000000000000000, %fd39, %p18;
setp.geu.f32	%p19, %f1, 0f40874800;
@%p19 bra BB173_26;

shr.u32 %r43, %r16, 31;
add.s32 %r44, %r16, %r43;
shr.s32 %r45, %r44, 1;
shl.b32 %r46, %r45, 20;
add.s32 %r47, %r46, %r18;
mov.b64 %fd40, {%r17, %r47};
sub.s32 %r48, %r16, %r45;
shl.b32 %r49, %r48, 20;
add.s32 %r50, %r49, 1072693248;
mov.u32 %r51, 0;
mov.b64 %fd41, {%r51, %r50};
mul.f64 %fd53, %fd40, %fd41;

BB173_26:
ld.param.u64 %rd136, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd134, [_Z21kernelPointwiseApply3I21gatedLinearDerivativeIddEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd124, %rd41, 3;
add.s64 %rd125, %rd16, %rd124;
shl.b64 %rd126, %rd71, 3;
add.s64 %rd127, %rd18, %rd126;
shl.b64 %rd128, %rd72, 3;
add.s64 %rd129, %rd20, %rd128;
add.f64 %fd42, %fd53, 0d3FF0000000000000;
rcp.rn.f64 %fd43, %fd42;
ld.global.f64 %fd44, [%rd127];
mul.f64 %fd45, %fd43, %fd44;
st.global.f64 [%rd125], %fd45;
add.s64 %rd130, %rd41, %rd136;
shl.b64 %rd131, %rd130, 3;
add.s64 %rd132, %rd16, %rd131;
sub.f64 %fd47, %fd35, %fd43;
mul.f64 %fd48, %fd43, %fd47;
ld.global.f64 %fd49, [%rd127];
mul.f64 %fd50, %fd48, %fd49;
ld.global.f64 %fd51, [%rd129];
mul.f64 %fd52, %fd50, %fd51;
st.global.f64 [%rd132], %fd52;
mov.u32 %r52, %nctaid.x;
mul.wide.u32 %rd133, %r52, %r23;
add.s64 %rd164, %rd133, %rd24;
setp.lt.u64	%p20, %rd164, %rd134;
@%p20 bra BB173_8;

BB173_27:
ret;
}


