{
  "Top": "kernel_correlation_optimized",
  "RtlTop": "kernel_correlation_optimized",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "190556993",
    "Uncertainty": "0.3125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_correlation_optimized",
    "Version": "1.0",
    "DisplayName": "Kernel_correlation_optimized",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/correlation.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_correlatiohbi.vhd",
      "impl\/vhdl\/kernel_correlatioibs.vhd",
      "impl\/vhdl\/kernel_correlatiojbC.vhd",
      "impl\/vhdl\/kernel_correlatiokbM.vhd",
      "impl\/vhdl\/kernel_correlatiolbW.vhd",
      "impl\/vhdl\/kernel_correlatiomb6.vhd",
      "impl\/vhdl\/kernel_correlationcg.vhd",
      "impl\/vhdl\/kernel_correlatioocq.vhd",
      "impl\/vhdl\/kernel_correlatiopcA.vhd",
      "impl\/vhdl\/kernel_correlatioqcK.vhd",
      "impl\/vhdl\/kernel_correlatiorcU.vhd",
      "impl\/vhdl\/lut_mul3_chunk.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q01.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q3.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q4.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q5.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q6.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q7.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q12.vhd",
      "impl\/vhdl\/lut_mul3_chunk_q23.vhd",
      "impl\/vhdl\/operator_double_dbkb.vhd",
      "impl\/vhdl\/operator_double_dcud.vhd",
      "impl\/vhdl\/operator_double_ddEe.vhd",
      "impl\/vhdl\/operator_double_deOg.vhd",
      "impl\/vhdl\/operator_double_dfYi.vhd",
      "impl\/vhdl\/operator_double_dg8j.vhd",
      "impl\/vhdl\/operator_double_div5.vhd",
      "impl\/vhdl\/operator_double_mul6.vhd",
      "impl\/vhdl\/kernel_correlation_optimized.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_correlatiohbi.v",
      "impl\/verilog\/kernel_correlatioibs.v",
      "impl\/verilog\/kernel_correlatiojbC.v",
      "impl\/verilog\/kernel_correlatiokbM.v",
      "impl\/verilog\/kernel_correlatiolbW.v",
      "impl\/verilog\/kernel_correlatiomb6.v",
      "impl\/verilog\/kernel_correlationcg.v",
      "impl\/verilog\/kernel_correlatioocq.v",
      "impl\/verilog\/kernel_correlatiopcA.v",
      "impl\/verilog\/kernel_correlatioqcK.v",
      "impl\/verilog\/kernel_correlatiorcU.v",
      "impl\/verilog\/lut_mul3_chunk.v",
      "impl\/verilog\/lut_mul3_chunk_q01.v",
      "impl\/verilog\/lut_mul3_chunk_q01_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q3.v",
      "impl\/verilog\/lut_mul3_chunk_q3_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q4.v",
      "impl\/verilog\/lut_mul3_chunk_q4_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q5.v",
      "impl\/verilog\/lut_mul3_chunk_q5_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q6.v",
      "impl\/verilog\/lut_mul3_chunk_q6_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q7.v",
      "impl\/verilog\/lut_mul3_chunk_q7_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q12.v",
      "impl\/verilog\/lut_mul3_chunk_q12_rom.dat",
      "impl\/verilog\/lut_mul3_chunk_q23.v",
      "impl\/verilog\/lut_mul3_chunk_q23_rom.dat",
      "impl\/verilog\/operator_double_dbkb.v",
      "impl\/verilog\/operator_double_dbkb_rom.dat",
      "impl\/verilog\/operator_double_dcud.v",
      "impl\/verilog\/operator_double_dcud_rom.dat",
      "impl\/verilog\/operator_double_ddEe.v",
      "impl\/verilog\/operator_double_ddEe_rom.dat",
      "impl\/verilog\/operator_double_deOg.v",
      "impl\/verilog\/operator_double_deOg_rom.dat",
      "impl\/verilog\/operator_double_dfYi.v",
      "impl\/verilog\/operator_double_dfYi_rom.dat",
      "impl\/verilog\/operator_double_dg8j.v",
      "impl\/verilog\/operator_double_dg8j_rom.dat",
      "impl\/verilog\/operator_double_div5.v",
      "impl\/verilog\/operator_double_mul6.v",
      "impl\/verilog\/kernel_correlation_optimized.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64_ip.tcl",
      "impl\/misc\/kernel_correlation_optimized_ap_dcmp_2_no_dsp_64_ip.tcl",
      "impl\/misc\/kernel_correlation_optimized_ap_ddiv_57_no_dsp_64_ip.tcl",
      "impl\/misc\/kernel_correlation_optimized_ap_dmul_16_max_dsp_64_ip.tcl",
      "impl\/misc\/kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_correlation_optimized_ap_dadddsub_12_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_correlation_optimized_ap_dcmp_2_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_correlation_optimized_ap_dcmp_2_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_correlation_optimized_ap_ddiv_57_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_correlation_optimized_ap_ddiv_57_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_correlation_optimized_ap_dmul_16_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_correlation_optimized_ap_dmul_16_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_correlation_optimized_ap_dsqrt_57_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_address0": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "data_address1": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "data_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "data_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "data_q1": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "float_n": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "m": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "mean_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "mean_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "mean_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "n": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "stddev_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "stddev_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "stddev_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "symmat_address0": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "20"
        }}
    },
    "symmat_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m": {
      "dir": "in",
      "width": "32"
    },
    "n": {
      "dir": "in",
      "width": "32"
    },
    "float_n": {
      "dir": "in",
      "width": "64"
    },
    "data_address0": {
      "dir": "out",
      "width": "20"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_d0": {
      "dir": "out",
      "width": "64"
    },
    "data_q0": {
      "dir": "in",
      "width": "64"
    },
    "data_address1": {
      "dir": "out",
      "width": "20"
    },
    "data_ce1": {
      "dir": "out",
      "width": "1"
    },
    "data_q1": {
      "dir": "in",
      "width": "64"
    },
    "symmat_address0": {
      "dir": "out",
      "width": "20"
    },
    "symmat_ce0": {
      "dir": "out",
      "width": "1"
    },
    "symmat_we0": {
      "dir": "out",
      "width": "1"
    },
    "symmat_d0": {
      "dir": "out",
      "width": "64"
    },
    "mean_address0": {
      "dir": "out",
      "width": "10"
    },
    "mean_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mean_we0": {
      "dir": "out",
      "width": "1"
    },
    "mean_d0": {
      "dir": "out",
      "width": "64"
    },
    "mean_q0": {
      "dir": "in",
      "width": "64"
    },
    "stddev_address0": {
      "dir": "out",
      "width": "10"
    },
    "stddev_ce0": {
      "dir": "out",
      "width": "1"
    },
    "stddev_we0": {
      "dir": "out",
      "width": "1"
    },
    "stddev_d0": {
      "dir": "out",
      "width": "64"
    },
    "stddev_q0": {
      "dir": "in",
      "width": "64"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "m": {
      "interfaceRef": "m",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "n": {
      "interfaceRef": "n",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "float_n": {
      "interfaceRef": "float_n",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    },
    "data_d0": {
      "interfaceRef": "data_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "data_q0": {
      "interfaceRef": "data_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "data_q1": {
      "interfaceRef": "data_q1",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "symmat_d0": {
      "interfaceRef": "symmat_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000000",
      "handshakeRef": "ap_none"
    },
    "mean_d0": {
      "interfaceRef": "mean_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000",
      "handshakeRef": "ap_none"
    },
    "mean_q0": {
      "interfaceRef": "mean_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000",
      "handshakeRef": "ap_none"
    },
    "stddev_d0": {
      "interfaceRef": "stddev_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000",
      "handshakeRef": "ap_none"
    },
    "stddev_q0": {
      "interfaceRef": "stddev_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "1000",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_correlation_optimized",
      "Instances": [
        {
          "ModuleName": "operator_double_mul6",
          "InstanceName": "grp_operator_double_mul6_fu_428",
          "Instances": [
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_206"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_227"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_248"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_269"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_290"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_311"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_332"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_353"
            },
            {
              "ModuleName": "lut_mul3_chunk",
              "InstanceName": "grp_lut_mul3_chunk_fu_374"
            }
          ]
        },
        {
          "ModuleName": "operator_double_div5",
          "InstanceName": "grp_operator_double_div5_fu_449"
        }
      ]
    },
    "Metrics": {
      "operator_double_div5": {
        "Latency": {
          "LatencyBest": "249",
          "LatencyAvg": "249",
          "LatencyWorst": "249",
          "PipelineII": "249",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "2.292"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "18",
            "Latency": "234",
            "PipelineII": "",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "2324",
          "LUT": "3057",
          "DSP48E": "0"
        }
      },
      "lut_mul3_chunk": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "1.332"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "26",
          "LUT": "32",
          "DSP48E": "0"
        }
      },
      "operator_double_mul6": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "11",
          "LatencyWorst": "20",
          "PipelineIIMin": "3",
          "PipelineIIMax": "20",
          "PipelineII": "3 ~ 20",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "2.664"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "2563",
          "LUT": "2579",
          "DSP48E": "0"
        }
      },
      "kernel_correlation_optimized": {
        "Latency": {
          "LatencyBest": "190556993",
          "LatencyAvg": "",
          "LatencyWorst": "38084643009",
          "PipelineIIMin": "190556994",
          "PipelineIIMax": "38084643010",
          "PipelineII": "190556994 ~ 38084643010",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "3.404"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "1000",
            "LatencyMin": "19258000",
            "LatencyMax": "19275000",
            "Latency": "19258000 ~ 19275000",
            "PipelineII": "",
            "PipelineDepthMin": "19258",
            "PipelineDepthMax": "19275",
            "PipelineDepth": "19258 ~ 19275",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1000",
                "Latency": "19000",
                "PipelineII": "",
                "PipelineDepth": "19"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "1000",
            "LatencyMin": "51323000",
            "LatencyMax": "51340000",
            "Latency": "51323000 ~ 51340000",
            "PipelineII": "",
            "PipelineDepthMin": "51323",
            "PipelineDepthMax": "51340",
            "PipelineDepth": "51323 ~ 51340",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "1000",
                "Latency": "51000",
                "PipelineII": "",
                "PipelineDepth": "51"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "1000",
            "Latency": "82002000",
            "PipelineII": "",
            "PipelineDepth": "82002",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "1000",
                "Latency": "82000",
                "PipelineII": "",
                "PipelineDepth": "82"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "999",
            "LatencyMin": "37973988",
            "LatencyMax": "37932026004",
            "Latency": "37973988 ~ 37932026004",
            "PipelineII": "",
            "PipelineDepthMin": "38012",
            "PipelineDepthMax": "37969996",
            "PipelineDepth": "38012 ~ 37969996",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "",
                "LatencyMin": "38008",
                "LatencyMax": "37969992",
                "Latency": "38008 ~ 37969992",
                "PipelineII": "",
                "PipelineDepth": "38008",
                "Loops": [{
                    "Name": "Loop 4.1.1",
                    "TripCount": "1000",
                    "Latency": "38001",
                    "PipelineII": "",
                    "PipelineDepth": "38"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "12",
          "FF": "18281",
          "LUT": "14854"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-28 14:55:18 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
