$date
	Sun Feb  6 07:11:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flip_flop_tb $end
$scope module test_flip_flop $end
$var wire 1 ! T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#10
0$
1"
#20
0"
#25
1!
#30
1"
#40
0"
#50
1"
0!
1#
#60
0"
#70
1"
#75
1!
#80
0"
#90
1$
1"
#100
0"
0!
0#
#110
0$
1"
#120
0"
#125
1!
#130
1"
#140
0"
#150
1"
0!
1#
#160
0"
#170
1"
#175
1!
#180
0"
#190
1$
1"
#200
0"
0!
0#
#210
0$
1"
#220
0"
#225
1!
#230
1"
#240
0"
#250
1"
0!
1#
#260
0"
#270
1"
#275
1!
#280
0"
#290
1$
1"
#300
0"
0!
0#
#310
0$
1"
#320
0"
#325
1!
#330
1"
#340
0"
#350
1"
0!
1#
#360
0"
#370
1"
#375
1!
#380
0"
#390
1$
1"
#400
0"
0!
0#
#410
0$
1"
#420
0"
#425
1!
#430
1"
#440
0"
#450
1"
0!
1#
#460
0"
#470
1"
#475
1!
#480
0"
#490
1$
1"
#500
0"
0!
0#
