Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 13 21:50:56 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file edge_detector_filter_timing_summary_routed.rpt -pb edge_detector_filter_timing_summary_routed.pb -rpx edge_detector_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : edge_detector_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 502 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1075 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 172 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.782        0.000                      0                  362        0.034        0.000                      0                  362        0.264        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
sysclk                   {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0     {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0_1        0.784        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                    12.633        0.000                       0                     3  
sysclk                                                                                                                                                                     2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0          0.782        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                      12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        0.782        0.000                      0                  359        0.034        0.000                      0                  359  
RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          0.782        0.000                      0                  359        0.034        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0          3.212        0.000                      0                    3        0.497        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          3.212        0.000                      0                    3        0.409        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        3.212        0.000                      0                    3        0.409        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0_1        3.214        0.000                      0                    3        0.497        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.086     2.524    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.319    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.319    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.086     2.524    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.319    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.319    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.086     2.524    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.319    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.319    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.086     2.524    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.319    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.319    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.522ns (38.007%)  route 2.483ns (61.993%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.522ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.702    -2.522    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.478    -2.044 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           1.005    -1.040    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[2]
    SLICE_X86Y75         LUT5 (Prop_lut5_I0_O)        0.324    -0.716 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.337    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.348    -0.031 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.296     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.363     0.753    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.877 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.482     1.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X87Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.482 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.386     2.456    
                         clock uncertainty           -0.086     2.369    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.029     2.398    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.398    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.086     2.439    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.270    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.086     2.439    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.270    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.086     2.439    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.270    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.086     2.439    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.270    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.270    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.347ns (36.122%)  route 2.382ns (63.878%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.520ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.704    -2.520    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.042 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.638    -1.404    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X86Y74         LUT2 (Prop_lut2_I1_O)        0.293    -1.111 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.484    -0.627    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.328    -0.299 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433     0.134    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.258 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.453     0.711    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.835 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.374     1.209    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.086     2.332    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.127    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
    SLICE_X109Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.473    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDPE (Prop_fdpe_C_Q)         0.141    -0.440 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.385    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
    SLICE_X103Y72        FDPE (Hold_fdpe_C_D)         0.075    -0.506    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.573    -0.606    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.400    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.841    -0.378    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.606    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.075    -0.531    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X90Y77         FDRE (Hold_fdre_C_D)         0.060    -0.523    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.338    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.497    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067    -0.377    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_2
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.228    -0.608    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.053    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.436%)  route 0.150ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/CLK
    SLICE_X110Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.265    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X109Y74        FDCE (Hold_fdce_C_D)         0.070    -0.454    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y76     hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.522ns (38.007%)  route 2.483ns (61.993%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.522ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.702    -2.522    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.478    -2.044 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           1.005    -1.040    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[2]
    SLICE_X86Y75         LUT5 (Prop_lut5_I0_O)        0.324    -0.716 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.337    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.348    -0.031 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.296     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.363     0.753    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.877 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.482     1.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X87Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.482 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.386     2.456    
                         clock uncertainty           -0.088     2.368    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.029     2.397    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.397    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.347ns (36.122%)  route 2.382ns (63.878%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.520ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.704    -2.520    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.042 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.638    -1.404    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X86Y74         LUT2 (Prop_lut2_I1_O)        0.293    -1.111 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.484    -0.627    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.328    -0.299 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433     0.134    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.258 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.453     0.711    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.835 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.374     1.209    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.088     2.331    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.126    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.126    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
    SLICE_X109Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.473    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDPE (Prop_fdpe_C_Q)         0.141    -0.440 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.385    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
    SLICE_X103Y72        FDPE (Hold_fdpe_C_D)         0.075    -0.506    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.573    -0.606    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.400    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.841    -0.378    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.606    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.075    -0.531    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X90Y77         FDRE (Hold_fdre_C_D)         0.060    -0.523    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.338    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.497    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067    -0.377    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_2
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.228    -0.608    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.053    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.436%)  route 0.150ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/CLK
    SLICE_X110Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.265    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.524    
    SLICE_X109Y74        FDCE (Hold_fdce_C_D)         0.070    -0.454    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y76     hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.522ns (38.007%)  route 2.483ns (61.993%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.522ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.702    -2.522    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.478    -2.044 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           1.005    -1.040    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[2]
    SLICE_X86Y75         LUT5 (Prop_lut5_I0_O)        0.324    -0.716 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.337    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.348    -0.031 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.296     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.363     0.753    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.877 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.482     1.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X87Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.482 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.386     2.456    
                         clock uncertainty           -0.088     2.368    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.029     2.397    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.397    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.347ns (36.122%)  route 2.382ns (63.878%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.520ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.704    -2.520    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.042 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.638    -1.404    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X86Y74         LUT2 (Prop_lut2_I1_O)        0.293    -1.111 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.484    -0.627    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.328    -0.299 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433     0.134    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.258 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.453     0.711    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.835 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.374     1.209    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.088     2.331    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.126    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.126    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.088    -0.467    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.075    -0.392    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.088    -0.460    
    SLICE_X109Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.385    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.088    -1.115    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.040    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDPE (Prop_fdpe_C_Q)         0.141    -0.440 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.385    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
                         clock uncertainty            0.088    -0.493    
    SLICE_X103Y72        FDPE (Hold_fdpe_C_D)         0.075    -0.418    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.573    -0.606    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.400    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.841    -0.378    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.606    
                         clock uncertainty            0.088    -0.518    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.075    -0.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.088    -0.495    
    SLICE_X90Y77         FDRE (Hold_fdre_C_D)         0.060    -0.435    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.088    -0.467    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.407    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.338    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.088    -0.469    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.409    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067    -0.377    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_2
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.228    -0.608    
                         clock uncertainty            0.088    -0.520    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.053    -0.467    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.436%)  route 0.150ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/CLK
    SLICE_X110Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.265    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.088    -0.436    
    SLICE_X109Y74        FDCE (Hold_fdce_C_D)         0.070    -0.366    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.952ns (24.388%)  route 2.952ns (75.612%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 2.993 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.856    -2.368    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y65        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.456    -1.912 f  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.809    -1.103    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X108Y64        LUT4 (Prop_lut4_I1_O)        0.124    -0.979 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.309    -0.670    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_1
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.124    -0.546 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.444    -0.101    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_1
    SLICE_X108Y63        LUT6 (Prop_lut6_I5_O)        0.124     0.023 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__3/O
                         net (fo=2, routed)           0.581     0.604    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.728 r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.807     1.535    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.680     2.993    hdmiin/DataDecoders[1].DecoderX/bbstub_RefClk200
    SLICE_X107Y61        FDRE                                         r  hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.611    
                         clock uncertainty           -0.088     2.523    
    SLICE_X107Y61        FDRE (Setup_fdre_C_CE)      -0.205     2.318    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.318    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.522ns (38.007%)  route 2.483ns (61.993%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.522ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.702    -2.522    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.478    -2.044 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=4, routed)           1.005    -1.040    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[2]
    SLICE_X86Y75         LUT5 (Prop_lut5_I0_O)        0.324    -0.716 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.337    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.348    -0.031 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.296     0.265    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I5_O)        0.124     0.389 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.363     0.753    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X87Y75         LUT6 (Prop_lut6_I3_O)        0.124     0.877 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.482     1.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X87Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.482 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X87Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.386     2.456    
                         clock uncertainty           -0.088     2.368    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.029     2.397    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.397    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.014ns (26.655%)  route 2.790ns (73.345%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.772    -2.452    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y70        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.518    -1.934 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.790    -1.144    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X103Y67        LUT4 (Prop_lut4_I0_O)        0.124    -1.020 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.405    -0.615    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y66        LUT5 (Prop_lut5_I4_O)        0.124    -0.491 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.058    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y66        LUT6 (Prop_lut6_I5_O)        0.124     0.066 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.585     0.651    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.124     0.775 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.352    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y68        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.386     2.526    
                         clock uncertainty           -0.088     2.438    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.269    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.347ns (36.122%)  route 2.382ns (63.878%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.520ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.704    -2.520    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.042 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.638    -1.404    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X86Y74         LUT2 (Prop_lut2_I1_O)        0.293    -1.111 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.484    -0.627    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.328    -0.299 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433     0.134    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.258 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.453     0.711    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.835 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.374     1.209    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X83Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.088     2.331    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205     2.126    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.126    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y73        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.088    -0.467    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.075    -0.392    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X109Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.088    -0.460    
    SLICE_X109Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.385    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.088    -1.115    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.040    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.040    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y72        FDPE (Prop_fdpe_C_Q)         0.141    -0.440 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.385    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y72        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
                         clock uncertainty            0.088    -0.493    
    SLICE_X103Y72        FDPE (Hold_fdpe_C_D)         0.075    -0.418    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.573    -0.606    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.400    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.841    -0.378    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y78         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.606    
                         clock uncertainty            0.088    -0.518    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.075    -0.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.364    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y77         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.088    -0.495    
    SLICE_X90Y77         FDRE (Hold_fdre_C_D)         0.060    -0.435    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.088    -0.467    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.407    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.164    -0.393 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.338    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.088    -0.469    
    SLICE_X108Y74        FDPE (Hold_fdpe_C_D)         0.060    -0.409    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.067    -0.377    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_2
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X86Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.228    -0.608    
                         clock uncertainty            0.088    -0.520    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.053    -0.467    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.436%)  route 0.150ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/CLK
    SLICE_X110Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.265    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.195    -0.524    
                         clock uncertainty            0.088    -0.436    
    SLICE_X109Y74        FDCE (Hold_fdce_C_D)         0.070    -0.366    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.390%)  route 0.624ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843    -2.381    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.903 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.624    -1.280    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     2.979    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.382     2.597    
                         clock uncertainty           -0.088     2.509    
    SLICE_X109Y74        FDCE (Recov_fdce_C_CLR)     -0.576     1.933    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.933    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.505%)  route 0.227ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.409 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.227    -0.183    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X109Y74        FDCE (Remov_fdce_C_CLR)     -0.145    -0.689    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.390%)  route 0.624ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843    -2.381    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.903 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.624    -1.280    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     2.979    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.382     2.597    
                         clock uncertainty           -0.088     2.509    
    SLICE_X109Y74        FDCE (Recov_fdce_C_CLR)     -0.576     1.933    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.933    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.088    -0.454    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.602    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.088    -0.454    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.602    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.505%)  route 0.227ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.409 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.227    -0.183    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.088    -0.456    
    SLICE_X109Y74        FDCE (Remov_fdce_C_CLR)     -0.145    -0.601    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.390%)  route 0.624ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843    -2.381    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.903 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.624    -1.280    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     2.979    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.382     2.597    
                         clock uncertainty           -0.088     2.509    
    SLICE_X109Y74        FDCE (Recov_fdce_C_CLR)     -0.576     1.933    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.933    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.088     2.513    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.983    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.983    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.088    -0.454    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.602    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.088    -0.454    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.602    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.505%)  route 0.227ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.409 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.227    -0.183    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.215    -0.544    
                         clock uncertainty            0.088    -0.456    
    SLICE_X109Y74        FDCE (Remov_fdce_C_CLR)     -0.145    -0.601    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.390%)  route 0.624ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 2.979 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.843    -2.381    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.478    -1.903 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.624    -1.280    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.666     2.979    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.382     2.597    
                         clock uncertainty           -0.086     2.510    
    SLICE_X109Y74        FDCE (Recov_fdce_C_CLR)     -0.576     1.934    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.934    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.086     2.514    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.984    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.984    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.897%)  route 0.611ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.611    -1.288    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.086     2.514    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     1.984    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.984    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.893%)  route 0.214ns (59.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.214    -0.193    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.505%)  route 0.227ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.622    -0.557    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X108Y74        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.409 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.227    -0.183    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X109Y74        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.889    -0.330    hdmiin/TMDS_ClockingX/CLK
    SLICE_X109Y74        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.215    -0.544    
    SLICE_X109Y74        FDCE (Remov_fdce_C_CLR)     -0.145    -0.689    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.507    





