37:inv_main62:VerifHintTplEqTerm(_12,10000)
38:inv_main62:VerifHintTplEqTerm(_2,10000)
40:inv_main62:VerifHintTplEqTerm(_4,10000)
41:inv_main62:VerifHintTplEqTerm(_5,10000)
42:inv_main62:VerifHintTplEqTerm(_6,10000)
43:inv_main62:VerifHintTplEqTerm(_7,10000)
44:inv_main62:VerifHintTplEqTerm(_8,10000)
45:inv_main62:VerifHintTplEqTerm(_9,10000)
46:inv_main62:VerifHintTplPred((0 = 0),1)
47:inv_main98:VerifHintInitPred(!((_7 + -1) = 0))
48:inv_main98:VerifHintInitPred(!(_0 = 0))
49:inv_main98:VerifHintInitPred(!(_1 = 0))
50:inv_main98:VerifHintInitPred(!(_2 = 0))
51:inv_main98:VerifHintInitPred(!(_3 = 0))
52:inv_main98:VerifHintInitPred(!(_4 = 0))
53:inv_main98:VerifHintInitPred(!(_5 = 0))
54:inv_main98:VerifHintInitPred(!(_6 = 0))
55:inv_main98:VerifHintInitPred(((_7 + -1) = 0))
56:inv_main98:VerifHintInitPred((_0 = 0))
57:inv_main98:VerifHintInitPred((_1 = 0))
58:inv_main98:VerifHintInitPred((_2 = 0))
59:inv_main98:VerifHintInitPred((_3 = 0))
60:inv_main98:VerifHintInitPred((_4 = 0))
62:inv_main98:VerifHintInitPred((_6 = 0))
63:inv_main98:VerifHintInitPred((_7 = 0))
64:inv_main98:VerifHintTplEqTerm(_0,10000)
65:inv_main98:VerifHintTplEqTerm(_1,10000)
66:inv_main98:VerifHintTplEqTerm(_2,10000)
67:inv_main98:VerifHintTplEqTerm(_3,10000)
68:inv_main98:VerifHintTplEqTerm(_4,10000)
69:inv_main98:VerifHintTplEqTerm(_5,10000)
70:inv_main98:VerifHintTplEqTerm(_6,10000)
72:inv_main98:VerifHintTplPred((0 = 0),1)
73:inv_main80:VerifHintInitPred(!((_10 + -1) = 0))
76:inv_main80:VerifHintInitPred(!((_8 + -1) = 0))
