Generating HDL for page 14.45.03.1 ADDRESS CHANNEL DRIVE 2 BIT-ACC at 8/30/2020 1:47:28 PM
Processing extension from block at 1C (Database ID=242334) to 1D (Database ID=242335)
Removed 35 outputs from Gate at 1C to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8H07
Generating Statement for block at 4A with output pin(s) of OUT_4A_F
	and inputs of MS_ADDR_CH_NU_TSLTR_3_LINE
	and logic function of NOT
Generating Statement for block at 2A with output pin(s) of OUT_2A_B
	and inputs of OUT_3C_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_B
	and logic function of Lamp
Generating Statement for block at 4B with output pin(s) of OUT_4B_B
	and inputs of MS_INSERT_ZERO_ON_ADDR_CH
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_R
	and inputs of MS_ADDR_CH_NU_TSLTR_2_LINE
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_D, OUT_3C_D
	and inputs of OUT_DOT_4C
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_H
	and inputs of OUT_3C_D
	and logic function of Special
Generating Statement for block at 4D with output pin(s) of OUT_4D_E
	and inputs of MS_ADDR_MOD_28_BIT,MS_ADDR_MOD_02_BIT,MS_ADDR_MOD_24_BIT
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of MS_ADDR_MOD_12_BIT,MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A,MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_D
	and inputs of MS_COMPAT_TSLTR_THP_2_BIT_D,MS_COMPAT_TSLTR_THP_2_BIT_B,MS_COMPAT_TSLTR_THP_2_BIT_C
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of MS_COMPAT_TSLTR_THP_2_BIT_A,MS_COMPAT_TSLTR_THP_2_DOT_8_BITS
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_B
	and inputs of MS_ADDR_CH_NU_TSLTR_6_LINE
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_B
	and inputs of MS_ADDR_CH_NU_TSLTR_0_LINE
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4A_F,PS_ADDR_CH_2_B_STAR_ADDR_MOD,OUT_4B_B,OUT_4C_R,OUT_4D_E,OUT_4E_C,OUT_4F_D,OUT_4G_D,OUT_4H_B,OUT_4I_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ADDR_CH_2_B_1
	from gate output OUT_1C_H
