@article{journals/vlsi/LakshmiD10,
  title = {CORDIC Architectures: A Survey},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/794891},
  pages = {794891:1-794891:19},
  author = {Boppana Lakshmi and A. S. Dhar}
}
@article{journals/vlsi/HeDBG11,
  title = {Buffer Planning for IP Placement Using Sliced-LFF},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/530851},
  pages = {530851:1-530851:10},
  author = {Ou He and Sheqin Dong and Jinian Bian and Satoshi Goto}
}
@article{journals/vlsi/LaiLS14,
  title = {Advanced VLSI Design Methodologies for Emerging Industrial Multimedia and Communication Applications},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/761215},
  pages = {761215:1-761215:2},
  author = {Yeong-Kang Lai and Yeong-Lin Lai and Thomas Schumann}
}
@article{journals/vlsi/BertozziKP07,
  title = {Networks-on-Chip: Emerging Research Topics and Novel Ideas},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/26454},
  pages = {26454:1-26454:3},
  author = {Davide Bertozzi and Shashi Kumar and Maurizio Palesi}
}
@article{journals/vlsi/SeetharamanVL08,
  title = {VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/512746},
  pages = {512746:1-512746:8},
  author = {Gopalakrishnan Seetharaman and Balasubramanian Venkataramani and Gopalakrishnan Lakshminarayanan}
}
@article{journals/vlsi/YagainK14,
  title = {Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/280701},
  pages = {280701:1-280701:18},
  author = {Deepa Yagain and A. Vijaya Krishna}
}
@article{journals/vlsi/AlamG14,
  title = {Design of Finite Word Length Linear-Phase FIR Filters in the Logarithmic Number System Domain},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/217495},
  pages = {217495:1-217495:14},
  author = {Syed Asad Alam and Oscar Gustafsson}
}
@article{journals/vlsi/WangN07,
  title = {Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/18372},
  pages = {18372:1-18372:14},
  author = {Xin Wang and Jari Nurmi}
}
@article{journals/vlsi/ZhouALST11,
  title = {Shedding Physical Synthesis Area Bloat},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/503025},
  pages = {503025:1-503025:10},
  author = {Nancy Ying Zhou and Charles J. Alpert and Zhuo Li 0001 and Cliff N. Sze and Louise Trevillyan}
}
@article{journals/vlsi/WaltonAGA12,
  title = {An Empirical Investigation on System and Statement Level Parallelism Strategies for Accelerating Scatter Search Using Handel-C and Impulse-C},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/793196},
  pages = {793196:1-793196:11},
  author = {Maxwell Walton and Omar Ahmed and Gary William Grewal and Shawki Areibi}
}
@article{journals/vlsi/ChenCL13,
  title = {A High-Efficiency Monolithic DC-DC PFM Boost Converter with Parallel Power MOS Technique},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/643293},
  pages = {643293:1-643293:7},
  author = {Hou-Ming Chen and Robert C. Chang and Kuang-Hao Lin}
}
@article{journals/vlsi/XiaoZLS07,
  title = {Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/71974},
  pages = {71974:1-71974:13},
  author = {Jianhong Xiao and Guang Zhang and Tianwei Li and José Silva-Martínez}
}
@article{journals/vlsi/CorreaPDBA12,
  title = {Low-Complexity Hierarchical Mode Decision Algorithms Targeting VLSI Architecture Design for the H.264/AVC Video Encoder},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/748019},
  pages = {748019:1-748019:20},
  author = {Guilherme Corrêa and Daniel Palomino and Cláudio Machado Diniz and Sergio Bampi and Luciano Volcan Agostini}
}
@article{journals/vlsi/NoulisDS07,
  title = {Advanced Readout System IC Current Mode Semi-Gaussian Shapers Using CCIIs and OTAs},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/71684},
  pages = {71684:1-71684:12},
  author = {Thomas Noulis and Constantinos Deradonis and Stylianos Siskos}
}
@article{journals/vlsi/RoyPM08,
  title = {Fine Control of Local Whitespace in Placement},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/517919},
  pages = {517919:1-517919:10},
  author = {Jarrod A. Roy and David A. Papa and Igor L. Markov}
}
@article{journals/vlsi/ZhaoK10,
  title = {A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/946710},
  pages = {946710:1-946710:11},
  author = {Jun Zhao and Yong-Bin Kim}
}
@article{journals/vlsi/LitvinM08,
  title = {Wave Pipelining Using Self Reset Logic},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/738983},
  pages = {738983:1-738983:6},
  author = {Miguel Eduardo Litvin and Samiha Mourad}
}
@article{journals/vlsi/TekinYL08,
  title = {Integrated VCOs for Medical Implant Transceivers},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/912536},
  pages = {912536:1-912536:10},
  author = {Ahmet Tekin and Mehmet R. Yuce and Wentai Liu}
}
@article{journals/vlsi/BegueretT08,
  title = {International Conference on Electronics, Circuits, and Systems},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/629076},
  pages = {629076:1},
  author = {Jean-Baptiste Begueret and Thierry Taris}
}
@article{journals/vlsi/LuT10,
  title = {Post-CTS Delay Insertion},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/451809},
  pages = {451809:1-451809:9},
  author = {Jianchao Lu and Baris Taskin}
}
@article{journals/vlsi/HsiaoSLHHWL13,
  title = {Design a Bioamplifier with High CMRR},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/210265},
  pages = {210265:1-210265:5},
  author = {Yu-Ming Hsiao and Miin-Shyue Shiau and Kuen-Han Li and Jing-Jhong Hou and Heng-Shou Hsu and Hong-Chong Wu and Don-Gey Liu}
}
@article{journals/vlsi/AramendiAL08,
  title = {Power Considerations in Banked CAMs: A Leakage Reduction Approach},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/674259},
  pages = {674259:1-674259:7},
  author = {Pedro Echeverría Aramendi and José L. Ayala and Marisa López-Vallejo}
}
@article{journals/vlsi/DimitrovV07,
  title = {Eight-Bit Semiflash A/D Converter},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/80389},
  pages = {80389:1-80389:7},
  author = {Dimitar P. Dimitrov and Tania Krumova Vasileva}
}
@article{journals/vlsi/AhmedSR12,
  title = {Point DCT VLSI Architecture for Emerging HEVC Standard},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/752024},
  pages = {752024:1-752024:13},
  author = {Ashfaq Ahmed and Muhammad Usman Shahid and Ata ur Rehman}
}
@article{journals/vlsi/GhoneimaIKD07,
  title = {Variation-Tolerant and Low-Power Source-Synchronous Multicycle On-Chip Interconnect Scheme},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/95402},
  pages = {95402:1-95402:12},
  author = {Maged Ghoneima and Yehea I. Ismail and Muhammad M. Khellah and Vivek K. De}
}
@article{journals/vlsi/LehtonenLP07,
  title = {Online Reconfigurable Self-Timed Links for Fault Tolerant NoC},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/94676},
  pages = {94676:1-94676:13},
  author = {Teijo Lehtonen and Pasi Liljeberg and Juha Plosila}
}
@article{journals/vlsi/SinghSSS12,
  title = {9T Full Adder Design in Subthreshold Region},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/248347},
  pages = {248347:1-248347:5},
  author = {Shiwani Singh and Tripti Sharma and K. G. Sharma and B. P. Singh}
}
@article{journals/vlsi/AwaisC12,
  title = {Flexible LDPC Decoder Architectures},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/730835},
  pages = {730835:1-730835:16},
  author = {Muhammad Awais and Carlo Condo}
}
@article{journals/vlsi/PanXZC12,
  title = {FastRoute: An Efficient and High-Quality Global Router},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/608362},
  pages = {608362:1-608362:18},
  author = {Min Pan and Yue Xu and Yanheng Zhang and Chris Chu}
}
@article{journals/vlsi/ShanavasG11,
  title = {Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/896241},
  pages = {896241:1-896241:9},
  author = {I. Hameem Shanavas and Ramaswamy Kannan Gnanamurthy}
}
@article{journals/vlsi/Gimmler-DumontKWM12,
  title = {A System View on Iterative MIMO Detection: Dynamic Sphere Detection versus Fixed Effort List Detection},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/826350},
  pages = {826350:1-826350:14},
  author = {Christina Gimmler-Dumont and Frank Kienle and Bin Wu and Guido Masera}
}
@article{journals/vlsi/Chattopadhyay13,
  title = {Ingredients of Adaptability: A Survey of Reconfigurable Processors},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/683615},
  pages = {683615:1-683615:18},
  author = {Anupam Chattopadhyay}
}
@article{journals/vlsi/DiamantopoulosSXS12,
  title = {A Systematic Methodology for Reliability Improvements on SoC-Based Software Defined Radio Systems},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/784945},
  pages = {784945:1-784945:15},
  author = {Dionysios Diamantopoulos and Kostas Siozios and Sotirios Xydis and Dimitrios Soudris}
}
@article{journals/vlsi/LinR08,
  title = {Delay Efficient 32-Bit Carry-Skip Adder},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/218565},
  pages = {218565:1-218565:8},
  author = {Yu Shen Lin and Damu Radhakrishnan}
}
@article{journals/vlsi/SureshS11,
  title = {Efficient Resource Sharing Architecture for Multistandard Communication System},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/328640},
  pages = {328640:1-328640:9},
  author = {T. Suresh and K. L. Shunmuganathan}
}
@article{journals/vlsi/ZhangC09,
  title = {Low-Cost Allocator Implementations for Networks-on-Chip Routers},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/415646},
  pages = {415646:1-415646:10},
  author = {Min Zhang 0012 and Oliver Chiu-sing Choy}
}
@article{journals/vlsi/PiscitelliP12,
  title = {A Signature-Based Power Model for MPSoC on FPGA},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/196984},
  pages = {196984:1-196984:13},
  author = {Roberta Piscitelli and Andy D. Pimentel}
}
@article{journals/vlsi/ZhaoC12,
  title = {Line Search-Based Inverse Lithography Technique for Mask Design},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/589128},
  pages = {589128:1-589128:9},
  author = {Xin Zhao and Chris Chu}
}
@article{journals/vlsi/XuSS10,
  title = {Emerging Carbon Nanotube Electronic Circuits, Modeling, and Performance},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/864165},
  pages = {864165:1-864165:8},
  author = {Yao Xu and Ashok Kumar Srivastava and Ashwani K. Sharma}
}
@article{journals/vlsi/AgarwalS08,
  title = {Figure-of-Merit-Based Area-Constrained Design of Differential Amplifiers},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/847932},
  pages = {847932:1-847932:5},
  author = {Alpana Agarwal and Chandra Shekhar}
}
@article{journals/vlsi/FanYSCL14,
  title = {Advanced VLSI Architecture Design for Emerging Digital Systems},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/746132},
  pages = {746132:1-746132:2},
  author = {Yu-Cheng Fan and Qiaoyan Yu and Thomas Schumann and Ying-Ren Chien and Chih-Cheng Lu}
}
@article{journals/vlsi/Cheng13,
  title = {Design Example of Useful Memory Latency for Developing a Hazard Preventive Pipeline High-Performance Embedded-Microprocessor},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/425105},
  pages = {425105:1-425105:10},
  author = {Ching-Hwa Cheng}
}
@article{journals/vlsi/ChaudhryASH11,
  title = {Efficient Congestion Mitigation Using Congestion-Aware Steiner Trees and Network Coding Topologies},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/892310},
  pages = {892310:1-892310:9},
  author = {Mohammad Asad R. Chaudhry and Zakia Asad and Alexander Sprintson and Jiang Hu}
}
@article{journals/vlsi/CeratoMV08,
  title = {Enabling VLSI Processing Blocks for MIMO-OFDM Communications},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/351962},
  pages = {351962:1-351962:10},
  author = {Barbara Cerato and Guido Masera and Emanuele Viterbo}
}
@article{journals/vlsi/JanJ12,
  title = {Communication and Memory Architecture Design of Application-Specific High-End Multiprocessors},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/794753},
  pages = {794753:1-794753:20},
  author = {Yahya Jan and Lech Józwiak}
}
@article{journals/vlsi/Nilsson09,
  title = {Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/749272},
  pages = {749272:1-749272:10},
  author = {Peter Nilsson}
}
@article{journals/vlsi/JerbiRDA12,
  title = {Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/298396},
  pages = {298396:1-298396:14},
  author = {Khaled Jerbi and Mickaël Raulet and Olivier Déforges and Mohamed Abid}
}
@article{journals/vlsi/RadojicicGSR13,
  title = {Verification of Mixed-Signal Systems with Affine Arithmetic Assertions},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/239064},
  pages = {239064:1-239064:14},
  author = {Carna Radojicic and Christoph Grimm 0001 and Florian Schupfer and Michael Rathmair}
}
@article{journals/vlsi/SumathiJ10,
  title = {FPGA Implementation of an Amplitude-Modulated Continuous-Wave Ultrasonic Ranger Using Restructured Phase-Locking Scheme},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/213043},
  pages = {213043:1-213043:11},
  author = {P. Sumathi and P. A. Janakiraman}
}
@article{journals/vlsi/KeezerMDVFM08,
  title = {MEMS Switches and SiGe Logic for Multi-GHz Loopback Testing},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/291686},
  pages = {291686:1-291686:8},
  author = {David C. Keezer and Dany Minier and Patrice Ducharme and Doris Viens and Greg Flynn and John McKillop}
}
@article{journals/vlsi/SahaS11,
  title = {SoC: A Real Platform for IP Reuse, IP Infringement, and IP Protection},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/731957},
  pages = {731957:1-731957:10},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@article{journals/vlsi/NatarajanSSC08,
  title = {Built-in Test Enabled Diagnosis and Tuning of RF Transmitter Systems},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/418165},
  pages = {418165:1-418165:10},
  author = {Vishwanath Natarajan and Rajarajan Senguttuvan and Shreyas Sen and Abhijit Chatterjee}
}
@article{journals/vlsi/Palacios-LuengasDAV12,
  title = {Digital Noise Generator Design Using Inverted 1D Tent Chaotic Map},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/849120},
  pages = {849120:1-849120:10},
  author = {Leonardo Palacios-Luengas and Gonzalo Isaac Duchen-Sánchez and José Luis Aragon Aragón-Vera and Ruben Vázquez-Medina}
}
@article{journals/vlsi/ZhuCWSUM10,
  title = {Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/706548},
  pages = {706548:1-706548:8},
  author = {Yan Zhu 0001 and U. Fat Chio and He Gong Wei and Sai-Weng Sin and Seng-Pan U. and Rui Paulo Martins}
}
@article{journals/vlsi/PetersonFB10,
  title = {Selected Papers from the Midwest Symposium on Circuits and Systems},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/538454},
  pages = {538454:1-538454:2},
  author = {Gregory D. Peterson and Ethan Farquhar and Benjamin J. Blalock}
}
@article{journals/vlsi/WangS15,
  title = {A New CDS Structure for High Density FPA with Low Power},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/767161},
  pages = {767161:1-767161:7},
  author = {Xiao Wang and Zelin Shi}
}
@article{journals/vlsi/AbbasTS14,
  title = {Novel Receiver Architecture for LTE-A Downlink Physical Control Format Indicator Channel with Diversity},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/825183},
  pages = {825183:1-825183:15},
  author = {S. Syed Ameer Abbas and S. J. Thiruvengadam and S. Susithra}
}
@article{journals/vlsi/MohammadDLA09,
  title = {Reduced Voltage Scaling in Clock Distribution Networks},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/679853},
  pages = {679853:1-679853:7},
  author = {Khader Mohammad and Ayman Dodin and Bao Liu and Sos S. Agaian}
}
@article{journals/vlsi/ArshadIAHI14,
  title = {Optimization of Fractional-N-PLL Frequency Synthesizer for Power Effective Design},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/406416},
  pages = {406416:1-406416:7},
  author = {Sahar Arshad and Muhammad Ismail and Usman Ahmad and Anees ul Husnain and Qaiser Ijaz}
}
@article{journals/vlsi/FuA08,
  title = {An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/109490},
  pages = {109490:1-109490:14},
  author = {Bo Fu and Paul Ampadu}
}
@article{journals/vlsi/KhanW11,
  title = {Lossless and Low-Power Image Compressor for Wireless Capsule Endoscopy},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/343787},
  pages = {343787:1-343787:12},
  author = {Tareq Hasan Khan and Khan A. Wahid}
}
@article{journals/vlsi/MosesSS14,
  title = {VLSI Architectures for Image Interpolation: A Survey},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/872501},
  pages = {872501:1-872501:10},
  author = {C. John Moses and D. Selvathi and V. M. Anne Sophia}
}
@article{journals/vlsi/GuzWBCGK07,
  title = {Network Delays and Link Capacities in Application-Specific Wormhole NoCs},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/90941},
  pages = {90941:1-90941:15},
  author = {Zvika Guz and Isask'har Walter and Evgeny Bolotin and Israel Cidon and Ran Ginosar and Avinoam Kolodny}
}
@article{journals/vlsi/Hamedi-HaghB08,
  title = {Design and Characterization of the Next Generation Nanowire Amplifiers},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/190315},
  pages = {190315:1-190315:5},
  author = {Sotoudeh Hamedi-Hagh and Ahmet Bindal}
}
@article{journals/vlsi/KanjJN11,
  title = {The Impact of Statistical Leakage Models on Design Yield Estimation},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/471903},
  pages = {471903:1-471903:12},
  author = {Rouwaida Kanj and Rajiv V. Joshi and Sani R. Nassif}
}
@article{journals/vlsi/HoeBM13,
  title = {FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/382682},
  pages = {382682:1-382682:10},
  author = {David H. K. Hoe and L. P. Deepthi Bollepalli and Chris D. Martinez}
}
@article{journals/vlsi/SharifiB09,
  title = {A New XOR Structure Based on Resonant-Tunneling High Electron Mobility Transistor},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/803974},
  pages = {803974:1-803974:9},
  author = {Mohammad Javad Sharifi and Davoud Bahrepour}
}
@article{journals/vlsi/SchlaferWWA12,
  title = {Design Space of Flexible Multigigabit LDPC Decoders},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/942893},
  pages = {942893:1-942893:10},
  author = {Philipp Schläfer and Christian Weis and Norbert Wehn and Matthias Alles}
}
@article{journals/vlsi/TtofisT12,
  title = {Hardware Design Considerations for Edge-Accelerated Stereo Correspondence Algorithms},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/602737},
  pages = {602737:1-602737:17},
  author = {Christos Ttofis and Theocharis Theocharides}
}
@article{journals/vlsi/SaponaraBF10,
  title = {A Cost-Effective 10-Bit D/A Converter for Digital-Input MOEMS Micromirror Actuation},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/169079},
  pages = {169079:1-169079:7},
  author = {Sergio Saponara and Tommaso Baldetti and Luca Fanucci}
}
@article{journals/vlsi/AssaadA12,
  title = {Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/546212},
  pages = {546212:1-546212:7},
  author = {Maher Assaad and Mohammed H. Alser}
}
@article{journals/vlsi/BogdanDM07,
  title = {Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/95348},
  pages = {95348:1-95348:17},
  author = {Paul Bogdan and Tudor Dumitras and Radu Marculescu}
}
@article{journals/vlsi/PanwarPM14,
  title = {Performance Analysis of Modified Drain Gating Techniques for Low Power and High Speed Arithmetic Circuits},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/380362},
  pages = {380362:1-380362:5},
  author = {Shikha Panwar and Mayuresh Piske and Aatreya Vivek Madgula}
}
@article{journals/vlsi/OlivieriM13,
  title = {A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/785281},
  pages = {785281:1-785281:12},
  author = {Mauro Olivieri and Antonio Mastrandrea}
}
@article{journals/vlsi/HassaniJBRDTR08,
  title = {A Time-Consistent Video Segmentation Algorithm Designed for Real-Time Implementation},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/892370},
  pages = {892370:1-892370:12},
  author = {Mohammed El Hassani and Stéphanie Jehan-Besson and Luc Brun and Marinette Revenu and Marc Duranton and David Tschumperlé and Delphine Rivasseau}
}
@article{journals/vlsi/MartuzaW12,
  title = {Low Cost Design of a Hybrid Architecture of Integer Inverse DCT for H.264, VC-1, AVS, and HEVC},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/242989},
  pages = {242989:1-242989:10},
  author = {Muhammad Martuza and Khan A. Wahid}
}
@article{journals/vlsi/MirzaeeNB14,
  title = {High-Efficient Circuits for Ternary Addition},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/534587},
  pages = {534587:1-534587:15},
  author = {Reza Faghih Mirzaee and Keivan Navi and Nader Bagherzadeh}
}
@article{journals/vlsi/GothandaramanPWHH10,
  title = {A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/946486},
  pages = {946486:1-946486:8},
  author = {Akila Gothandaraman and Gregory D. Peterson and G. Lee Warren and Robert J. Hinde and Robert J. Harrison}
}
@article{journals/vlsi/XieE13,
  title = {Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/984376},
  pages = {984376:1-984376:22},
  author = {Zheng Xie and Doug A. Edwards}
}
@article{journals/vlsi/TraboulsiFPHB13,
  title = {Energy-Efficient Hardware Architectures for the Packet Data Convergence Protocol in LTE-Advanced Mobile Terminals},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/369627},
  pages = {369627:1-369627:15},
  author = {Shadi Traboulsi and Valerio Frascolla and Nils Pohl and Josef Hausner and Attila Bilgic}
}
@article{journals/vlsi/WangYYQZT14,
  title = {High Throughput Pseudorandom Number Generator Based on Variable Argument Unified Hyperchaos},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/923618},
  pages = {923618:1-923618:9},
  author = {Kaiyu Wang and Qingxin Yan and Shihua Yu and Xianwei Qi and Yudi Zhou and Zhenan Tang}
}
@article{journals/vlsi/MaseraBKM12,
  title = {Flexible Radio Design: Trends and Challenges in Digital Baseband Implementation},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/549768},
  pages = {549768:1-549768:2},
  author = {Guido Masera and Amer Baghdadi and Frank Kienle and Christophe Moy}
}
@article{journals/vlsi/ElhossiniAD13,
  title = {Architecture Exploration Based on GA-PSO Optimization, ANN Modeling, and Static Scheduling},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/624369},
  pages = {624369:1-624369:22},
  author = {Ahmed Elhossini and Shawki Areibi and Robert D. Dony}
}
@article{journals/vlsi/SuCW13,
  title = {A Prototype-Based Gate-Level Cycle-Accurate Methodology for SoC Performance Exploration and Estimation},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/529150},
  pages = {529150:1-529150:10},
  author = {Ching-Lung Su and Tse-Min Chen and Kuo-Hsuan Wu}
}
@article{journals/vlsi/LeePHH10,
  title = {Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/930821},
  pages = {930821:1-930821:11},
  author = {JunKyu Lee and Gregory D. Peterson and Robert J. Harrison and Robert J. Hinde}
}
@article{journals/vlsi/MarrGDAH10,
  title = {Error Immune Logic for Low-Power Probabilistic Computing},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/460312},
  pages = {460312:1-460312:9},
  author = {Bo Marr and Jason George and Brian P. Degnan and David V. Anderson and Paul E. Hasler}
}
@article{journals/vlsi/MerchantP10,
  title = {Evolvable Block-Based Neural Network Design for Applications in Dynamic Environments},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/251210},
  pages = {251210:1-251210:25},
  author = {Saumil Merchant and Gregory D. Peterson}
}
@article{journals/vlsi/HanssonGR07,
  title = {Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/95859},
  pages = {95859:1-95859:10},
  author = {Andreas Hansson and Kees Goossens and Andrei Radulescu}
}
@article{journals/vlsi/GeurkovK14,
  title = {On the Use of an Algebraic Signature Analyzer for Mixed-Signal Systems Testing},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/465907},
  pages = {465907:1-465907:8},
  author = {Vadim Geurkov and Lev Kirischian}
}
@article{journals/vlsi/LuHLY07,
  title = {Low-Power Built-In Self-Test Techniques for Embedded SRAMs},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/67019},
  pages = {67019:1-67019:6},
  author = {Shyue-Kung Lu and Yuang-Cheng Hsiao and Chia-Hsiu Liu and Chun-Lin Yang}
}
@article{journals/vlsi/WangSX15,
  title = {A Modularized Noise Analysis Method with Its Application in Readout Circuit Design},
  pages = {593019:1-593019:10},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/593019},
  author = {Xiao Wang and Zelin Shi and Baoshu Xu}
}
@article{journals/vlsi/LeeM11,
  title = {CONTANGO: Integrated Optimization of SoC Clock Networks},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/407507},
  pages = {407507:1-407507:12},
  author = {Dongjin Lee and Igor L. Markov}
}
@article{journals/vlsi/Voyiatzis08,
  title = {A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/680157},
  pages = {680157:1-680157:8},
  author = {Ioannis Voyiatzis}
}
@article{journals/vlsi/TafesseM13,
  title = {Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/936181},
  pages = {936181:1-936181:16},
  author = {Bisrat Tafesse and Venkatesan Muthukumar}
}
@article{journals/vlsi/CannellaDMTS12,
  title = {Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/987209},
  pages = {987209:1-987209:17},
  author = {Emanuele Cannella and Onur Derin and Paolo Meloni and Giuseppe Tuveri and Todor Stefanov}
}
@article{journals/vlsi/XuRC07,
  title = {Power Consumption and BER of Flip-Flop Inserted Global Interconnect},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/42829},
  pages = {42829:1-42829:8},
  author = {Jingye Xu and Abinash Roy and Masud H. Chowdhury}
}
@article{journals/vlsi/CortesVZIS08,
  title = {An FFT Core for DVB-T/DVB-H Receivers},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/610420},
  pages = {610420:1-610420:9},
  author = {Ainhoa Cortés and Igone Vélez and Ibon Zalbide and Andoni Irizar and Juan F. Sevillano}
}
@article{journals/vlsi/UlaganathanNCGYPTCBFBBEMMBC10,
  title = {A SiGe BiCMOS Instrumentation Channel for Extreme Environment Applications},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/156829},
  pages = {156829:1-156829:12},
  author = {Chandradevi Ulaganathan and Neena Nambiar and Kimberly Cornett and Robert L. Greenwell and Jeremy A. Yager and Benjamin S. Prothro and Kevin Tham and Suheng Chen and Richard S. Broughton and Guoyuan Fu and Benjamin J. Blalock and Charles L. Britton Jr. and M. Nance Ericson and H. Alan Mantooth and Mohammad M. Mojarradi and Richard W. Berger and John D. Cressler}
}
@article{journals/vlsi/SammanHG09,
  title = {Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/941701},
  pages = {941701:1-941701:15},
  author = {Faizal Arya Samman and Thomas Hollstein and Manfred Glesner}
}
@article{journals/vlsi/JridiAM12,
  title = {Optimized Architecture Using a Novel Subexpression Elimination on Loeffler Algorithm for DCT-Based Image Compression},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/209208},
  pages = {209208:1-209208:12},
  author = {Maher Jridi and Alfalou Falou Ayman and Pramod Kumar Meher}
}
@article{journals/vlsi/DharPR11,
  title = {Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/178516},
  pages = {178516:1-178516:19},
  author = {Subhra Dhar and Manisha Pattanaik and Poolla Rajaram}
}
@article{journals/vlsi/KerzerhoCBARCC08,
  title = {ADC Production Test Technique Using Low-Resolution Arbitrary Waveform Generator},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/482159},
  pages = {482159:1-482159:8},
  author = {Vincent Kerzerho and Philippe Cauvet and Serge Bernard and Florence Azaïs and Michel Renovell and Mariane Comte and Omar Chakib}
}
@article{journals/vlsi/RenD13,
  title = {Fast and Near-Optimal Timing-Driven Cell Sizing under Cell Area and Leakage Power Constraints Using a Simplified Discrete Network Flow Algorithm},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/474601},
  pages = {474601:1-474601:15},
  author = {Huan Ren and Shantanu Dutt}
}
@article{journals/vlsi/BaileyM14,
  title = {Investigation of a Superscalar Operand Stack Using FO4 and ASIC Wire-Delay Metrics},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/493189},
  pages = {493189:1-493189:13},
  author = {Christopher Bailey and Brendan Mullane}
}
@article{journals/vlsi/RakaiBAT09,
  title = {A Multilevel Congestion-Based Global Router},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/537341},
  pages = {537341:1-537341:13},
  author = {Logan M. Rakai and Laleh Behjat and Shawki Areibi and Tamás Terlaky}
}
@article{journals/vlsi/MohammadKT14,
  title = {On-Chip Power Minimization Using Serialization-Widening with Frequent Value Encoding},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/801241},
  pages = {801241:1-801241:14},
  author = {Khader Mohammad and Ahsan Kabeer and Tarek M. Taha}
}
@article{journals/vlsi/BalasubramanianET12,
  title = {Redundant Logic Insertion and Latency Reduction in Self-Timed Adders},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/575389},
  pages = {575389:1-575389:13},
  author = {Padnamabhan Balasubramanian and David A. Edwards and William B. Toms}
}
@article{journals/vlsi/Sundari12,
  title = {Design Space Exploration of Deeply Nested Loop 2D Filtering and 6 Level FSBM Algorithm Mapped onto Systolic Array},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/268402},
  pages = {268402:1-268402:15},
  author = {B. Bala Tripura Sundari}
}
@article{journals/vlsi/XingJ09,
  title = {Floorplan-Driven Multivoltage High-Level Synthesis},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/156751},
  pages = {156751:1-156751:10},
  author = {Xianwu Xing and Ching-Chuen Jong}
}
@article{journals/vlsi/FanC13,
  title = {Discrete Wavelet Transform on Color Picture Interpolation of Digital Still Camera},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/738057},
  pages = {738057:1-738057:9},
  author = {Yu-Cheng Fan and Yi-Feng Chiang}
}
@article{journals/vlsi/JoannonBRTC08,
  title = {Choice of a High-Level Fault Model for the Optimization of Validation Test Set Reused for Manufacturing Test},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/596146},
  pages = {596146:1-596146:9},
  author = {Yves Joannon and Vincent Beroulle and Chantal Robach and Smail Tedjini and Jean-Louis Carbonéro}
}
@article{journals/vlsi/MartinaSN12,
  title = {VLSI Circuits, Systems, and Architectures for Advanced Image and Video Compression Standards},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/102585},
  pages = {102585:1-102585:3},
  author = {Maurizio Martina and Muhammad Shafique and Andrey Norkin}
}
@article{journals/vlsi/VaddiDA09,
  title = {Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/283702},
  pages = {283702:1-283702:14},
  author = {Ramesh Vaddi and Sudeb Dasgupta and R. P. Agarwal}
}
@article{journals/vlsi/SunGJ14,
  title = {Parallel Jacobi EVD Methods on Integrated Circuits},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/596103},
  pages = {596103:1-596103:9},
  author = {Chi-Chia Sun and Jürgen Götze and Gene Eu Jan}
}
@article{journals/vlsi/Abdel-Kader08,
  title = {Particle Swarm Optimization for Constrained Instruction Scheduling},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/930610},
  pages = {930610:1-930610:7},
  author = {Rehab F. Abdel-Kader}
}
@article{journals/vlsi/ChuYH13,
  title = {High-Accuracy Programmable Timing Generator with Wide-Range Tuning Capability},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/803616},
  pages = {803616:1-803616:6},
  author = {Ting-Li Chu and Sin-Hong Yu and Chorng-Sii Hwang}
}
@article{journals/vlsi/YelamarthiC10,
  title = {Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/230783},
  pages = {230783:1-230783:13},
  author = {Kumar Yelamarthi and Chien-In Henry Chen}
}
@article{journals/vlsi/RamBP12,
  title = {A Novel Framework for Applying Multiobjective GA and PSO Based Approaches for Simultaneous Area, Delay, and Power Optimization in High Level Synthesis of Datapaths},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/273276},
  pages = {273276:1-273276:12},
  author = {D. S. Harish Ram and M. C. Bhuvaneswari and Shanthi S. Prabhu}
}
@article{journals/vlsi/ChenC15,
  title = {Process Variation Aware Wide Tuning Band Pass Filter for Steep Roll-Off High Rejection},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/408035},
  pages = {408035:1-408035:9},
  author = {Jian Chen and Chien-In Henry Chen}
}
@article{journals/vlsi/ColonnaGCGZ13,
  title = {Hardware Acceleration of Beamforming in a UWB Imaging Unit for Breast Cancer Detection},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/861691},
  pages = {861691:1-861691:11},
  author = {Francesco Colonna and Mariagrazia Graziano and Mario Roberto Casu and Xiaolu Guo and Maurizio Zamboni}
}
@article{journals/vlsi/DlugoszI07,
  title = {Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-to-Digital Converter for Wireless Sensor Networks},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/45269},
  pages = {45269:1-45269:13},
  author = {Rafal Tomasz Dlugosz and Krzysztof Iniewski}
}
@article{journals/vlsi/SunXWWTDC11,
  title = {A High-Throughput, High-Accuracy System-Level Simulation Framework for System on Chips},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/726014},
  pages = {726014:1-726014:17},
  author = {Guanyi Sun and Shengnan Xu and Xu Wang and Dawei Wang and Eugene Tang and Yangdong Deng and Sun Chan}
}
@article{journals/vlsi/SzantoSF08,
  title = {High-Performance Timing-Driven Rank Filter},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/753043},
  pages = {753043:1-753043:6},
  author = {Péter Szántó and Gábor Szedö and Béla Fehér}
}
@article{journals/vlsi/XiaoC14,
  title = {Gate-Level Circuit Reliability Analysis: A Survey},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/529392},
  pages = {529392:1-529392:12},
  author = {Ran Xiao and Chunhong Chen}
}
@article{journals/vlsi/MassasAP07,
  title = {On SPARC LEON-2 ISA Extensions Experiments for MPEG Encoding Acceleration},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/28686},
  pages = {28686:1-28686:10},
  author = {Pierre Guironnet de Massas and Paul Amblard and Frédéric Pétrot}
}
@article{journals/vlsi/JayanthyBS12,
  title = {Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/745861},
  pages = {745861:1-745861:10},
  author = {S. Jayanthy and M. C. Bhuvaneswari and Keesarapalli Sujitha}
}
@article{journals/vlsi/OdameH10,
  title = {Nonlinear Circuit Analysis via Perturbation Methods and Hardware Prototyping},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/687498},
  pages = {687498:1-687498:8},
  author = {Kofi M. Odame and Paul E. Hasler}
}
@article{journals/vlsi/PeraliasJR08,
  title = {Simple Evaluation of the Nonlinearity Signature of an ADC Using a Spectral Approach},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/657207},
  pages = {657207:1-657207:8},
  author = {Eduardo J. Peralías and Maria Angeles Jalón and Adoración Rueda}
}
@article{journals/vlsi/MehtaDD11a,
  title = {Weighted Transition Based Reordering, Columnwise Bit Filling, and Difference Vector: A Power-Aware Test Data Compression Method},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/756561},
  pages = {756561:1-756561:8},
  author = {Usha Sandeep Mehta and Kankar S. Dasgupta and Nirnjan M. Devashrayee}
}
@article{journals/vlsi/ShenHZS07,
  title = {A Video Specific Instruction Set Architecture for ASIP design},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/58431},
  pages = {58431:1-58431:7},
  author = {Zheng Shen and Hu He and Yanjun Zhang and Yihe Sun}
}
@article{journals/vlsi/MeloniLACBRB07,
  title = {Area and Power Modeling for Networks-on-Chip with Layout Awareness},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/50285},
  pages = {50285:1-50285:12},
  author = {Paolo Meloni and Igor Loi and Federico Angiolini and Salvatore Carta and Massimo Barbaro and Luigi Raffo and Luca Benini}
}
@article{journals/vlsi/SypkaZ07,
  title = {Robustness of Transmultiplexed Images},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/59493},
  pages = {59493:1-59493:7},
  author = {Przemyslaw Sypka and Mariusz Ziólko}
}
@article{journals/vlsi/NguyenVG12,
  title = {Cognitive Radio RF: Overview and Challenges},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/716476},
  pages = {716476:1-716476:13},
  author = {Van Tam Nguyen and Frederic Villain and Yann Le Guillou}
}
@article{journals/vlsi/LalaMP10,
  title = {An Approach for Implementing State Machines with Online Testability},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/639747},
  pages = {639747:1-639747:7},
  author = {Parag K. Lala and Adam Mathews and James Patrick Parkerson}
}
@article{journals/vlsi/MukhopadhyayP12,
  title = {Modeling and Design of a Nano Scale CMOS Inverter for Symmetric Switching Characteristics},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/505983},
  pages = {505983:1-505983:13},
  author = {Joyjit Mukhopadhyay and Soumya Pandit}
}
@article{journals/vlsi/KorahP08,
  title = {Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/890410},
  pages = {890410:1-890410:8},
  author = {Reeba Korah and J. Raja Paul Perinbam}
}
@article{journals/vlsi/ZhangQZSW11,
  title = {Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/548546},
  pages = {548546:1-548546:9},
  author = {Haipeng Zhang and Ruisheng Qi and Liang Zhang and Buchun Su and Dejun Wang}
}
@article{journals/vlsi/LeeAK08,
  title = {Design of CMOS Tunable Image-Rejection Low-Noise Amplifier with Active Inductor},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/479173},
  pages = {479173:1-479173:6},
  author = {Ler Chun Lee and Abu Khari bin A'Ain and Albert Victor Kordesch}
}
@article{journals/vlsi/NigussieLTPI07,
  title = {High-Performance Long NoC Link Using Delay-Insensitive Current-Mode Signaling},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/46514},
  pages = {46514:1-46514:13},
  author = {Ethiopia Nigussie and Teijo Lehtonen and Sampo Tuuna and Juha Plosila and Jouni Isoaho}
}
@article{journals/vlsi/AizikK11,
  title = {Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/845957},
  pages = {845957:1-845957:13},
  author = {Yoni Aizik and Avinoam Kolodny}
}
@article{journals/vlsi/LiuLW13,
  title = {A 0.6-V to 1-V Audio Delta-Sigma Modulator in 65 nm CMOS with 90.2 dB SNDR at 0.6-V},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/353080},
  pages = {353080:1-353080:9},
  author = {Liyuan Liu and Dongmei Li and Zhihua Wang}
}
@article{journals/vlsi/RakaiFBW12,
  title = {A New Length-Based Algebraic Multigrid Clustering Algorithm},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/395260},
  pages = {395260:1-395260:14},
  author = {Logan M. Rakai and Amin Farshidi and Laleh Behjat and David T. Westwick}
}
@article{journals/vlsi/GratiKGG12,
  title = {Power Consumption Models for Decimation FIR Filters in Multistandard Receivers},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/870546},
  pages = {870546:1-870546:15},
  author = {Khaled Grati and Nadia Khouja and Bertrand Le Gal and Adel Ghazel}
}
@article{journals/vlsi/NaeiniO15,
  title = {A Novel Scan Architecture for Low Power Scan-Based Testing},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/264071},
  pages = {264071:1-264071:13},
  author = {Mahshid Mojtabavi Naeini and Chia Yee Ooi}
}
@article{journals/vlsi/MohseninSB13,
  title = {LDPC Decoder with an Adaptive Wordwidth Datapath for Energy and BER Co-Optimization},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/913018},
  pages = {913018:1-913018:14},
  author = {Tinoosh Mohsenin and Houshmand Shirani-mehr and Bevan M. Baas}
}
@article{journals/vlsi/AugustoA08,
  title = {A Tool for Single-Fault Diagnosis in Linear Analog Circuits with Tolerance Using the T-Vector Approach},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/630951},
  pages = {630951:1-630951:8},
  author = {José A. Soares Augusto and Carlos Beltrán Almeida}
}
@article{journals/vlsi/LeeH14,
  title = {Design of Smart Power-Saving Architecture for Network on Chip},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/531653},
  pages = {531653:1-531653:10},
  author = {Trong-Yen Lee and Chi-Han Huang}
}
@article{journals/vlsi/AsifK14,
  title = {Low-Area Wallace Multiplier},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/343960},
  pages = {343960:1-343960:6},
  author = {Shahzad Asif and Yinan Kong}
}
@article{journals/vlsi/FanLCWWL14,
  title = {Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/698041},
  pages = {698041:1-698041:5},
  author = {Yu-Cheng Fan and Chih-Kang Lin and Shih-Ying Chou and Chun-Hung Wang and Shu-Hsien Wu and Hung-Kuan Liu}
}
@article{journals/vlsi/HatanakaHO13,
  title = {Architecture and Implementation of Fading Compensation for Dynamic Spectrum Access Wireless Communication Systems},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/967370},
  pages = {967370:1-967370:9},
  author = {Masahide Hatanaka and Toru Homemoto and Takao Onoye}
}
@article{journals/vlsi/KumarSDP13,
  title = {Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/157872},
  pages = {157872:1-157872:9},
  author = {A. Kishore Kumar and D. Somasundareswari and V. Duraisamy and T. Shunbaga Pradeepa}
}
@article{journals/vlsi/DinhG07,
  title = {A Q-Enhanced 3.6 GHz, Tunable, Sixth-Order Bandpass Filter Using 0.18 μm CMOS},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/84650},
  pages = {84650:1-84650:9},
  author = {Anh Dinh and Jiandong Ge}
}
@article{journals/vlsi/RamkumarK13,
  title = {Faster and Energy-Efficient Signed Multipliers},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/495354},
  pages = {495354:1-495354:12},
  author = {B. Ramkumar and Harish M. Kittur}
}
@article{journals/vlsi/MaXC14,
  title = {Improved Quantization Error Compensation Method for Fixed-Width Booth Multipliers},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/451310},
  pages = {451310:1-451310:9},
  author = {Xiaolong Ma and Jiangtao Xu and Guican Chen}
}
@article{journals/vlsi/MehtaDD11,
  title = {Suitability of Various Low-Power Testing Techniques for IP Core-Based SoC: A Survey},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/948926},
  pages = {948926:1-948926:7},
  author = {Usha Sandeep Mehta and Kankar S. Dasgupta and Niranjan M. Devashrayee}
}
@article{journals/vlsi/HanssonGR07a,
  title = {A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/68432},
  pages = {68432:1-68432:16},
  author = {Andreas Hansson and Kees Goossens and Andrei Radulescu}
}
@article{journals/vlsi/TacoLA15,
  title = {Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits},
  pages = {540482:1-540482:10},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/540482},
  author = {Ramiro Taco and Marco Lanuzza and Domenico Albano}
}
@article{journals/vlsi/Jimenez-PachecoHC08,
  title = {Design and Implementation of a Hardware Module for MIMO Decoding in a 4G Wireless Receiver},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/312614},
  pages = {312614:1-312614:8},
  author = {Alberto Jimenez-Pacheco and Angel Fernandez Herrero and Francisco Javier Casajús-Quirós}
}
@article{journals/vlsi/SelvajyothiJ10,
  title = {FPGA-Based Software Implementation of Series Harmonic Compensation for Single Phase Inverters},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/512312},
  pages = {512312:1-512312:14},
  author = {Kamakshy Selvajyothi and P. A. Janakiraman}
}
@article{journals/vlsi/UpadhyayNM13,
  title = {Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/726324},
  pages = {726324:1-726324:9},
  author = {Shipra Upadhyay and Rajendra Kumar Nagaria and Ram Awadh Mishra}
}
@article{journals/vlsi/PatriP08,
  title = {A Robust Low-Voltage On-Chip LDO Voltage Regulator in 180 nm},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/259281},
  pages = {259281:1-259281:7},
  author = {Sreehari Rao Patri and K. S. R. Krishna Prasad}
}
@article{journals/vlsi/DuttMN14,
  title = {New Algorithmic Techniques for Complex EDA Problems},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/134946},
  pages = {134946:1-134946:2},
  author = {Shantanu Dutt and Dinesh Mehta and Gi-Joon Nam}
}
@article{journals/vlsi/Hashemian10,
  title = {Local Biasing and the Use of Nullator-Norator Pairs in Analog Circuits Designs},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/297083},
  pages = {297083:1-297083:12},
  author = {Reza Hashemian}
}
@article{journals/vlsi/BarianiLR12,
  title = {An Efficient Multi-Core SIMD Implementation for H.264/AVC Encoder},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/413747},
  pages = {413747:1-413747:14},
  author = {Massimo Bariani and Paolo Lambruschini and Marco Raggio}
}
@article{journals/vlsi/BiswalMBK15,
  title = {A Discrete Event System Approach to Online Testing of Speed Independent Circuits},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/651785},
  pages = {651785:1-651785:16},
  author = {Pradeep Kumar Biswal and K. Mishra and Santosh Biswas and Hemangee K. Kapoor}
}
@article{journals/vlsi/LlamoccaP14,
  title = {A Self-Reconfigurable Platform for the Implementation of 2D Filterbanks with Real and Complex-Valued Inputs, Outputs, and Filter Coefficients},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/651943},
  pages = {651943:1-651943:24},
  author = {Daniel Llamocca and Marios S. Pattichis}
}
@article{journals/vlsi/MehtaSB13,
  title = {Meta-Algorithms for Scheduling a Chain of Coarse-Grained Tasks on an Array of Reconfigurable FPGAs},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/249592},
  pages = {249592:1-249592:13},
  author = {Dinesh P. Mehta and Carl Shetters and Donald W. Bouldin}
}
@article{journals/vlsi/WairyaNT12,
  title = {Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/173079},
  pages = {173079:1-173079:18},
  author = {Subodh Wairya and Rajendra Kumar Nagaria and Sudarshan Tiwari}
}
@article{journals/vlsi/KerkhoffZMNLR08,
  title = {A Dependable Micro-Electronic Peptide Synthesizer Using Electrode Data},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/437879},
  pages = {437879:1-437879:9},
  author = {Hans G. Kerkhoff and Xiao Zhang and Frédérick Mailly and Pascal Nouet and Hongyuan Liu and Andrew Richardson}
}
@article{journals/vlsi/DaneshDY14,
  title = {Efficient Hardware Trojan Detection with Differential Cascade Voltage Switch Logic},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/652187},
  pages = {652187:1-652187:11},
  author = {Wafi Danesh and Jaya Dofe and Qiaoyan Yu}
}
@article{journals/vlsi/IwaizumiYM13,
  title = {A High-Speed and Low-Energy-Consumption Processor for SVD-MIMO-OFDM Systems},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/625019},
  pages = {625019:1-625019:10},
  author = {Hiroki Iwaizumi and Shingo Yoshizawa and Yoshikazu Miyanaga}
}
@article{journals/vlsi/Hu0D11,
  title = {CAD for Gigascale SoC Design and Verification Solutions},
  pages = {398390:1-398390:2},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/398390},
  author = {Shiyan Hu and Zhuo Li 0001 and Yangdong Deng}
}
@article{journals/vlsi/SaponaraF12,
  title = {Homogeneous and Heterogeneous MPSoC Architectures with Network-On-Chip Connectivity for Low-Power and Real-Time Multimedia Signal Processing},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/450302},
  pages = {450302:1-450302:17},
  author = {Sergio Saponara and Luca Fanucci}
}
@article{journals/vlsi/MehtaDD10,
  title = {Run-Length-Based Test Data Compression Techniques: How Far from Entropy and Power Bounds? - A Survey},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/670476},
  pages = {670476:1-670476:9},
  author = {Usha Sandeep Mehta and Kankar S. Dasgupta and Niranjan M. Devashrayee}
}
@article{journals/vlsi/ZhangWZZ12,
  title = {Low-Complexity Hardware Interleaver/Deinterleaver for IEEE 802.11a/g/n WLAN},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/948957},
  pages = {948957:1-948957:7},
  author = {Zhen-dong Zhang and Bin Wu and Yumei Zhou and Xin Zhang}
}
@article{journals/vlsi/SalmelaST08,
  title = {A Programmable Max-Log-MAP Turbo Decoder Implementation},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/319095},
  pages = {319095:1-319095:17},
  author = {Perttu Salmela and Harri Sorokin and Jarmo Takala}
}
@article{journals/vlsi/WuJMJ08,
  title = {Antirandom Testing: A Distance-Based Approach},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/165709},
  pages = {165709:1-165709:9},
  author = {Shen Hui Wu and Sridhar Jandhyala and Yashwant K. Malaiya and Anura P. Jayasumana}
}
@article{journals/vlsi/JaberM14,
  title = {Radix-2α/4β Building Blocks for Efficient VLSI's Higher Radices Butterflies Implementation},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/690594},
  pages = {690594:1-690594:13},
  author = {Marwan A. Jaber and Daniel Massicotte}
}
@article{journals/vlsi/HoeJ15,
  title = {The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: A Convex Optimization Approach},
  pages = {312639:1-312639:16},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/312639},
  author = {David H. K. Hoe and Xiaoyu Jin}
}
@article{journals/vlsi/KaminskaLS08,
  title = {Selected Papers from the International Mixed Signals Testing and GHz/Gbps Test Workshop},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/165673},
  pages = {165673:1-165673:2},
  author = {Bozena Kaminska and Marcelo Lubaszewski and José Machado da Silva}
}
@article{journals/vlsi/AssaadS09,
  title = {Recent Advances on the Design of High-Gain Wideband Operational Transconductance Amplifiers},
  year = {2009},
  volume = {2009},
  journal = {VLSI Design},
  doi = {10.1155/2009/323595},
  pages = {323595:1-323595:11},
  author = {Rida S. Assaad and José Silva-Martínez}
}
@article{journals/vlsi/YenYLH13,
  title = {A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/103473},
  pages = {103473:1-103473:15},
  author = {Mao-Hsu Yen and Chu Yu and Horng-Ru Liao and Chin-Fa Hsieh}
}
@article{journals/vlsi/RochaMCWS08,
  title = {A Pull-in Based Test Mechanism for Device Diagnostic and Process Characterization},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/283451},
  pages = {283451:1-283451:7},
  author = {Luís Alexandre Rocha and Lukas Mol and Edmond Cretu and Reinoud F. Wolffenbuttel and José Machado da Silva}
}
@article{journals/vlsi/HuangWC12,
  title = {A ±6 ms-Accuracy, 0.68 mm2, and 2.21 μW QRS Detection ASIC},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/809393},
  pages = {809393:1-809393:13},
  author = {Sheng-Chieh Huang and Hui-Min Wang and Wei-Yu Chen}
}
@article{journals/vlsi/ChisaguanoO13,
  title = {Low Complexity Submatrix Divided MMSE Sparse-SQRD Detection for MIMO-OFDM with ESPAR Antenna Receiver},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/206909},
  pages = {206909:1-206909:11},
  author = {Diego Javier Reinoso Chisaguano and Minoru Okada}
}
@article{journals/vlsi/ViswanathG15,
  title = {Analysis and Implementation of Kidney Stone Detection by Reaction Diffusion Level Set Segmentation Using Xilinx System Generator on FPGA},
  pages = {581961:1-581961:10},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/581961},
  author = {Kalannagari Viswanath and Ramalingam Gunasundari}
}
@article{journals/vlsi/ZaourarKA12,
  title = {A Graph-Based Approach to Optimal Scan Chain Stitching Using RTL Design Descriptions},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/312808},
  pages = {312808:1-312808:11},
  author = {Lilia Zaourar and Yann Kieffer and Chouki Aktouf}
}
@article{journals/vlsi/NikoubinBPNI10,
  title = {Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits},
  year = {2010},
  volume = {2010},
  journal = {VLSI Design},
  doi = {10.1155/2010/264390},
  pages = {264390:1-264390:17},
  author = {Tooraj Nikoubin and Poona Bahrebar and Sara Pouri and Keivan Navi and Vaez Iravani}
}
@article{journals/vlsi/KaiZYY15,
  title = {Functional Testbench Qualification by Mutation Analysis},
  year = {2015},
  volume = {2015},
  journal = {VLSI Design},
  doi = {10.1155/2015/256474},
  pages = {256474:1-256474:9},
  author = {Huang Kai and Peng Zhu and Rongjie Yan and Xiaolang Yan}
}
@article{journals/vlsi/SimeuNCMRK08,
  title = {Using Signal Envelope Detection for Online and Offline RF MEMS Switch Testing},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/294014},
  pages = {294014:1-294014:10},
  author = {Emmanuel Simeu and Hoang Nam Nguyen and Philippe Cauvet and Salvador Mir and Libor Rufer and Rafik Khereddine}
}
@article{journals/vlsi/CharbouillotPF08,
  title = {A Programmable Hardware Cellular Automaton: Example of Data Flow Transformation},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/160728},
  pages = {160728:1-160728:7},
  author = {Samuel Charbouillot and Annie Pérez and Daniele Fronte}
}
@article{journals/vlsi/FangLF12,
  title = {Absolute Difference and Low-Power Bus Encoding Method for LCD Digital Display Interfaces},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/657897},
  pages = {657897:1-657897:6},
  author = {Chia-Hao Fang and I.-tao Lung and Chih-Peng Fan}
}
@article{journals/vlsi/WuDL13,
  title = {Power-Driven Global Routing for Multisupply Voltage Domains},
  year = {2013},
  volume = {2013},
  journal = {VLSI Design},
  doi = {10.1155/2013/905493},
  pages = {905493:1-905493:12},
  author = {Tai-Hsuan Wu and Azadeh Davoodi and Jeffrey T. Linderoth}
}
@article{journals/vlsi/SavichA14,
  title = {A Low-Power Scalable Stream Compute Accelerator for General Matrix Multiply (GEMM)},
  year = {2014},
  volume = {2014},
  journal = {VLSI Design},
  doi = {10.1155/2014/712085},
  pages = {712085:1-712085:11},
  author = {Antony W. Savich and Shawki Areibi}
}
@article{journals/vlsi/MeloniPTSRL12,
  title = {Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper},
  year = {2012},
  volume = {2012},
  journal = {VLSI Design},
  doi = {10.1155/2012/580584},
  pages = {580584:1-580584:16},
  author = {Paolo Meloni and Sebastiano Pomata and Giuseppe Tuveri and Simone Secchi and Luigi Raffo and Menno Lindwer}
}
@article{journals/vlsi/RiceMA11,
  title = {New Considerations for Spectral Classification of Boolean Switching Functions},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/356137},
  pages = {356137:1-356137:9},
  author = {Jacqueline E. Rice and Jon C. Muzio and Neil Anderson}
}
@article{journals/vlsi/PanditMP11,
  title = {A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies},
  year = {2011},
  volume = {2011},
  journal = {VLSI Design},
  doi = {10.1155/2011/475952},
  pages = {475952:1-475952:17},
  author = {Soumya Pandit and Chittaranjan A. Mandal and Amit Patra}
}
@article{journals/vlsi/MuraliABM07,
  title = {A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Gaurantees},
  year = {2007},
  volume = {2007},
  journal = {VLSI Design},
  doi = {10.1155/2007/37627},
  pages = {37627:1-37627:11},
  author = {Srinivasan Murali and David Atienza and Luca Benini and Giovanni De Micheli}
}
@article{journals/vlsi/LeeW08,
  title = {A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators},
  year = {2008},
  volume = {2008},
  journal = {VLSI Design},
  doi = {10.1155/2008/512946},
  pages = {512946:1-512946:8},
  author = {Tzung-Je Lee and Chua-Chin Wang}
}
