#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar  6 09:51:28 2023
# Process ID: 2372
# Current directory: C:/Users/EEuser/Desktop/full_adder_1bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3096 C:\Users\EEuser\Desktop\full_adder_1bit\full_adder_1bit.xpr
# Log file: C:/Users/EEuser/Desktop/full_adder_1bit/vivado.log
# Journal file: C:/Users/EEuser/Desktop/full_adder_1bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
file mkdir C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}}
file delete -force {C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/testbench full_adder_tb.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd w ]
add_files -fileset sim_1 C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source full_adder_tb.tcl
close_sim
launch_simulation
source full_adder_tb.tcl
close_sim
