\hypertarget{classv8_1_1internal_1_1SharedMacroAssembler}{}\doxysection{v8\+::internal\+::Shared\+Macro\+Assembler$<$ Impl $>$ Class Template Reference}
\label{classv8_1_1internal_1_1SharedMacroAssembler}\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}


{\ttfamily \#include $<$macro-\/assembler-\/shared-\/ia32-\/x64.\+h$>$}



Inheritance diagram for v8\+::internal\+::Shared\+Macro\+Assembler$<$ Impl $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1SharedMacroAssembler__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Shared\+Macro\+Assembler$<$ Impl $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1SharedMacroAssembler__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_aa37e816f2b0b6b750ccf447daa88a70b}{Abspd}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a453ca78f703886a1091a0cc945edc394}{Absps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_abd4a3965017185216b43300a20813ee5}{Absph}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a241165e3cd3b6c2000db58527d5bdd92}{Negpd}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a61e06bf6cc71839cd0a7de318806b3ce}{Negps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a5dafc8e6d8ea238b7090241b28630f62}{Negph}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_aba6139636069b4475ca7aa89a7a39394}{Pextrd}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t imm8)
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a6cb6aaf9ce0959befe633e9c22dc2aee}{Pinsrd}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, Op src2, uint8\+\_\+t imm8, uint32\+\_\+t $\ast$load\+\_\+pc\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}})
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a6bcd965491e5b6192ce59f18f8ccf8e0}{Pinsrd}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, Op src, uint8\+\_\+t imm8, uint32\+\_\+t $\ast$load\+\_\+pc\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a1b321f3be2f87e6af014f8502d3a970f}{F64x2\+Convert\+Low\+I32x4U}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a09e0ae98874be20dd4205c472b3e78be}{I32x4\+SConvert\+F32x4}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_af3a8580447a7e6a06053dffe5ca50532}{I32x4\+Trunc\+Sat\+F64x2\+SZero}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a2b92fa84e4a88a05ffb74c3fe4fa0b38}{I32x4\+Trunc\+Sat\+F64x2\+UZero}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a396960da8a9ae8b86b31e0de59eb4f74}{I32x4\+Trunc\+F32x4U}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad08b037d04174c0debafedcd0f80ef4c}{I32x4\+Ext\+Add\+Pairwise\+I16x8S}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a83061be8e1c4df2d7ad6a0b0ccc8d3db}{I16x8\+Ext\+Add\+Pairwise\+I8x16S}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ac5138df17d8a4cd11fdf6258644ad44b}{I16x8\+Ext\+Add\+Pairwise\+I8x16U}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a403486a5cd90b1539d2fa2778a6d75fc}{I8x16\+Swizzle}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} mask, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} omit\+\_\+add=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ae42fd2a320c6300c1fda074e024aa0e3}{I8x16\+Popcnt}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\end{DoxyCompactItemize}
\doxysubsection*{Private Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}{Float\+Instruction}} = void(Shared\+Macro\+Assembler\+Base\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}})
\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
Impl $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}{impl}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{External\+Reference\+As\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1ExternalReference}{External\+Reference}} reference, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{Float\+Unop}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}{Float\+Instruction}} op, \mbox{\hyperlink{classv8_1_1internal_1_1ExternalReference}{External\+Reference}} \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ac3149e79bc5e1b71cadc9b5da570bf6b}{ext}})
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$typename Impl$>$\newline
class v8\+::internal\+::\+Shared\+Macro\+Assembler$<$ Impl $>$}



Definition at line 618 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}\label{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!FloatInstruction@{FloatInstruction}}
\index{FloatInstruction@{FloatInstruction}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{FloatInstruction}{FloatInstruction}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}{Float\+Instruction}} =  void (Shared\+Macro\+Assembler\+Base\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 1033 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_aa37e816f2b0b6b750ccf447daa88a70b}\label{classv8_1_1internal_1_1SharedMacroAssembler_aa37e816f2b0b6b750ccf447daa88a70b}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Abspd@{Abspd}}
\index{Abspd@{Abspd}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Abspd()}{Abspd()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Abspd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 622 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{622                                                              \{}
\DoxyCodeLine{623     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Andps,}
\DoxyCodeLine{624               ExternalReference::address\_of\_double\_abs\_constant());}
\DoxyCodeLine{625   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_abd4a3965017185216b43300a20813ee5}\label{classv8_1_1internal_1_1SharedMacroAssembler_abd4a3965017185216b43300a20813ee5}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Absph@{Absph}}
\index{Absph@{Absph}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Absph()}{Absph()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Absph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 632 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{632                                                              \{}
\DoxyCodeLine{633     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Andps,}
\DoxyCodeLine{634               ExternalReference::address\_of\_fp16\_abs\_constant());}
\DoxyCodeLine{635   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a453ca78f703886a1091a0cc945edc394}\label{classv8_1_1internal_1_1SharedMacroAssembler_a453ca78f703886a1091a0cc945edc394}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Absps@{Absps}}
\index{Absps@{Absps}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Absps()}{Absps()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Absps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 627 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{627                                                              \{}
\DoxyCodeLine{628     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Andps,}
\DoxyCodeLine{629               ExternalReference::address\_of\_float\_abs\_constant());}
\DoxyCodeLine{630   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}\label{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!ExternalReferenceAsOperand@{ExternalReferenceAsOperand}}
\index{ExternalReferenceAsOperand@{ExternalReferenceAsOperand}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{ExternalReferenceAsOperand()}{ExternalReferenceAsOperand()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::External\+Reference\+As\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1ExternalReference}{External\+Reference}}}]{reference,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 1028 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1029                                                        \{}
\DoxyCodeLine{1030     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}{impl}}()-\/>ExternalReferenceAsOperand(reference, scratch);}
\DoxyCodeLine{1031   \}}

\end{DoxyCode}


References wasm\+::impl().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a1b321f3be2f87e6af014f8502d3a970f}\label{classv8_1_1internal_1_1SharedMacroAssembler_a1b321f3be2f87e6af014f8502d3a970f}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!F64x2ConvertLowI32x4U@{F64x2ConvertLowI32x4U}}
\index{F64x2ConvertLowI32x4U@{F64x2ConvertLowI32x4U}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{F64x2ConvertLowI32x4U()}{F64x2ConvertLowI32x4U()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::F64x2\+Convert\+Low\+I32x4U (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 692 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{693                                                \{}
\DoxyCodeLine{694     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{695     \textcolor{comment}{// dst = [ src\_low, 0x43300000, src\_high, 0x4330000 ];}}
\DoxyCodeLine{696     \textcolor{comment}{// 0x43300000'00000000 is a special double where the significand bits}}
\DoxyCodeLine{697     \textcolor{comment}{// precisely represents all uint32 numbers.}}
\DoxyCodeLine{698     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& dst != src) \{}
\DoxyCodeLine{699       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{700       src = dst;}
\DoxyCodeLine{701     \}}
\DoxyCodeLine{702     Unpcklps(dst, src,}
\DoxyCodeLine{703              \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{704                  ExternalReference::}
\DoxyCodeLine{705                      address\_of\_wasm\_f64x2\_convert\_low\_i32x4\_u\_int\_mask(),}
\DoxyCodeLine{706                  scratch));}
\DoxyCodeLine{707     Subpd(dst,}
\DoxyCodeLine{708           \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{709               ExternalReference::address\_of\_wasm\_double\_2\_power\_52(), scratch));}
\DoxyCodeLine{710   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a1b321f3be2f87e6af014f8502d3a970f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}\label{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!FloatUnop@{FloatUnop}}
\index{FloatUnop@{FloatUnop}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{FloatUnop()}{FloatUnop()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Float\+Unop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ac220efc371b852ae00a4536495ed131e}{Float\+Instruction}}}]{op,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1ExternalReference}{External\+Reference}}}]{ext }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 1036 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1037                                                              \{}
\DoxyCodeLine{1038     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src)) \{}
\DoxyCodeLine{1039       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{1040       src = dst;}
\DoxyCodeLine{1041     \}}
\DoxyCodeLine{1042     SharedMacroAssemblerBase* assm = \textcolor{keyword}{this};}
\DoxyCodeLine{1043     (assm-\/>*op)(dst, src, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ac3149e79bc5e1b71cadc9b5da570bf6b}{ext}}, tmp));}
\DoxyCodeLine{1044   \}}

\end{DoxyCode}


References v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a83061be8e1c4df2d7ad6a0b0ccc8d3db}\label{classv8_1_1internal_1_1SharedMacroAssembler_a83061be8e1c4df2d7ad6a0b0ccc8d3db}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I16x8ExtAddPairwiseI8x16S@{I16x8ExtAddPairwiseI8x16S}}
\index{I16x8ExtAddPairwiseI8x16S@{I16x8ExtAddPairwiseI8x16S}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I16x8ExtAddPairwiseI8x16S()}{I16x8ExtAddPairwiseI8x16S()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I16x8\+Ext\+Add\+Pairwise\+I8x16S (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 884 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{885                                                                     \{}
\DoxyCodeLine{886     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{887     \textcolor{comment}{// pmaddubsw treats the first operand as unsigned, so pass the external}}
\DoxyCodeLine{888     \textcolor{comment}{// reference to it as the first operand.}}
\DoxyCodeLine{889     Operand op = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{890         ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x01(), tmp);}
\DoxyCodeLine{891     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{892       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{893       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa845a45a70a8cc44b38aeefa248aa7ae}{vmovdqa}}(scratch, op);}
\DoxyCodeLine{894       vpmaddubsw(dst, scratch, src);}
\DoxyCodeLine{895     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{896       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{897       \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{898         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, op);}
\DoxyCodeLine{899         pmaddubsw(scratch, src);}
\DoxyCodeLine{900         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, scratch);}
\DoxyCodeLine{901       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{902         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, op);}
\DoxyCodeLine{903         pmaddubsw(dst, src);}
\DoxyCodeLine{904       \}}
\DoxyCodeLine{905     \}}
\DoxyCodeLine{906   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a83061be8e1c4df2d7ad6a0b0ccc8d3db_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_ac5138df17d8a4cd11fdf6258644ad44b}\label{classv8_1_1internal_1_1SharedMacroAssembler_ac5138df17d8a4cd11fdf6258644ad44b}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I16x8ExtAddPairwiseI8x16U@{I16x8ExtAddPairwiseI8x16U}}
\index{I16x8ExtAddPairwiseI8x16U@{I16x8ExtAddPairwiseI8x16U}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I16x8ExtAddPairwiseI8x16U()}{I16x8ExtAddPairwiseI8x16U()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I16x8\+Ext\+Add\+Pairwise\+I8x16U (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 908 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{909                                                    \{}
\DoxyCodeLine{910     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{911     Operand op = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{912         ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x01(), scratch);}
\DoxyCodeLine{913     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{914       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{915       vpmaddubsw(dst, src, op);}
\DoxyCodeLine{916     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{917       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{918       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{919         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{920       \}}
\DoxyCodeLine{921       pmaddubsw(dst, op);}
\DoxyCodeLine{922     \}}
\DoxyCodeLine{923   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_ac5138df17d8a4cd11fdf6258644ad44b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_ad08b037d04174c0debafedcd0f80ef4c}\label{classv8_1_1internal_1_1SharedMacroAssembler_ad08b037d04174c0debafedcd0f80ef4c}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I32x4ExtAddPairwiseI16x8S@{I32x4ExtAddPairwiseI16x8S}}
\index{I32x4ExtAddPairwiseI16x8S@{I32x4ExtAddPairwiseI16x8S}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I32x4ExtAddPairwiseI16x8S()}{I32x4ExtAddPairwiseI16x8S()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I32x4\+Ext\+Add\+Pairwise\+I16x8S (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 867 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{868                                                    \{}
\DoxyCodeLine{869     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{870     Operand op = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{871         ExternalReference::address\_of\_wasm\_i16x8\_splat\_0x0001(), scratch);}
\DoxyCodeLine{872     \textcolor{comment}{// pmaddwd multiplies signed words in src and op, producing}}
\DoxyCodeLine{873     \textcolor{comment}{// signed doublewords, then adds pairwise.}}
\DoxyCodeLine{874     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h|}}
\DoxyCodeLine{875     \textcolor{comment}{// dst = | a*1 + b*1 | c*1 + d*1 | e*1 + f*1 | g*1 + h*1 |}}
\DoxyCodeLine{876     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src)) \{}
\DoxyCodeLine{877       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{878       src = dst;}
\DoxyCodeLine{879     \}}
\DoxyCodeLine{880 }
\DoxyCodeLine{881     Pmaddwd(dst, src, op);}
\DoxyCodeLine{882   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_ad08b037d04174c0debafedcd0f80ef4c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a09e0ae98874be20dd4205c472b3e78be}\label{classv8_1_1internal_1_1SharedMacroAssembler_a09e0ae98874be20dd4205c472b3e78be}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I32x4SConvertF32x4@{I32x4SConvertF32x4}}
\index{I32x4SConvertF32x4@{I32x4SConvertF32x4}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I32x4SConvertF32x4()}{I32x4SConvertF32x4()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I32x4\+SConvert\+F32x4 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 712 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{713                                             \{}
\DoxyCodeLine{714     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{715     Operand op = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{716         ExternalReference::address\_of\_wasm\_int32\_overflow\_as\_float(), scratch);}
\DoxyCodeLine{717 }
\DoxyCodeLine{718     \textcolor{comment}{// This algorithm works by:}}
\DoxyCodeLine{719     \textcolor{comment}{// 1. lanes with NaNs are zero-\/ed}}
\DoxyCodeLine{720     \textcolor{comment}{// 2. lanes ge than 2147483648.0f (MAX\_INT32+1) set to 0xffff'ffff}}
\DoxyCodeLine{721     \textcolor{comment}{// 3. cvttps2dq sets all out of range lanes to 0x8000'0000}}
\DoxyCodeLine{722     \textcolor{comment}{//   a. correct for underflows (< MIN\_INT32)}}
\DoxyCodeLine{723     \textcolor{comment}{//   b. wrong for overflow, and we know which lanes overflow from 2.}}
\DoxyCodeLine{724     \textcolor{comment}{// 4. adjust for 3b by xor-\/ing 2 and 3}}
\DoxyCodeLine{725     \textcolor{comment}{//   a. 0x8000'0000 xor 0xffff'ffff = 0x7fff'ffff (MAX\_INT32)}}
\DoxyCodeLine{726     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{727       CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{728       vcmpeqps(tmp, src, src);}
\DoxyCodeLine{729       vandps(dst, src, tmp);}
\DoxyCodeLine{730       vcmpgeps(tmp, src, op);}
\DoxyCodeLine{731       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_af473adf3451422303ecdb9e5df67f3f6}{vcvttps2dq}}(dst, dst);}
\DoxyCodeLine{732       vpxor(dst, dst, tmp);}
\DoxyCodeLine{733     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{734       \textcolor{keywordflow}{if} (src == dst) \{}
\DoxyCodeLine{735         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp, src);}
\DoxyCodeLine{736         cmpeqps(tmp, tmp);}
\DoxyCodeLine{737         andps(dst, tmp);}
\DoxyCodeLine{738         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp, op);}
\DoxyCodeLine{739         cmpleps(tmp, dst);}
\DoxyCodeLine{740         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1262753113887c20f5d1501583865f0}{cvttps2dq}}(dst, dst);}
\DoxyCodeLine{741         xorps(dst, tmp);}
\DoxyCodeLine{742       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{743         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp, op);}
\DoxyCodeLine{744         cmpleps(tmp, src);}
\DoxyCodeLine{745         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1262753113887c20f5d1501583865f0}{cvttps2dq}}(dst, src);}
\DoxyCodeLine{746         xorps(dst, tmp);}
\DoxyCodeLine{747         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp, src);}
\DoxyCodeLine{748         cmpeqps(tmp, tmp);}
\DoxyCodeLine{749         andps(dst, tmp);}
\DoxyCodeLine{750       \}}
\DoxyCodeLine{751     \}}
\DoxyCodeLine{752   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a09e0ae98874be20dd4205c472b3e78be_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a396960da8a9ae8b86b31e0de59eb4f74}\label{classv8_1_1internal_1_1SharedMacroAssembler_a396960da8a9ae8b86b31e0de59eb4f74}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I32x4TruncF32x4U@{I32x4TruncF32x4U}}
\index{I32x4TruncF32x4U@{I32x4TruncF32x4U}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I32x4TruncF32x4U()}{I32x4TruncF32x4U()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I32x4\+Trunc\+F32x4U (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 831 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{832                                               \{}
\DoxyCodeLine{833     \textcolor{comment}{// NAN-\/>0, negative-\/>0.}}
\DoxyCodeLine{834     Pxor(scratch1, scratch1);}
\DoxyCodeLine{835     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{836       CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{837       vmaxps(dst, src, scratch1);}
\DoxyCodeLine{838     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{839       \textcolor{keywordflow}{if} (dst != src) \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{840       maxps(dst, scratch1);}
\DoxyCodeLine{841     \}}
\DoxyCodeLine{842     \textcolor{comment}{// scratch: float representation of max\_signed.}}
\DoxyCodeLine{843     Pcmpeqd(scratch1, scratch1);}
\DoxyCodeLine{844     Psrld(scratch1, uint8\_t\{1\});   \textcolor{comment}{// 0x7fffffff}}
\DoxyCodeLine{845     Cvtdq2ps(scratch1, scratch1);  \textcolor{comment}{// 0x4f000000}}
\DoxyCodeLine{846     \textcolor{comment}{// scratch2: convert (src-\/max\_signed).}}
\DoxyCodeLine{847     \textcolor{comment}{// Set positive overflow lanes to 0x7FFFFFFF.}}
\DoxyCodeLine{848     \textcolor{comment}{// Set negative lanes to 0.}}
\DoxyCodeLine{849     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{850       CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{851       vsubps(scratch2, dst, scratch1);}
\DoxyCodeLine{852     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{853       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch2, dst);}
\DoxyCodeLine{854       subps(scratch2, scratch1);}
\DoxyCodeLine{855     \}}
\DoxyCodeLine{856     Cmpleps(scratch1, scratch2);}
\DoxyCodeLine{857     Cvttps2dq(scratch2, scratch2);}
\DoxyCodeLine{858     Pxor(scratch2, scratch1);}
\DoxyCodeLine{859     Pxor(scratch1, scratch1);}
\DoxyCodeLine{860     Pmaxsd(scratch2, scratch1);}
\DoxyCodeLine{861     \textcolor{comment}{// Convert to int. Overflow lanes above max\_signed will be 0x80000000.}}
\DoxyCodeLine{862     Cvttps2dq(dst, dst);}
\DoxyCodeLine{863     \textcolor{comment}{// Add (src-\/max\_signed) for overflow lanes.}}
\DoxyCodeLine{864     Paddd(dst, scratch2);}
\DoxyCodeLine{865   \}}

\end{DoxyCode}


References v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a396960da8a9ae8b86b31e0de59eb4f74_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_af3a8580447a7e6a06053dffe5ca50532}\label{classv8_1_1internal_1_1SharedMacroAssembler_af3a8580447a7e6a06053dffe5ca50532}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I32x4TruncSatF64x2SZero@{I32x4TruncSatF64x2SZero}}
\index{I32x4TruncSatF64x2SZero@{I32x4TruncSatF64x2SZero}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I32x4TruncSatF64x2SZero()}{I32x4TruncSatF64x2SZero()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I32x4\+Trunc\+Sat\+F64x2\+SZero (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 754 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{755                                                                   \{}
\DoxyCodeLine{756     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{757     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{758       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{759       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} original\_dst = dst;}
\DoxyCodeLine{760       \textcolor{comment}{// Make sure we don't overwrite src.}}
\DoxyCodeLine{761       \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{762         \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(src, scratch);}
\DoxyCodeLine{763         dst = scratch;}
\DoxyCodeLine{764       \}}
\DoxyCodeLine{765       \textcolor{comment}{// dst = 0 if src == NaN, else all ones.}}
\DoxyCodeLine{766       vcmpeqpd(dst, src, src);}
\DoxyCodeLine{767       \textcolor{comment}{// dst = 0 if src == NaN, else INT32\_MAX as double.}}
\DoxyCodeLine{768       vandpd(}
\DoxyCodeLine{769           dst, dst,}
\DoxyCodeLine{770           \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{771               ExternalReference::address\_of\_wasm\_int32\_max\_as\_double(), tmp));}
\DoxyCodeLine{772       \textcolor{comment}{// dst = 0 if src == NaN, src is saturated to INT32\_MAX as double.}}
\DoxyCodeLine{773       vminpd(dst, src, dst);}
\DoxyCodeLine{774       \textcolor{comment}{// Values > INT32\_MAX already saturated, values < INT32\_MIN raises an}}
\DoxyCodeLine{775       \textcolor{comment}{// exception, which is masked and returns 0x80000000.}}
\DoxyCodeLine{776       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa7183d43483f48a2962995644509d14e}{vcvttpd2dq}}(original\_dst, dst);}
\DoxyCodeLine{777     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{778       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{779         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{780       \}}
\DoxyCodeLine{781       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, dst);}
\DoxyCodeLine{782       cmpeqpd(scratch, dst);}
\DoxyCodeLine{783       andps(scratch,}
\DoxyCodeLine{784             \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{785                 ExternalReference::address\_of\_wasm\_int32\_max\_as\_double(), tmp));}
\DoxyCodeLine{786       minpd(dst, scratch);}
\DoxyCodeLine{787       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a89b9cae8f50b925e752d352eb97d6a4d}{cvttpd2dq}}(dst, dst);}
\DoxyCodeLine{788     \}}
\DoxyCodeLine{789   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_af3a8580447a7e6a06053dffe5ca50532_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a2b92fa84e4a88a05ffb74c3fe4fa0b38}\label{classv8_1_1internal_1_1SharedMacroAssembler_a2b92fa84e4a88a05ffb74c3fe4fa0b38}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I32x4TruncSatF64x2UZero@{I32x4TruncSatF64x2UZero}}
\index{I32x4TruncSatF64x2UZero@{I32x4TruncSatF64x2UZero}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I32x4TruncSatF64x2UZero()}{I32x4TruncSatF64x2UZero()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I32x4\+Trunc\+Sat\+F64x2\+UZero (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 791 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{792                                                                   \{}
\DoxyCodeLine{793     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{794     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{795       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{796       vxorpd(scratch, scratch, scratch);}
\DoxyCodeLine{797       \textcolor{comment}{// Saturate to 0.}}
\DoxyCodeLine{798       vmaxpd(dst, src, scratch);}
\DoxyCodeLine{799       \textcolor{comment}{// Saturate to UINT32\_MAX.}}
\DoxyCodeLine{800       vminpd(}
\DoxyCodeLine{801           dst, dst,}
\DoxyCodeLine{802           \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{803               ExternalReference::address\_of\_wasm\_uint32\_max\_as\_double(), tmp));}
\DoxyCodeLine{804       \textcolor{comment}{// Truncate.}}
\DoxyCodeLine{805       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc45a1b76537e9ded9be6daca9fcc766}{vroundpd}}(dst, dst, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{806       \textcolor{comment}{// Add to special double where significant bits == uint32.}}
\DoxyCodeLine{807       vaddpd(dst, dst,}
\DoxyCodeLine{808              \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{809                  ExternalReference::address\_of\_wasm\_double\_2\_power\_52(), tmp));}
\DoxyCodeLine{810       \textcolor{comment}{// Extract low 32 bits of each double's significand, zero top lanes.}}
\DoxyCodeLine{811       \textcolor{comment}{// dst = [dst[0], dst[2], 0, 0]}}
\DoxyCodeLine{812       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1292846608971455ebac8e5c2b95abd}{vshufps}}(dst, dst, scratch, 0x88);}
\DoxyCodeLine{813     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{814       CpuFeatureScope scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{815       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{816         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{817       \}}
\DoxyCodeLine{818       xorps(scratch, scratch);}
\DoxyCodeLine{819       maxpd(dst, scratch);}
\DoxyCodeLine{820       minpd(dst, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{821                      ExternalReference::address\_of\_wasm\_uint32\_max\_as\_double(),}
\DoxyCodeLine{822                      tmp));}
\DoxyCodeLine{823       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a569a930d54e185eab5cfea534b0f1f75}{roundpd}}(dst, dst, \mbox{\hyperlink{namespacev8_1_1internal_abe61f65609d0c37a045fd07bdc0acd78}{kRoundToZero}});}
\DoxyCodeLine{824       addpd(dst,}
\DoxyCodeLine{825             \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{826                 ExternalReference::address\_of\_wasm\_double\_2\_power\_52(), tmp));}
\DoxyCodeLine{827       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a54dca5d47ec1a950ee8e8c5a57dcfa3c}{shufps}}(dst, scratch, 0x88);}
\DoxyCodeLine{828     \}}
\DoxyCodeLine{829   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::k\+Round\+To\+Zero.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a2b92fa84e4a88a05ffb74c3fe4fa0b38_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_ae42fd2a320c6300c1fda074e024aa0e3}\label{classv8_1_1internal_1_1SharedMacroAssembler_ae42fd2a320c6300c1fda074e024aa0e3}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I8x16Popcnt@{I8x16Popcnt}}
\index{I8x16Popcnt@{I8x16Popcnt}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I8x16Popcnt()}{I8x16Popcnt()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I8x16\+Popcnt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 955 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{956                                                        \{}
\DoxyCodeLine{957     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{958     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, tmp1);}
\DoxyCodeLine{959     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(src, tmp1);}
\DoxyCodeLine{960     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, tmp2);}
\DoxyCodeLine{961     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(src, tmp2);}
\DoxyCodeLine{962     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{963       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{964       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa845a45a70a8cc44b38aeefa248aa7ae}{vmovdqa}}(tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{965                         ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x0f(),}
\DoxyCodeLine{966                         scratch));}
\DoxyCodeLine{967       vpandn(tmp2, tmp1, src);}
\DoxyCodeLine{968       vpand(dst, tmp1, src);}
\DoxyCodeLine{969       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa845a45a70a8cc44b38aeefa248aa7ae}{vmovdqa}}(tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{970                         ExternalReference::address\_of\_wasm\_i8x16\_popcnt\_mask(),}
\DoxyCodeLine{971                         scratch));}
\DoxyCodeLine{972       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ac8e6330c2fd21eb053f95b9b7ef35f6b}{vpsrlw}}(tmp2, tmp2, 4);}
\DoxyCodeLine{973       vpshufb(dst, tmp1, dst);}
\DoxyCodeLine{974       vpshufb(tmp2, tmp1, tmp2);}
\DoxyCodeLine{975       vpaddb(dst, dst, tmp2);}
\DoxyCodeLine{976     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(INTEL\_ATOM)) \{}
\DoxyCodeLine{977       \textcolor{comment}{// Pre-\/Goldmont low-\/power Intel microarchitectures have very slow}}
\DoxyCodeLine{978       \textcolor{comment}{// PSHUFB instruction, thus use PSHUFB-\/free divide-\/and-\/conquer}}
\DoxyCodeLine{979       \textcolor{comment}{// algorithm on these processors. ATOM CPU feature captures exactly}}
\DoxyCodeLine{980       \textcolor{comment}{// the right set of processors.}}
\DoxyCodeLine{981       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, src);}
\DoxyCodeLine{982       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1741641bd6532fd10baab02e0b7b23a}{psrlw}}(tmp1, 1);}
\DoxyCodeLine{983       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{984         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{985       \}}
\DoxyCodeLine{986       andps(tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{987                       ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x55(),}
\DoxyCodeLine{988                       scratch));}
\DoxyCodeLine{989       psubb(dst, tmp1);}
\DoxyCodeLine{990       Operand splat\_0x33 = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{991           ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x33(), scratch);}
\DoxyCodeLine{992       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, dst);}
\DoxyCodeLine{993       andps(dst, splat\_0x33);}
\DoxyCodeLine{994       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1741641bd6532fd10baab02e0b7b23a}{psrlw}}(tmp1, 2);}
\DoxyCodeLine{995       andps(tmp1, splat\_0x33);}
\DoxyCodeLine{996       paddb(dst, tmp1);}
\DoxyCodeLine{997       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, dst);}
\DoxyCodeLine{998       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1741641bd6532fd10baab02e0b7b23a}{psrlw}}(dst, 4);}
\DoxyCodeLine{999       paddb(dst, tmp1);}
\DoxyCodeLine{1000       andps(dst, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{1001                      ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x0f(),}
\DoxyCodeLine{1002                      scratch));}
\DoxyCodeLine{1003     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1004       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{1005       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{1006                        ExternalReference::address\_of\_wasm\_i8x16\_splat\_0x0f(),}
\DoxyCodeLine{1007                        scratch));}
\DoxyCodeLine{1008       Operand mask = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{1009           ExternalReference::address\_of\_wasm\_i8x16\_popcnt\_mask(), scratch);}
\DoxyCodeLine{1010       \textcolor{keywordflow}{if} (tmp2 != tmp1) \{}
\DoxyCodeLine{1011         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp2, tmp1);}
\DoxyCodeLine{1012       \}}
\DoxyCodeLine{1013       andps(tmp1, src);}
\DoxyCodeLine{1014       andnps(tmp2, src);}
\DoxyCodeLine{1015       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1741641bd6532fd10baab02e0b7b23a}{psrlw}}(tmp2, 4);}
\DoxyCodeLine{1016       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, mask);}
\DoxyCodeLine{1017       pshufb(dst, tmp1);}
\DoxyCodeLine{1018       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, mask);}
\DoxyCodeLine{1019       pshufb(tmp1, tmp2);}
\DoxyCodeLine{1020       paddb(dst, tmp1);}
\DoxyCodeLine{1021     \}}
\DoxyCodeLine{1022   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_ae42fd2a320c6300c1fda074e024aa0e3_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a403486a5cd90b1539d2fa2778a6d75fc}\label{classv8_1_1internal_1_1SharedMacroAssembler_a403486a5cd90b1539d2fa2778a6d75fc}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!I8x16Swizzle@{I8x16Swizzle}}
\index{I8x16Swizzle@{I8x16Swizzle}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{I8x16Swizzle()}{I8x16Swizzle()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::I8x16\+Swizzle (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{mask,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{omit\+\_\+add = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 925 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{926                                                                               \{}
\DoxyCodeLine{927     \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{928     \textcolor{keywordflow}{if} (omit\_add) \{}
\DoxyCodeLine{929       \textcolor{comment}{// We have determined that the indices are immediates, and they are either}}
\DoxyCodeLine{930       \textcolor{comment}{// within bounds, or the top bit is set, so we can omit the add.}}
\DoxyCodeLine{931       \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}{Pshufb}}(dst, src, mask);}
\DoxyCodeLine{932       \textcolor{keywordflow}{return};}
\DoxyCodeLine{933     \}}
\DoxyCodeLine{934 }
\DoxyCodeLine{935     \textcolor{comment}{// Out-\/of-\/range indices should return 0, add 112 so that any value > 15}}
\DoxyCodeLine{936     \textcolor{comment}{// saturates to 128 (top bit set), so pshufb will zero that lane.}}
\DoxyCodeLine{937     Operand op = \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_ad502345e0bc34e3655139a2c0384e07a}{ExternalReferenceAsOperand}}(}
\DoxyCodeLine{938         ExternalReference::address\_of\_wasm\_i8x16\_swizzle\_mask(), tmp);}
\DoxyCodeLine{939     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{940       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{941       vpaddusb(scratch, mask, op);}
\DoxyCodeLine{942       vpshufb(dst, src, scratch);}
\DoxyCodeLine{943     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{944       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{945       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, op);}
\DoxyCodeLine{946       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{947         \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, mask);}
\DoxyCodeLine{948         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{949       \}}
\DoxyCodeLine{950       paddusb(scratch, mask);}
\DoxyCodeLine{951       pshufb(dst, scratch);}
\DoxyCodeLine{952     \}}
\DoxyCodeLine{953   \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a403486a5cd90b1539d2fa2778a6d75fc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}\label{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!impl@{impl}}
\index{impl@{impl}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{impl()}{impl()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
Impl$\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::impl (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 1026 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1026 \{ \textcolor{keywordflow}{return} \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1anonymous__namespace_02module-compiler_8cc_03_a5e40db7d1803f45e703d7d44c554d6a9}{Impl}}*\textcolor{keyword}{>}(\textcolor{keyword}{this}); \}}

\end{DoxyCode}


References v8\+::internal\+::wasm\+::anonymous\+\_\+namespace\{module-\/compiler.\+cc\}\+::\+Impl().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a241165e3cd3b6c2000db58527d5bdd92}\label{classv8_1_1internal_1_1SharedMacroAssembler_a241165e3cd3b6c2000db58527d5bdd92}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Negpd@{Negpd}}
\index{Negpd@{Negpd}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Negpd()}{Negpd()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Negpd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 637 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{637                                                              \{}
\DoxyCodeLine{638     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Xorps,}
\DoxyCodeLine{639               ExternalReference::address\_of\_double\_neg\_constant());}
\DoxyCodeLine{640   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a5dafc8e6d8ea238b7090241b28630f62}\label{classv8_1_1internal_1_1SharedMacroAssembler_a5dafc8e6d8ea238b7090241b28630f62}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Negph@{Negph}}
\index{Negph@{Negph}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Negph()}{Negph()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Negph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 647 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{647                                                              \{}
\DoxyCodeLine{648     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Xorps,}
\DoxyCodeLine{649               ExternalReference::address\_of\_fp16\_neg\_constant());}
\DoxyCodeLine{650   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a61e06bf6cc71839cd0a7de318806b3ce}\label{classv8_1_1internal_1_1SharedMacroAssembler_a61e06bf6cc71839cd0a7de318806b3ce}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Negps@{Negps}}
\index{Negps@{Negps}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Negps()}{Negps()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Negps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 642 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{642                                                              \{}
\DoxyCodeLine{643     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a62c650a2d34f431f97749306d946c7da}{FloatUnop}}(dst, src, tmp, \&SharedMacroAssemblerBase::Xorps,}
\DoxyCodeLine{644               ExternalReference::address\_of\_float\_neg\_constant());}
\DoxyCodeLine{645   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_aba6139636069b4475ca7aa89a7a39394}\label{classv8_1_1internal_1_1SharedMacroAssembler_aba6139636069b4475ca7aa89a7a39394}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Pextrd@{Pextrd}}
\index{Pextrd@{Pextrd}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Pextrd()}{Pextrd()}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Pextrd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{imm8 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 653 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{653                                                            \{}
\DoxyCodeLine{654     \textcolor{keywordflow}{if} (imm8 == 0) \{}
\DoxyCodeLine{655       Movd(dst, src);}
\DoxyCodeLine{656       \textcolor{keywordflow}{return};}
\DoxyCodeLine{657     \}}
\DoxyCodeLine{658 }
\DoxyCodeLine{659     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{660       CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{661       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a21bdf88b6282337cd2c491bf2ae5b896}{vpextrd}}(dst, src, imm8);}
\DoxyCodeLine{662     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{663       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{664       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa952fa40c0ee71289a0384cd61ec9546}{pextrd}}(dst, src, imm8);}
\DoxyCodeLine{665     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{666       \mbox{\hyperlink{src_2base_2logging_8h_af1a711c8d5520dff78858ddefd2ad668}{DCHECK\_LT}}(imm8, 2);}
\DoxyCodeLine{667       \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}{impl}}()-\/>PextrdPreSse41(dst, src, imm8);}
\DoxyCodeLine{668     \}}
\DoxyCodeLine{669   \}}

\end{DoxyCode}


References DCHECK\+\_\+\+LT, wasm\+::impl(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_aba6139636069b4475ca7aa89a7a39394_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a6bcd965491e5b6192ce59f18f8ccf8e0}\label{classv8_1_1internal_1_1SharedMacroAssembler_a6bcd965491e5b6192ce59f18f8ccf8e0}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Pinsrd@{Pinsrd}}
\index{Pinsrd@{Pinsrd}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Pinsrd()}{Pinsrd()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
template$<$typename Op $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Pinsrd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{Op}]{src,  }\item[{uint8\+\_\+t}]{imm8,  }\item[{uint32\+\_\+t $\ast$}]{load\+\_\+pc\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 687 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{688                                                   \{}
\DoxyCodeLine{689     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_a6cb6aaf9ce0959befe633e9c22dc2aee}{Pinsrd}}(dst, dst, src, imm8, load\_pc\_offset);}
\DoxyCodeLine{690   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssembler_a6cb6aaf9ce0959befe633e9c22dc2aee}\label{classv8_1_1internal_1_1SharedMacroAssembler_a6cb6aaf9ce0959befe633e9c22dc2aee}} 
\index{v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}!Pinsrd@{Pinsrd}}
\index{Pinsrd@{Pinsrd}!v8::internal::SharedMacroAssembler$<$ Impl $>$@{v8::internal::SharedMacroAssembler$<$ Impl $>$}}
\doxysubsubsection{\texorpdfstring{Pinsrd()}{Pinsrd()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$typename Impl $>$ \\
template$<$typename Op $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler}{v8\+::internal\+::\+Shared\+Macro\+Assembler}}$<$ Impl $>$\+::Pinsrd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{Op}]{src2,  }\item[{uint8\+\_\+t}]{imm8,  }\item[{uint32\+\_\+t $\ast$}]{load\+\_\+pc\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 672 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{673                                                   \{}
\DoxyCodeLine{674     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{675       \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}{PinsrHelper}}(\textcolor{keyword}{this}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae6aba48bc26e9b8ba6e8905443575cf4}{Assembler::vpinsrd}}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7ac5c2e769398995ae03760f53becae4}{Assembler::pinsrd}}, dst, src1,}
\DoxyCodeLine{676                   src2, imm8, load\_pc\_offset,}
\DoxyCodeLine{677                   std::optional<CpuFeature>(SSE4\_1));}
\DoxyCodeLine{678     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{679       \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{680         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{681       \}}
\DoxyCodeLine{682       \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssembler_afa8a91ec447d1ce27b3422534dcc0a8e}{impl}}()-\/>PinsrdPreSse41(dst, src2, imm8, load\_pc\_offset);}
\DoxyCodeLine{683     \}}
\DoxyCodeLine{684   \}}

\end{DoxyCode}


References wasm\+::impl(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::pinsrd(), and v8\+::internal\+::\+Assembler\+::vpinsrd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssembler_a6cb6aaf9ce0959befe633e9c22dc2aee_cgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/shared-\/ia32-\/x64/\mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h}{macro-\/assembler-\/shared-\/ia32-\/x64.\+h}}\end{DoxyCompactItemize}
