Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 20:37:16 2024
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    167         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (317)
5. checking no_input_delay (10)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (317)
--------------------------------------------------
 There are 317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.758        0.000                      0                  190        0.204        0.000                      0                  190        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.758        0.000                      0                  190        0.204        0.000                      0                  190        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.828ns (20.824%)  route 3.148ns (79.176%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.242    debDEL/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.510    debDEL/counter_reg[15]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  debDEL/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.941     7.575    debDEL/counter[0]_i_6__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.699 f  debDEL/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.453     8.152    debDEL/counter[0]_i_4__1_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.942     9.218    debDEL/counter
    SLICE_X40Y95         FDRE                                         r  debDEL/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  debDEL/counter_reg[20]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X40Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 debEN/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.952ns (24.300%)  route 2.966ns (75.700%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  debEN/counter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.521    debEN/counter_reg[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.645 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.089    debEN/counter[0]_i_9_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.213 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.303     7.515    debEN/counter[0]_i_8_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  debEN/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.098    debEN/counter[0]_i_4__0_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.933     9.155    debEN/counter
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[16]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.972    debEN/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 debEN/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.952ns (24.300%)  route 2.966ns (75.700%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  debEN/counter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.521    debEN/counter_reg[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.645 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.089    debEN/counter[0]_i_9_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.213 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.303     7.515    debEN/counter[0]_i_8_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  debEN/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.098    debEN/counter[0]_i_4__0_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.933     9.155    debEN/counter
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[17]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.972    debEN/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 debEN/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.952ns (24.300%)  route 2.966ns (75.700%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  debEN/counter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.521    debEN/counter_reg[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.645 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.089    debEN/counter[0]_i_9_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.213 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.303     7.515    debEN/counter[0]_i_8_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  debEN/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.098    debEN/counter[0]_i_4__0_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.933     9.155    debEN/counter
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[18]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.972    debEN/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 debEN/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.952ns (24.300%)  route 2.966ns (75.700%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  debEN/counter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.521    debEN/counter_reg[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.645 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.089    debEN/counter[0]_i_9_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.213 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.303     7.515    debEN/counter[0]_i_8_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  debEN/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.098    debEN/counter[0]_i_4__0_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.933     9.155    debEN/counter
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.972    debEN/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.583%)  route 3.008ns (78.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.242    debDEL/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.510    debDEL/counter_reg[15]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  debDEL/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.941     7.575    debDEL/counter[0]_i_6__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.699 f  debDEL/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.453     8.152    debDEL/counter[0]_i_4__1_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.802     9.078    debDEL/counter
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[16]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.583%)  route 3.008ns (78.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.242    debDEL/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.510    debDEL/counter_reg[15]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  debDEL/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.941     7.575    debDEL/counter[0]_i_6__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.699 f  debDEL/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.453     8.152    debDEL/counter[0]_i_4__1_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.802     9.078    debDEL/counter
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[17]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.583%)  route 3.008ns (78.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.242    debDEL/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.510    debDEL/counter_reg[15]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  debDEL/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.941     7.575    debDEL/counter[0]_i_6__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.699 f  debDEL/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.453     8.152    debDEL/counter[0]_i_4__1_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.802     9.078    debDEL/counter
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[18]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.583%)  route 3.008ns (78.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.242    debDEL/clk_IBUF_BUFG
    SLICE_X40Y93         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.812     6.510    debDEL/counter_reg[15]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.634 f  debDEL/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.941     7.575    debDEL/counter[0]_i_6__0_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.699 f  debDEL/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.453     8.152    debDEL/counter[0]_i_4__1_n_0
    SLICE_X40Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.276 r  debDEL/counter[0]_i_2__1/O
                         net (fo=21, routed)          0.802     9.078    debDEL/counter
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  debDEL/counter_reg[19]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X40Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 debEN/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.952ns (25.208%)  route 2.825ns (74.792%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  debEN/counter_reg[14]/Q
                         net (fo=2, routed)           0.827     6.521    debEN/counter_reg[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I2_O)        0.124     6.645 r  debEN/counter[0]_i_9/O
                         net (fo=1, routed)           0.444     7.089    debEN/counter[0]_i_9_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.213 r  debEN/counter[0]_i_8/O
                         net (fo=1, routed)           0.303     7.515    debEN/counter[0]_i_8_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  debEN/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.459     8.098    debEN/counter[0]_i_4__0_n_0
    SLICE_X42Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  debEN/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.792     9.014    debEN/counter
    SLICE_X45Y94         FDRE                                         r  debEN/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.972    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  5.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ltrd/current_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.109%)  route 0.123ns (39.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.484    ltrd/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  ltrd/current_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  ltrd/current_position_reg[0]/Q
                         net (fo=16, routed)          0.123     1.749    ltrd/current_position[0]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  ltrd/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    ltrd/last_inserted_position[1]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  ltrd/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  ltrd/last_inserted_position_reg[1]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.092     1.589    ltrd/last_inserted_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debDEL/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/flagDel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.548%)  route 0.176ns (55.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    debDEL/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  debDEL/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  debDEL/button_reg/Q
                         net (fo=13, routed)          0.176     1.802    ltrd/clean_del
    SLICE_X41Y87         FDRE                                         r  ltrd/flagDel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  ltrd/flagDel_reg/C
                         clock pessimism             -0.501     1.499    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.070     1.569    ltrd/flagDel_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ltrd/current_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/letter3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.874%)  route 0.203ns (52.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.484    ltrd/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  ltrd/current_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ltrd/current_position_reg[1]/Q
                         net (fo=16, routed)          0.203     1.828    ltrd/current_position[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  ltrd/letter3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    ltrd/letter3[0]_i_1_n_0
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X38Y88         FDSE (Hold_fdse_C_D)         0.121     1.622    ltrd/letter3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ltrd/current_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrd/letter2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.814%)  route 0.173ns (48.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.484    ltrd/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  ltrd/current_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  ltrd/current_position_reg[1]/Q
                         net (fo=16, routed)          0.173     1.798    ltrd/current_position[1]
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  ltrd/letter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    ltrd/letter2[3]_i_1_n_0
    SLICE_X41Y86         FDSE                                         r  ltrd/letter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     2.000    ltrd/clk_IBUF_BUFG
    SLICE_X41Y86         FDSE                                         r  ltrd/letter2_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X41Y86         FDSE (Hold_fdse_C_D)         0.091     1.589    ltrd/letter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debEN/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debEN/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.746    debEN/counter_reg[19]
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  debEN/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    debEN/counter_reg[16]_i_1__0_n_4
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    debEN/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debEN/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  debEN/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debEN/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.746    debEN/counter_reg[7]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  debEN/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    debEN/counter_reg[4]_i_1__0_n_4
    SLICE_X45Y93         FDRE                                         r  debEN/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    debEN/clk_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  debEN/counter_reg[7]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105     1.592    debEN/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debEN/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  debEN/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debEN/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.748    debEN/counter_reg[11]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  debEN/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.856    debEN/counter_reg[8]_i_1__0_n_4
    SLICE_X45Y94         FDRE                                         r  debEN/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    debEN/clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  debEN/counter_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.105     1.592    debEN/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debEN/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debEN/button_reg/Q
                         net (fo=18, routed)          0.168     1.796    debEN/clean_en
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  debEN/button_i_1/O
                         net (fo=1, routed)           0.000     1.841    debEN/button_i_1_n_0
    SLICE_X41Y90         FDRE                                         r  debEN/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debEN/clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  debEN/button_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091     1.577    debEN/button_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debEN/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debEN/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.749    debEN/counter_reg[15]
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  debEN/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.857    debEN/counter_reg[12]_i_1__0_n_4
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[15]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    debEN/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debEN/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debEN/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  debEN/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debEN/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    debEN/counter_reg[3]
    SLICE_X45Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  debEN/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.856    debEN/counter_reg[0]_i_3_n_4
    SLICE_X45Y92         FDRE                                         r  debEN/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    debEN/clk_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  debEN/counter_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.105     1.591    debEN/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y95    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y95    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y89    debDEL/button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y90    debDEL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y92    debDEL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y92    debDEL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y93    debDEL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y93    debDEL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y93    debDEL/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    debDEL/button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    debDEL/button_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    debDEL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    debDEL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    debDEL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    debDEL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    debDEL/button_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89    debDEL/button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    debDEL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    debDEL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    debDEL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    debDEL/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           349 Endpoints
Min Delay           349 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.254ns  (logic 10.225ns (37.517%)  route 17.029ns (62.483%))
  Logic Levels:           29  (CARRY4=14 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[6]/C
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/heightPos_reg[6]/Q
                         net (fo=139, routed)         2.324     2.842    vga_con/heightPos_reg[6]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.156     2.998 r  vga_con/y0_carry__0_i_4/O
                         net (fo=6, routed)           0.889     3.886    vga_con/y0_carry__0_i_4_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.355     4.241 r  vga_con/y0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     4.241    vga_con/y0_carry__0_i_8_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.773 r  vga_con/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.773    vga_con/y0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.887 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.887    vga_con/y0_carry__1_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.044 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          1.345     6.390    vga_con/y0_carry__2_n_2
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.187 r  vga_con/y0__188_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.640     7.827    vga_con/y0__188_carry__5_i_7_n_1
    SLICE_X51Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.608 r  vga_con/y0__188_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.482     9.090    vga_con/y0__188_carry__5_i_8_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.887 f  vga_con/y0__188_carry__6_i_9/CO[2]
                         net (fo=34, routed)          1.433    11.320    vga_con/y0__188_carry__6_i_9_n_1
    SLICE_X53Y93         LUT3 (Prop_lut3_I1_O)        0.340    11.660 r  vga_con/y0__188_carry__8_i_1/O
                         net (fo=4, routed)           0.808    12.468    vga_con/y0__188_carry__8_i_1_n_0
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.327    12.795 r  vga_con/y0__188_carry__8_i_4/O
                         net (fo=1, routed)           0.000    12.795    vga_con/y0__188_carry__8_i_4_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.196 r  vga_con/y0__188_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.196    vga_con/y0__188_carry__8_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.419 r  vga_con/y0__188_carry__9/O[0]
                         net (fo=2, routed)           0.679    14.098    vga_con/y0__188_carry__9_n_7
    SLICE_X54Y93         LUT3 (Prop_lut3_I0_O)        0.325    14.423 r  vga_con/y0__324_carry__6_i_3/O
                         net (fo=2, routed)           1.327    15.749    vga_con/y0__324_carry__6_i_3_n_0
    SLICE_X52Y94         LUT4 (Prop_lut4_I3_O)        0.348    16.097 r  vga_con/y0__324_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.097    vga_con/y0__324_carry__6_i_7_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.647 r  vga_con/y0__324_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.647    vga_con/y0__324_carry__6_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.886 r  vga_con/y0__324_carry__7/O[2]
                         net (fo=3, routed)           1.014    17.900    vga_con/y0__324_carry__7_n_5
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.302    18.202 r  vga_con/y0__433_carry__4_i_3/O
                         net (fo=1, routed)           0.000    18.202    vga_con/y0__433_carry__4_i_3_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.752 r  vga_con/y0__433_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.752    vga_con/y0__433_carry__4_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.974 r  vga_con/y0__433_carry__5/O[0]
                         net (fo=3, routed)           0.842    19.816    vga_con/y0__433_carry__5_n_7
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299    20.115 r  vga_con/y0__519_carry__5_i_3/O
                         net (fo=1, routed)           0.569    20.684    vga_con/y0__519_carry__5_i_3_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.204 r  vga_con/y0__519_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.204    vga_con/y0__519_carry__5_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.361 f  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.420    22.781    vga_con/y0__519_carry__6_n_2
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.332    23.113 r  vga_con/char_i_56/O
                         net (fo=13, routed)          0.830    23.943    vga_con/char_i_56_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  vga_con/char_i_71/O
                         net (fo=1, routed)           0.824    24.891    vga_con/char_i_71_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    25.015 r  vga_con/char_i_50/O
                         net (fo=1, routed)           0.000    25.015    vga_con/char_i_50_n_0
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    25.229 r  vga_con/char_reg_i_16/O
                         net (fo=1, routed)           0.814    26.043    vga_con/char_reg_i_16_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.297    26.340 r  vga_con/char_i_3/O
                         net (fo=1, routed)           0.790    27.130    vga_con/char_i_3_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I1_O)        0.124    27.254 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    27.254    vga_con/char1_out
    SLICE_X48Y89         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 4.482ns (50.828%)  route 4.336ns (49.172%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  acl/clk_reg_reg/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  acl/clk_reg_reg/Q
                         net (fo=2, routed)           0.652     1.071    acl/clk_reg
    SLICE_X7Y65          LUT2 (Prop_lut2_I1_O)        0.327     1.398 r  acl/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.684     5.082    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736     8.818 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.818    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.605ns  (logic 4.053ns (47.101%)  route 4.552ns (52.899%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           4.552     5.070    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.535     8.605 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.605    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 4.021ns (46.955%)  route 4.542ns (53.045%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE                         0.000     0.000 r  vga_con/h_sync_reg/C
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/h_sync_reg/Q
                         net (fo=1, routed)           4.542     4.998    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.562 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.562    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.070ns (47.603%)  route 4.479ns (52.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  vga_b_reg[0]/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]/Q
                         net (fo=1, routed)           4.479     4.997    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     8.549 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.549    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.064ns (47.548%)  route 4.484ns (52.452%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_4/C
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_r_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           4.484     5.002    vga_r_reg[0]_lopt_replica_4_1
    A6                   OBUF (Prop_obuf_I_O)         3.546     8.548 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.548    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.021ns (47.155%)  route 4.507ns (52.845%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE                         0.000     0.000 r  vga_con/v_sync_reg/C
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/v_sync_reg/Q
                         net (fo=1, routed)           4.507     4.963    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.528 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.528    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.002ns (46.974%)  route 4.518ns (53.026%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           4.518     4.974    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.520 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.520    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.065ns (48.084%)  route 4.389ns (51.916%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.389     4.907    vga_b_reg[0]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     8.454 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.454    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 4.069ns (48.330%)  route 4.350ns (51.670%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica_2/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.350     4.868    vga_b_reg[0]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     8.420 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.420    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acl/X_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  acl/X_reg[10]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/X_reg[10]/Q
                         net (fo=2, routed)           0.121     0.262    acl/X[10]
    SLICE_X1Y66          FDRE                                         r  acl/temp_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Z_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  acl/Z_reg[8]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Z_reg[8]/Q
                         net (fo=2, routed)           0.130     0.271    acl/Z[8]
    SLICE_X1Y68          FDRE                                         r  acl/temp_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  acl/Y_reg[7]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  acl/Y_reg[7]/Q
                         net (fo=2, routed)           0.111     0.275    acl/Y[7]
    SLICE_X1Y66          FDRE                                         r  acl/temp_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  acl/Y_reg[10]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  acl/Y_reg[10]/Q
                         net (fo=2, routed)           0.111     0.275    acl/Y[10]
    SLICE_X1Y69          FDRE                                         r  acl/temp_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  acl/Y_reg[11]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  acl/Y_reg[11]/Q
                         net (fo=2, routed)           0.111     0.275    acl/Y[11]
    SLICE_X1Y69          FDRE                                         r  acl/temp_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  acl/Y_reg[8]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  acl/Y_reg[8]/Q
                         net (fo=2, routed)           0.112     0.276    acl/Y[8]
    SLICE_X1Y69          FDRE                                         r  acl/temp_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Z_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  acl/Z_reg[10]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Z_reg[10]/Q
                         net (fo=2, routed)           0.154     0.295    acl/Z[10]
    SLICE_X3Y69          FDRE                                         r  acl/temp_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Z_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.434%)  route 0.176ns (55.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  acl/Z_reg[11]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Z_reg[11]/Q
                         net (fo=2, routed)           0.176     0.317    acl/Z[11]
    SLICE_X1Y69          FDRE                                         r  acl/temp_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/X_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  acl/X_reg[11]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/X_reg[11]/Q
                         net (fo=2, routed)           0.177     0.318    acl/X[11]
    SLICE_X1Y66          FDRE                                         r  acl/temp_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acl/Z_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acl/temp_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  acl/Z_reg[7]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  acl/Z_reg[7]/Q
                         net (fo=2, routed)           0.181     0.322    acl/Z[7]
    SLICE_X1Y68          FDRE                                         r  acl/temp_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.228     9.255    vga_con/E[0]
    SLICE_X44Y91         FDRE                                         r  vga_con/bmap_reg[11][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.228     9.255    vga_con/E[0]
    SLICE_X44Y91         FDRE                                         r  vga_con/bmap_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.228     9.255    vga_con/E[0]
    SLICE_X44Y91         FDRE                                         r  vga_con/bmap_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.228     9.255    vga_con/E[0]
    SLICE_X44Y91         FDRE                                         r  vga_con/bmap_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.704ns (17.527%)  route 3.313ns (82.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.635     5.238    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     5.694 r  ltrd/letter2_reg[1]/Q
                         net (fo=1, routed)           0.950     6.644    ltrd/letter2[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.768 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          1.136     7.904    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  ltrd/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.227     9.254    vga_con/E[0]
    SLICE_X43Y90         FDRE                                         r  vga_con/bmap_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrd/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.254ns (54.618%)  route 0.211ns (45.382%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDSE (Prop_fdse_C_Q)         0.164     1.649 r  ltrd/letter3_reg[0]/Q
                         net (fo=1, routed)           0.052     1.701    ltrd/letter3[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.159     1.905    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  ltrd/bmap[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    vga_con/bmap_reg[4][0]_0[6]
    SLICE_X41Y89         FDRE                                         r  vga_con/bmap_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.254ns (54.501%)  route 0.212ns (45.499%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDSE (Prop_fdse_C_Q)         0.164     1.649 r  ltrd/letter3_reg[0]/Q
                         net (fo=1, routed)           0.052     1.701    ltrd/letter3[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.160     1.906    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.951 r  ltrd/bmap[7][3]_i_1/O
                         net (fo=1, routed)           0.000     1.951    vga_con/bmap_reg[7][2]_0[2]
    SLICE_X41Y89         FDRE                                         r  vga_con/bmap_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.257ns (54.909%)  route 0.211ns (45.091%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDSE (Prop_fdse_C_Q)         0.164     1.649 r  ltrd/letter3_reg[0]/Q
                         net (fo=1, routed)           0.052     1.701    ltrd/letter3[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.159     1.905    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I0_O)        0.048     1.953 r  ltrd/bmap[8][5]_i_1/O
                         net (fo=1, routed)           0.000     1.953    vga_con/bmap_reg[8][2]_0[1]
    SLICE_X41Y89         FDRE                                         r  vga_con/bmap_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.258ns (54.888%)  route 0.212ns (45.112%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDSE (Prop_fdse_C_Q)         0.164     1.649 r  ltrd/letter3_reg[0]/Q
                         net (fo=1, routed)           0.052     1.701    ltrd/letter3[0]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.746 r  ltrd/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.160     1.906    ltrd/bmap[2][1]_i_7_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I0_O)        0.049     1.955 r  ltrd/bmap[9][4]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vga_con/bmap_reg[9][0]_0[2]
    SLICE_X41Y89         FDRE                                         r  vga_con/bmap_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.231ns (41.689%)  route 0.323ns (58.311%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDSE (Prop_fdse_C_Q)         0.141     1.626 f  ltrd/letter3_reg[1]/Q
                         net (fo=1, routed)           0.109     1.736    ltrd/letter3[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.781 f  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.214     1.994    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.045     2.039 r  ltrd/bmap[6][5]_i_1/O
                         net (fo=1, routed)           0.000     2.039    vga_con/bmap_reg[6][5]_0
    SLICE_X43Y88         FDRE                                         r  vga_con/bmap_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.231ns (41.386%)  route 0.327ns (58.614%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.483    ltrd/clk_IBUF_BUFG
    SLICE_X39Y86         FDSE                                         r  ltrd/letter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  ltrd/letter1_reg[2]/Q
                         net (fo=1, routed)           0.108     1.733    ltrd/letter1[2]
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.219     1.996    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.045     2.041 r  ltrd/bmap[4][1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    vga_con/bmap_reg[4][0]_0[5]
    SLICE_X45Y88         FDRE                                         r  vga_con/bmap_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.234ns (42.003%)  route 0.323ns (57.997%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.485    ltrd/clk_IBUF_BUFG
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDSE (Prop_fdse_C_Q)         0.141     1.626 r  ltrd/letter3_reg[1]/Q
                         net (fo=1, routed)           0.109     1.736    ltrd/letter3[1]
    SLICE_X39Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.781 r  ltrd/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.214     1.994    ltrd/bmap[2][1]_i_3_n_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I2_O)        0.048     2.042 r  ltrd/bmap[7][0]_i_1/O
                         net (fo=1, routed)           0.000     2.042    vga_con/bmap_reg[7][0]_0
    SLICE_X43Y88         FDRE                                         r  vga_con/bmap_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.235ns (41.803%)  route 0.327ns (58.197%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.483    ltrd/clk_IBUF_BUFG
    SLICE_X39Y86         FDSE                                         r  ltrd/letter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  ltrd/letter1_reg[2]/Q
                         net (fo=1, routed)           0.108     1.733    ltrd/letter1[2]
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  ltrd/bmap[2][1]_i_4/O
                         net (fo=58, routed)          0.219     1.996    ltrd/bmap[2][1]_i_4_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.049     2.045 r  ltrd/bmap[4][5]_i_1/O
                         net (fo=1, routed)           0.000     2.045    vga_con/bmap_reg[4][0]_0[1]
    SLICE_X45Y88         FDRE                                         r  vga_con/bmap_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.231ns (40.893%)  route 0.334ns (59.107%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.484    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  ltrd/letter2_reg[4]/Q
                         net (fo=1, routed)           0.104     1.729    ltrd/letter2[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.230     2.004    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.049 r  ltrd/bmap[4][6]_i_1/O
                         net (fo=1, routed)           0.000     2.049    vga_con/bmap_reg[4][0]_0[0]
    SLICE_X43Y89         FDRE                                         r  vga_con/bmap_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrd/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.231ns (40.880%)  route 0.334ns (59.120%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.484    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  ltrd/letter2_reg[4]/Q
                         net (fo=1, routed)           0.104     1.729    ltrd/letter2[4]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  ltrd/bmap[2][1]_i_5/O
                         net (fo=58, routed)          0.230     2.004    ltrd/bmap[2][1]_i_5_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I4_O)        0.045     2.049 r  ltrd/bmap[2][4]_i_1/O
                         net (fo=1, routed)           0.000     2.049    vga_con/D[2]
    SLICE_X42Y88         FDRE                                         r  vga_con/bmap_reg[2][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 1.629ns (29.003%)  route 3.987ns (70.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.525     5.615    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y97         FDRE                                         r  debEN/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516     4.939    debEN/clk_IBUF_BUFG
    SLICE_X45Y97         FDRE                                         r  debEN/counter_reg[20]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.629ns (29.736%)  route 3.848ns (70.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.386     5.477    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.629ns (29.736%)  route 3.848ns (70.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.386     5.477    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[17]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.629ns (29.736%)  route 3.848ns (70.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.386     5.477    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[18]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.629ns (29.736%)  route 3.848ns (70.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.386     5.477    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  debEN/counter_reg[19]/C

Slack:                    inf
  Source:                 switch_input[4]
                            (input port)
  Destination:            ltrd/letter3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 1.741ns (31.957%)  route 3.706ns (68.043%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch_input[4] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  switch_input_IBUF[4]_inst/O
                         net (fo=13, routed)          2.872     4.364    ltrd/switch_input_IBUF[4]
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.488 f  ltrd/letter1[0]_i_2/O
                         net (fo=3, routed)           0.834     5.322    ltrd/letter1[0]_i_2_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124     5.446 r  ltrd/letter3[0]_i_1/O
                         net (fo=1, routed)           0.000     5.446    ltrd/letter3[0]_i_1_n_0
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.328ns  (logic 1.629ns (30.564%)  route 3.700ns (69.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.238     5.328    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[12]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.328ns  (logic 1.629ns (30.564%)  route 3.700ns (69.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.238     5.328    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[13]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.328ns  (logic 1.629ns (30.564%)  route 3.700ns (69.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.238     5.328    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[14]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.328ns  (logic 1.629ns (30.564%)  route 3.700ns (69.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.462     3.938    debEN/en_IBUF
    SLICE_X41Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.090 r  debEN/counter[0]_i_1__0/O
                         net (fo=21, routed)          1.238     5.328    debEN/counter[0]_i_1__0_n_0
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    debEN/clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  debEN/counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter2_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.310ns (26.407%)  route 0.864ns (73.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.864     1.129    ltrd/switch_input_IBUF[5]
    SLICE_X41Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.174 r  ltrd/letter2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.174    ltrd/letter2[3]_i_1_n_0
    SLICE_X41Y86         FDSE                                         r  ltrd/letter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     2.000    ltrd/clk_IBUF_BUFG
    SLICE_X41Y86         FDSE                                         r  ltrd/letter2_reg[3]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.310ns (26.079%)  route 0.879ns (73.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.879     1.144    ltrd/switch_input_IBUF[5]
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.189 r  ltrd/letter1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.189    ltrd/letter1[3]_i_1_n_0
    SLICE_X40Y86         FDSE                                         r  ltrd/letter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     2.000    ltrd/clk_IBUF_BUFG
    SLICE_X40Y86         FDSE                                         r  ltrd/letter1_reg[3]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.298ns (24.910%)  route 0.898ns (75.090%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.898     1.151    ltrd/switch_input_IBUF[2]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  ltrd/letter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.196    ltrd/letter2[2]_i_1_n_0
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X39Y87         FDSE                                         r  ltrd/letter2_reg[2]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter2_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.298ns (24.827%)  route 0.902ns (75.173%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.902     1.155    ltrd/switch_input_IBUF[2]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.200 r  ltrd/letter2[5]_i_3/O
                         net (fo=1, routed)           0.000     1.200    ltrd/letter2[5]_i_3_n_0
    SLICE_X38Y87         FDSE                                         r  ltrd/letter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.836     2.001    ltrd/clk_IBUF_BUFG
    SLICE_X38Y87         FDSE                                         r  ltrd/letter2_reg[5]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.293ns (24.159%)  route 0.919ns (75.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  del_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.167    debDEL/del_IBUF
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.212 r  debDEL/button_i_1__0/O
                         net (fo=1, routed)           0.000     1.212    debDEL/button_i_1__0_n_0
    SLICE_X40Y89         FDRE                                         r  debDEL/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    debDEL/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  debDEL/button_reg/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.269%)  route 0.964ns (76.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.964     1.212    ltrd/switch_input_IBUF[1]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.257 r  ltrd/letter3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.257    ltrd/letter3[2]_i_1_n_0
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[2]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrd/letter3_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.292ns (23.195%)  route 0.968ns (76.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=10, routed)          0.968     1.216    ltrd/switch_input_IBUF[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  ltrd/letter3[5]_i_3/O
                         net (fo=1, routed)           0.000     1.261    ltrd/letter3[5]_i_3_n_0
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X38Y88         FDSE                                         r  ltrd/letter3_reg[5]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter3_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.310ns (24.480%)  route 0.956ns (75.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.956     1.222    ltrd/switch_input_IBUF[5]
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.267 r  ltrd/letter3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.267    ltrd/letter3[3]_i_1_n_0
    SLICE_X40Y88         FDSE                                         r  ltrd/letter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  ltrd/letter3_reg[3]/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrd/letter3_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.310ns (24.461%)  route 0.957ns (75.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=16, routed)          0.957     1.223    ltrd/switch_input_IBUF[5]
    SLICE_X40Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.268 r  ltrd/letter3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.268    ltrd/letter3[4]_i_1_n_0
    SLICE_X40Y88         FDSE                                         r  ltrd/letter3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X40Y88         FDSE                                         r  ltrd/letter3_reg[4]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrd/letter3_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.298ns (23.494%)  route 0.970ns (76.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=10, routed)          0.970     1.223    ltrd/switch_input_IBUF[2]
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  ltrd/letter3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.268    ltrd/letter3[1]_i_1_n_0
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrd/clk_IBUF_BUFG
    SLICE_X39Y88         FDSE                                         r  ltrd/letter3_reg[1]/C





