// Seed: 2494673426
module module_0;
  uwire id_2 = id_1;
  id_3(
      .id_0(id_1), .id_1(1), .id_2(id_2), .id_3(id_4), .id_4(1)
  );
  wire id_5;
  time id_6 = id_2;
  assign id_2 = 1'b0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_1,
    id_5,
    id_6
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6[1'h0] = 1;
  initial begin
    $display(id_3);
  end
  wire id_8;
  always @(posedge 1) begin
    if (1) id_5[1] <= 1;
  end
  module_0();
endmodule
