#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* CS_SPI */
#define CS_SPI__0__DR CYREG_GPIO_PRT0_DR
#define CS_SPI__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CS_SPI__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CS_SPI__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CS_SPI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CS_SPI__0__HSIOM_MASK 0x0000000Fu
#define CS_SPI__0__HSIOM_SHIFT 0u
#define CS_SPI__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CS_SPI__0__INTR CYREG_GPIO_PRT0_INTR
#define CS_SPI__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CS_SPI__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CS_SPI__0__MASK 0x01u
#define CS_SPI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CS_SPI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CS_SPI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CS_SPI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CS_SPI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CS_SPI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CS_SPI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CS_SPI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CS_SPI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CS_SPI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CS_SPI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CS_SPI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CS_SPI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CS_SPI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CS_SPI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CS_SPI__0__PC CYREG_GPIO_PRT0_PC
#define CS_SPI__0__PC2 CYREG_GPIO_PRT0_PC2
#define CS_SPI__0__PORT 0u
#define CS_SPI__0__PS CYREG_GPIO_PRT0_PS
#define CS_SPI__0__SHIFT 0u
#define CS_SPI__DR CYREG_GPIO_PRT0_DR
#define CS_SPI__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CS_SPI__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CS_SPI__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CS_SPI__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CS_SPI__INTR CYREG_GPIO_PRT0_INTR
#define CS_SPI__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CS_SPI__INTSTAT CYREG_GPIO_PRT0_INTR
#define CS_SPI__MASK 0x01u
#define CS_SPI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CS_SPI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CS_SPI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CS_SPI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CS_SPI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CS_SPI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CS_SPI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CS_SPI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CS_SPI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CS_SPI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CS_SPI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CS_SPI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CS_SPI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CS_SPI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CS_SPI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CS_SPI__PC CYREG_GPIO_PRT0_PC
#define CS_SPI__PC2 CYREG_GPIO_PRT0_PC2
#define CS_SPI__PORT 0u
#define CS_SPI__PS CYREG_GPIO_PRT0_PS
#define CS_SPI__SHIFT 0u

/* CLK_SPI */
#define CLK_SPI__0__DR CYREG_GPIO_PRT0_DR
#define CLK_SPI__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CLK_SPI__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CLK_SPI__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CLK_SPI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CLK_SPI__0__HSIOM_MASK 0x000000F0u
#define CLK_SPI__0__HSIOM_SHIFT 4u
#define CLK_SPI__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CLK_SPI__0__INTR CYREG_GPIO_PRT0_INTR
#define CLK_SPI__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CLK_SPI__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CLK_SPI__0__MASK 0x02u
#define CLK_SPI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CLK_SPI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CLK_SPI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CLK_SPI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CLK_SPI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CLK_SPI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CLK_SPI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CLK_SPI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CLK_SPI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CLK_SPI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CLK_SPI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CLK_SPI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CLK_SPI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CLK_SPI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CLK_SPI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CLK_SPI__0__PC CYREG_GPIO_PRT0_PC
#define CLK_SPI__0__PC2 CYREG_GPIO_PRT0_PC2
#define CLK_SPI__0__PORT 0u
#define CLK_SPI__0__PS CYREG_GPIO_PRT0_PS
#define CLK_SPI__0__SHIFT 1u
#define CLK_SPI__DR CYREG_GPIO_PRT0_DR
#define CLK_SPI__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CLK_SPI__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CLK_SPI__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CLK_SPI__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CLK_SPI__INTR CYREG_GPIO_PRT0_INTR
#define CLK_SPI__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CLK_SPI__INTSTAT CYREG_GPIO_PRT0_INTR
#define CLK_SPI__MASK 0x02u
#define CLK_SPI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CLK_SPI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CLK_SPI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CLK_SPI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CLK_SPI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CLK_SPI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CLK_SPI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CLK_SPI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CLK_SPI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CLK_SPI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CLK_SPI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CLK_SPI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CLK_SPI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CLK_SPI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CLK_SPI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CLK_SPI__PC CYREG_GPIO_PRT0_PC
#define CLK_SPI__PC2 CYREG_GPIO_PRT0_PC2
#define CLK_SPI__PORT 0u
#define CLK_SPI__PS CYREG_GPIO_PRT0_PS
#define CLK_SPI__SHIFT 1u

/* MISO_SPI */
#define MISO_SPI__0__DR CYREG_GPIO_PRT0_DR
#define MISO_SPI__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MISO_SPI__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MISO_SPI__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MISO_SPI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MISO_SPI__0__HSIOM_MASK 0x0000F000u
#define MISO_SPI__0__HSIOM_SHIFT 12u
#define MISO_SPI__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MISO_SPI__0__INTR CYREG_GPIO_PRT0_INTR
#define MISO_SPI__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MISO_SPI__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define MISO_SPI__0__MASK 0x08u
#define MISO_SPI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MISO_SPI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MISO_SPI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MISO_SPI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MISO_SPI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MISO_SPI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MISO_SPI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MISO_SPI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MISO_SPI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MISO_SPI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MISO_SPI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MISO_SPI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MISO_SPI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MISO_SPI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MISO_SPI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MISO_SPI__0__PC CYREG_GPIO_PRT0_PC
#define MISO_SPI__0__PC2 CYREG_GPIO_PRT0_PC2
#define MISO_SPI__0__PORT 0u
#define MISO_SPI__0__PS CYREG_GPIO_PRT0_PS
#define MISO_SPI__0__SHIFT 3u
#define MISO_SPI__DR CYREG_GPIO_PRT0_DR
#define MISO_SPI__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MISO_SPI__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MISO_SPI__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MISO_SPI__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MISO_SPI__INTR CYREG_GPIO_PRT0_INTR
#define MISO_SPI__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MISO_SPI__INTSTAT CYREG_GPIO_PRT0_INTR
#define MISO_SPI__MASK 0x08u
#define MISO_SPI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MISO_SPI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MISO_SPI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MISO_SPI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MISO_SPI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MISO_SPI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MISO_SPI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MISO_SPI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MISO_SPI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MISO_SPI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MISO_SPI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MISO_SPI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MISO_SPI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MISO_SPI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MISO_SPI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MISO_SPI__PC CYREG_GPIO_PRT0_PC
#define MISO_SPI__PC2 CYREG_GPIO_PRT0_PC2
#define MISO_SPI__PORT 0u
#define MISO_SPI__PS CYREG_GPIO_PRT0_PS
#define MISO_SPI__SHIFT 3u

/* MOSI_SPI */
#define MOSI_SPI__0__DR CYREG_GPIO_PRT0_DR
#define MOSI_SPI__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MOSI_SPI__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MOSI_SPI__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MOSI_SPI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MOSI_SPI__0__HSIOM_MASK 0x00000F00u
#define MOSI_SPI__0__HSIOM_SHIFT 8u
#define MOSI_SPI__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MOSI_SPI__0__INTR CYREG_GPIO_PRT0_INTR
#define MOSI_SPI__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MOSI_SPI__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define MOSI_SPI__0__MASK 0x04u
#define MOSI_SPI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOSI_SPI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOSI_SPI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOSI_SPI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOSI_SPI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOSI_SPI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOSI_SPI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOSI_SPI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOSI_SPI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOSI_SPI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOSI_SPI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOSI_SPI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOSI_SPI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOSI_SPI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOSI_SPI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOSI_SPI__0__PC CYREG_GPIO_PRT0_PC
#define MOSI_SPI__0__PC2 CYREG_GPIO_PRT0_PC2
#define MOSI_SPI__0__PORT 0u
#define MOSI_SPI__0__PS CYREG_GPIO_PRT0_PS
#define MOSI_SPI__0__SHIFT 2u
#define MOSI_SPI__DR CYREG_GPIO_PRT0_DR
#define MOSI_SPI__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define MOSI_SPI__DR_INV CYREG_GPIO_PRT0_DR_INV
#define MOSI_SPI__DR_SET CYREG_GPIO_PRT0_DR_SET
#define MOSI_SPI__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define MOSI_SPI__INTR CYREG_GPIO_PRT0_INTR
#define MOSI_SPI__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define MOSI_SPI__INTSTAT CYREG_GPIO_PRT0_INTR
#define MOSI_SPI__MASK 0x04u
#define MOSI_SPI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOSI_SPI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOSI_SPI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOSI_SPI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOSI_SPI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOSI_SPI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOSI_SPI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOSI_SPI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOSI_SPI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOSI_SPI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOSI_SPI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOSI_SPI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOSI_SPI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOSI_SPI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOSI_SPI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOSI_SPI__PC CYREG_GPIO_PRT0_PC
#define MOSI_SPI__PC2 CYREG_GPIO_PRT0_PC2
#define MOSI_SPI__PORT 0u
#define MOSI_SPI__PS CYREG_GPIO_PRT0_PS
#define MOSI_SPI__SHIFT 2u

/* Miscellaneous */
#define CY_PROJECT_NAME "sd_v2_FatFs"
#define CY_VERSION "PSoC Creator  3.3 SP2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
