<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\cmos_8_16bit.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\crc32_d8.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\ddr3_memory_interface\DDR3_Memory_Interface_Top.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\ddr3_top.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\eth_udp_loop.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\fifo_sc_top\image_data_fifo.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\fifo_top\fifo_ov5640.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\fifo_top\image_fifo.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gmii_to_rgmii.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gowin_pll\cmos_pll.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gowin_pll\gmii_pll.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gowin_pll\mem_clk.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gowin_pll\rgmii_pll.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\gowin_pll\sys_pll.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\i2c_config.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\i2c_master_bit_ctrl.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\i2c_master_byte_ctrl.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\i2c_master_defines.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\i2c_master_top.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\i2c_master\timescale.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\image_data.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\image_format.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\lut_ov5640_rgb565_480_272.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\ov5640_data.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\ov5640_top.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\rgmii_rx.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\rgmii_tx.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\top.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\udp.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\udp_ctrl.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\udp_rx.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\udp_tx.v<br>
E:\fpga\GoWin_code_self\6_cam_udp_ddr3_480p_30fps_3\ov5640_480_272\src\video_frame_buffer\video_frame_buffer.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 13 19:19:36 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 4s, Peak memory usage = 857.047MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.383s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 0.832s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.718s, Elapsed time = 0h 0m 0.718s, Peak memory usage = 857.047MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.156s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 857.047MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.679s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.256s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.124s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 857.047MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.416s, Peak memory usage = 857.047MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.75s, Elapsed time = 0h 0m 0.738s, Peak memory usage = 857.047MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 16s, Elapsed time = 0h 0m 18s, Peak memory usage = 857.047MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>96</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>796</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>133</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3280</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4538</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>718</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1783</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2037</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>329</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>329</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>41</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>81</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4908(4579 LUT, 329 ALU) / 138240</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4239 / 139140</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4238 / 139140</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>22 / 340</td>
<td>7%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>eth_rxc</td>
<td>Base</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td> </td>
<td> </td>
<td>eth_rxc_ibuf/I </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_pclk_ibuf/I </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n29_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n29_s2/O </td>
</tr>
<tr>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n34_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n34_s2/O </td>
</tr>
<tr>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_s2/O </td>
</tr>
<tr>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/n1850_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/n1850_s2/O </td>
</tr>
<tr>
<td>u_ov5640_top/lut_ov5640_rgb565_480_272_m0/n1342_14</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ov5640_top/lut_ov5640_rgb565_480_272_m0/n1342_s9/F </td>
</tr>
<tr>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>cmos_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.0</td>
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_mem_clk/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_mem_clk/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_gmii_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_gmii_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>eth_rxc_ibuf/I</td>
<td>eth_rxc</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>u_mem_clk/PLL_inst/CLKOUT0</td>
<td>u_mem_clk/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cmos_pclk</td>
<td>100.0(MHz)</td>
<td>225.5(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_vsync</td>
<td>100.0(MHz)</td>
<td>539.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n29_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n34_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_ddr3_top/u_video_frame_buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>sys_pll_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>163.3(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_mem_clk/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>400.0(MHz)</td>
<td>1448.8(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>125.0(MHz)</td>
<td>151.9(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>141.7(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>419</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>9.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>9.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/I2</td>
</tr>
<tr>
<td>10.143</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I0</td>
</tr>
<tr>
<td>11.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>11.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/I0</td>
</tr>
<tr>
<td>12.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_s18/I0</td>
</tr>
<tr>
<td>12.993</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_s18/F</td>
</tr>
<tr>
<td>13.200</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3695</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.533, 60.988%; route: 1.237, 29.801%; tC2Q: 0.382, 9.211%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>419</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>9.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>9.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/I2</td>
</tr>
<tr>
<td>10.143</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I0</td>
</tr>
<tr>
<td>11.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>11.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/I0</td>
</tr>
<tr>
<td>12.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.EYE_SCAN_s21/I1</td>
</tr>
<tr>
<td>12.982</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.EYE_SCAN_s21/F</td>
</tr>
<tr>
<td>13.188</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3695</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.521, 60.882%; route: 1.237, 29.882%; tC2Q: 0.382, 9.236%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>419</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>9.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>9.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/I2</td>
</tr>
<tr>
<td>10.143</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I0</td>
</tr>
<tr>
<td>11.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>11.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/I0</td>
</tr>
<tr>
<td>12.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19/I2</td>
</tr>
<tr>
<td>12.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19/F</td>
</tr>
<tr>
<td>13.128</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3695</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.461, 60.306%; route: 1.237, 30.322%; tC2Q: 0.382, 9.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>419</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>9.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>9.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/I2</td>
</tr>
<tr>
<td>10.143</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I0</td>
</tr>
<tr>
<td>11.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>11.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/I0</td>
</tr>
<tr>
<td>12.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s20/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18/I2</td>
</tr>
<tr>
<td>12.922</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18/F</td>
</tr>
<tr>
<td>13.128</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3695</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.461, 60.306%; route: 1.237, 30.322%; tC2Q: 0.382, 9.372%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>419</td>
<td>u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_rmgii_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>9.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>9.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/I2</td>
</tr>
<tr>
<td>10.143</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s31/F</td>
</tr>
<tr>
<td>10.350</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/I0</td>
</tr>
<tr>
<td>11.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20/F</td>
</tr>
<tr>
<td>11.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s20/I0</td>
</tr>
<tr>
<td>12.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s20/F</td>
</tr>
<tr>
<td>12.415</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3695</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_top/DDR3_Memory_Interface_Top_inst/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.673</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.954, 58.017%; route: 1.031, 30.624%; tC2Q: 0.382, 11.359%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
