Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b0fc19ca8d2641b5a43bd0f7bed01b60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot FT245_RxIF_behav xil_defaultlib.FT245_RxIF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ft245_rxif
Built simulation snapshot FT245_RxIF_behav
