xst -intstyle ise -ifn "D:/Myproject/i8051_top.xst" -ofn "D:/Myproject/i8051_top.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim i8051_top.ngc i8051_top_synthesis.v 
xst -intstyle ise -ifn "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/i8051_top.xst" -ofn "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/i8051_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s400a-ft256-4 i8051_top.ngc i8051_top.ngd  
map -intstyle ise -p xc3s400a-ft256-4 -cm area -ir off -pr off -c 100 -o i8051_top_map.ncd i8051_top.ngd i8051_top.pcf 
par -w -intstyle ise -ol high -t 1 i8051_top_map.ncd i8051_top.ncd i8051_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml i8051_top.twx i8051_top.ncd -o i8051_top.twr i8051_top.pcf 
bitgen -intstyle ise -f i8051_top.ut i8051_top.ncd 
