[connectivity]
sp=sbl7_32_opt_accel_1.img_1_merged265_read_pipe0:DDR[0]
sp=sbl7_32_opt_accel_1.sbl7_32_1_merged271_write_pipe0:DDR[1]
