library IEEE
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity TimerN is
generic (N : positive := 6);
port(clk : in std_logic;
	  reset : in std_logic;
	  enable : in std_logic;
	  timerOut: out std_logic_vector((N-1) downto 0)	 
	 );
end TimerN;


architecture Behavioral of TimerN is
signal s_count : unsigned(3 downto 0);
begin
process(clk)
begin
	if (rising_edge(clk)) then
		if(reset = '1') then
		s_count <= '0'
		elsif(enable = '1') then
		s_count <=  s_count - 1;
		end if
	end if;
end process;
timerOut <= std_logic_vector(s_count);
end Behavioral;
