{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "#------------------------------------------------------------------------\n",
    "# WES 207 Demo Code\n",
    "#------------------------------------------------------------------------\n",
    "\n",
    "from pynq import Overlay\n",
    "from pynq import MMIO\n",
    "import time\n",
    "import numpy as np\n",
    "\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "\n",
    "# Load bitstream\n",
    "ol = Overlay('AXI_SPI_BUS_PMOD_NAV_31.bit')\n",
    "\n",
    "# Download bitstream to FPGA\n",
    "t_before_bitstream = time.time()\n",
    "ol.download()\n",
    "t_after_bitstream = time.time()\n",
    "\n",
    "print('done')\n",
    "print('  ')\n",
    "print(t_after_bitstream - t_before_bitstream, 'seconds to program bitstream')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### initializing MMIO objects for IP core debug"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# new core test\n",
    "\n",
    "# testing SPI output\n",
    "\n",
    "# SPI CORE config\n",
    "QUAD_SPI_BASE_ADDERSS = 0x41E00000\n",
    "SPI_DRIVER_BASE_ADDRESS = 0x40000000\n",
    "SPI_DRIVER_DATA_ADDRESS = 0x40004000\n",
    "#SPI_DRIVER_TEST_ADDRESS = 0x40012000\n",
    "\n",
    "#POSITION_CTRL_DATA_ADDRESS = 0x40010000\n",
    "#POSITION_TEST_DATA_ADDRESS = 0x40020000\n",
    "ADDRESS_RANGE = 0x1000 # 4k size\n",
    "#ADDRESS_RANGE_8K = 0x2000 # 8k size\n",
    "ADDRESS_RANGE_16K = 0x4000 # 16k size\n",
    "\n",
    "# creating SPI CORE object for messages\n",
    "QSPI_CORE = MMIO(QUAD_SPI_BASE_ADDERSS,ADDRESS_RANGE, True)\n",
    "SPI_DRIVER = MMIO(SPI_DRIVER_BASE_ADDRESS,ADDRESS_RANGE, True)\n",
    "SPI_DATA = MMIO(SPI_DRIVER_DATA_ADDRESS,ADDRESS_RANGE_16K,True)\n",
    "#SPI_TEST = MMIO(SPI_DRIVER_TEST_ADDRESS,ADDRESS_RANGE_8K,True)\n",
    "\n",
    "#POS_DATA = MMIO(POSITION_CTRL_DATA_ADDRESS, ADDRESS_RANGE,True)\n",
    "#POS_TEST = MMIO(POSITION_TEST_DATA_ADDRESS, ADDRESS_RANGE,True)\n",
    "\n",
    "print(' ')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Debug Cells Below"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### reading CTRL register from HLS core"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# test reads\n",
    "\n",
    "test = SPI_DRIVER.read(0x00)\n",
    "print('\\nCalling SPI_Driver.read(0x00):')\n",
    "print(test)\n",
    "\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### writing ap_start and auto_restart CTRL bits in HLS core"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# test code\n",
    "\n",
    "# setting ap_start/auto reset on SPI Driver\n",
    "#SPI_DRIVER.write(0x00,0x81) #runs continuously, see xax_spi_driver_hw.h\n",
    "\n",
    "# setting \n",
    "SPI_DRIVER.write(0x00,0x01) #runs once\n",
    "#SPI_DRIVER.write(0x00,0x81) #runs continuously, see xax_spi_driver_hw.h\n",
    "\n",
    "READ = SPI_DRIVER.read(0x00)\n",
    "print('\\nCalling SPI_DRIVER.write(0x00,0x01)')\n",
    "print('Calling SPI_Driver.read(0x00):')\n",
    "print(READ)\n",
    "\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### test read of QUAD SPI IP core configuration registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# this is a basic configuration of the SPI core\n",
    "# I would read through the docs a bit more and make sure this is correct\n",
    "# it seems to work as is, 8 bit addres and 8 bit data with SS and CLK\n",
    "\n",
    "# testing config\n",
    "QSPI_CORE.write(0x60, 0x6) # enable QSPI core in master mode, auto SS\n",
    "QSPI_CORE.write(0x70, 0xFFFE) # enable SS 0\n",
    "\n",
    "# reading back config registers\n",
    "read1 = QSPI_CORE.read(0x60)\n",
    "read2 = QSPI_CORE.read(0x70)\n",
    "\n",
    "print(read1)\n",
    "print(read2)\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing read from PMODNav GYRO/ACC WHO_AM_I Register 0x0F"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# PMODNav setup\n",
    "WRITE_OFFSET = 0x68 #SPI_DTR, SPI data transmit\n",
    "CTRL_REG5_XL = 0x38\n",
    "CTRL_REG6_XL = 0xDB\n",
    "WRITE_CFG  = 0x7F\n",
    "READ_CFG = 1<<7\n",
    "CTRL_REG1_G = 0x6F\n",
    "CTRL_REG4 = 0x38\n",
    "\n",
    "ADDRESS = CTRL_REG5_XL & WRITE_CFG\n",
    "DATA = 0x38 # enable all 3 GYRO axis\n",
    "MESSAGE = (ADDRESS << 8) | DATA\n",
    "\n",
    "QSPI_CORE.write(WRITE_OFFSET,MESSAGE)\n",
    "\n",
    "ADDRESS = CTRL_REG6_XL & WRITE_CFG\n",
    "DATA = 0xC0  # set GYRO odr to 952 Hz\n",
    "MESSAGE = (ADDRESS << 8) | DATA\n",
    "\n",
    "QSPI_CORE.write(WRITE_OFFSET,MESSAGE)\n",
    "\n",
    "ADDRESS = CTRL_REG1_G & WRITE_CFG\n",
    "DATA = 0xC0\n",
    "MESSAGE = (ADDRESS << 8) | DATA\n",
    "\n",
    "QSPI_CORE.write(WRITE_OFFSET,MESSAGE)\n",
    "\n",
    "ADDRESS = CTRL_REG4 & WRITE_CFG\n",
    "DATA = 0x38\n",
    "MESSAGE = (ADDRESS << 8) | DATA\n",
    "\n",
    "QSPI_CORE.write(WRITE_OFFSET,MESSAGE)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# testing read WHO_AM_I\n",
    "GYRO_WHO_AM_I = 0x0F\n",
    "\n",
    "# writing read command to PMODNav WHO_AM_I register 0x0F\n",
    "WRITE_OFFSET = 0x68\n",
    "ADDRESS = GYRO_WHO_AM_I | READ_CFG\n",
    "DATA = 0x00\n",
    "MESSAGE = (ADDRESS << 8) | DATA ### Testing read from SPI Core\n",
    "QSPI_CORE.write(WRITE_OFFSET, MESSAGE) # try to send data\n",
    "\n",
    "# reading response from PMODNav from SPI core\n",
    "READ_OFFSET = 0x6C #SPI_DRR, SPI data reveive\n",
    "\n",
    "r1 = QSPI_CORE.read(READ_OFFSET)\n",
    "#r2 = SPI_CORE.read(0x7400)\n",
    "\n",
    "print('offset: {0:x}\\t'.format(READ_OFFSET) + 'data: {0:x}'.format(r1))\n",
    "#print('offset: {0:x}\\t'.format(0x7400) + 'data: {0:x}'.format(r2))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## testing read from SPI_DATA and SPI_TEST"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "###### pmod_data is 32 bits\n",
    "index_0 = 0x00\n",
    "index_1 = 0x04\n",
    "index_2 = 0x08\n",
    "index_3 = 0x0C\n",
    "index_4 = 0x10\n",
    "index_5 = 0x14\n",
    "index_6 = 0x18\n",
    "index_7 = 0x1C\n",
    "index_8 = 0x20\n",
    "\n",
    "TEST_READ0 = QSPI_CORE.read(0x78)\n",
    "print(TEST_READ0)\n",
    "\n",
    "#TEST_READ = QSPI_CORE.read(0x6C)\n",
    "#print(TEST_READ)\n",
    "\n",
    "TEST_READ10 = QSPI_CORE.read(0x64)\n",
    "print(TEST_READ10 & 0x1)\n",
    "\n",
    "TEST_READ1 = SPI_DATA.read(index_0)# 32 bit version, see HLS\n",
    "print(TEST_READ1)\n",
    "\n",
    "#SPI_DATA.write(index_1,69) # 32 bit version, see HLS\n",
    "\n",
    "TEST_READ2 = SPI_DATA.read(index_1)# 32 bit version, see HLS\n",
    "print(TEST_READ2)\n",
    "\n",
    "TEST_READ3 = SPI_DATA.read(index_2)# 32 bit version, see HLS\n",
    "print(TEST_READ3)\n",
    "\n",
    "TEST_READ4 = SPI_DATA.read(index_3)# 32 bit version, see HLS\n",
    "print(TEST_READ4)\n",
    "\n",
    "TEST_READ5 = SPI_DATA.read(index_4)# 32 bit version, see HLS\n",
    "print(TEST_READ5)\n",
    "\n",
    "TEST_READ6 = SPI_DATA.read(index_5)# 32 bit version, see HLS\n",
    "print(TEST_READ6)\n",
    "\n",
    "print('\\n\\n -- DEBUG ONLY, not valid data --')\n",
    "TEST_READ7 = SPI_DATA.read(index_6)# 32 bit version, see HLS\n",
    "print(TEST_READ7)\n",
    "\n",
    "TEST_READ8 = SPI_DATA.read(index_7)# 32 bit version, see HLS\n",
    "print(TEST_READ8)\n",
    "\n",
    "TEST_READ9 = SPI_DATA.read(index_8)# 32 bit version, see HLS\n",
    "print(TEST_READ9)\n",
    "\n",
    "#TEST_READ3 = SPI_TEST.read(index_1)\n",
    "#print('data: {0:x}'.format(TEST_READ3))\n",
    "\n",
    "#TEST_READ4 = SPI_TEST.read(index_2)\n",
    "#print('data: {0:x}'.format(TEST_READ4))\n",
    "\n",
    "#572719103d = 2222FFFF, when reading from SPI_TEST.read(index_0)\n",
    "#1145320243 = 44443333, when reading from SPI_TEST.read(index_1)\n",
    "\n",
    "#TEST_READ2 = POS_DATA.read(index_1)\n",
    "#print(TEST_READ2)\n",
    "#TEST_READ3 = POS_TEST.read(index_1)\n",
    "#print(TEST_READ3)\n",
    "\n",
    "print(' ')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing SPI vein integrated with AXI Quad SPI, AXI_SPI_Driver (custom), and positionCtrl (custom)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# HLS test write\n",
    "#UART_Data.write(0x00,0x45)\n",
    "SPI_DATA.write(0x0000,0x0045)\n",
    "POS_DATA.write(0x0000,0x0045)\n",
    "POS_TEST.write(0x0000,0x0045)\n",
    "\n",
    "# HLS test read\n",
    "TEST_READ1 = SPI_DATA.read(0x0000)\n",
    "TEST_READ2 = POS_DATA.read(0x0000)\n",
    "TEST_READ3 = POS_TEST.read(0x0000)\n",
    "\n",
    "print('Test Data: ')\n",
    "print(TEST_READ1)\n",
    "print('')\n",
    "print('Test Data: ')\n",
    "print(TEST_READ2)\n",
    "print('')\n",
    "print('Test Data: ')\n",
    "print(TEST_READ3)\n",
    "print('')\n",
    "\n",
    "print('')\n",
    "print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "# Address space definitions for PMODNAV\n",
    "ACC_X_L_ADDR   =  0x28\n",
    "MAG_X_L_ADDR   =  0x28\n",
    "GYRO_X_L_ADDR  =  0x18\n",
    "ALT_X_L_ADDR   =  0x28\n",
    "\n",
    "CTRL_REG6_XL_ADDR  =  0x20\n",
    "\n",
    "X_DIR_SEL    =   0x01\n",
    "Y_DIR_SEL    =   0x02\n",
    "Z_DIR_SEL    =   0x03\n",
    "\n",
    "READ_CFG    =   0x80  # bit 7 high\n",
    "WRITE_CFG   =   0x7F  # bit 7 low\n",
    "MS_CFG      =   0xC0  # 11000000\n",
    "\n",
    "STATE_ON    =   0x01\n",
    "STATE_OFF   =   0x00\n",
    "\n",
    "CTRL_REG5_XL =  0x1F\n",
    "CTRL_REG6_XL =  0x20\n",
    "CTRL_REG4    =  0x1E\n",
    "\n",
    "CTRL_REG1_M  =  0x20\n",
    "CTRL_REG2_M  =  0x21\n",
    "CTRL_REG3_M  =  0x22\n",
    "CTRL_REG4_M  =  0x23\n",
    "CTRL_REG5_M  =  0x24\n",
    "\n",
    "CTRL_REG1_G  =  0x10\n",
    "CTRL_REG2_G  =  0x11\n",
    "CTRL_REG3_G  =  0x12\n",
    "\n",
    "CTRL_REG1_ALT = 0x20\n",
    "CTRL_REG2_ALT = 0x21\n",
    "CTRL_REG4_ALT = 0x23\n",
    "\n",
    "GYRO_WHO_AM_I  = 0x0F\n",
    "# end PMODNav definitions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# testing SPI output\n",
    "\n",
    "# SPI CORE config\n",
    "IP_BASE_ADDRESS = 0x41E00000\n",
    "ADDRESS_RANGE = 0xFFFF\n",
    "\n",
    "\n",
    "# Address space definitions for PMODNAV\n",
    "ACC_X_L_ADDR   =  0x28\n",
    "MAG_X_L_ADDR   =  0x28\n",
    "GYRO_X_L_ADDR  =  0x18\n",
    "ALT_X_L_ADDR   =  0x28\n",
    "\n",
    "CTRL_REG6_XL_ADDR  =  0x20\n",
    "\n",
    "X_DIR_SEL    =   0x01\n",
    "Y_DIR_SEL    =   0x02\n",
    "Z_DIR_SEL    =   0x03\n",
    "\n",
    "READ_CFG    =   0x80  # bit 7 high\n",
    "WRITE_CFG   =   0x7F  # bit 7 low\n",
    "MS_CFG      =   0xC0  # 11000000\n",
    "\n",
    "STATE_ON    =   0x01\n",
    "STATE_OFF   =   0x00\n",
    "\n",
    "CTRL_REG5_XL =  0x1F\n",
    "CTRL_REG6_XL =  0x20\n",
    "CTRL_REG4    =  0x1E\n",
    "\n",
    "CTRL_REG1_M  =  0x20\n",
    "CTRL_REG2_M  =  0x21\n",
    "CTRL_REG3_M  =  0x22\n",
    "CTRL_REG4_M  =  0x23\n",
    "CTRL_REG5_M  =  0x24\n",
    "\n",
    "CTRL_REG1_G  =  0x10\n",
    "CTRL_REG2_G  =  0x11\n",
    "CTRL_REG3_G  =  0x12\n",
    "\n",
    "CTRL_REG1_ALT = 0x20\n",
    "CTRL_REG2_ALT = 0x21\n",
    "CTRL_REG4_ALT = 0x23\n",
    "\n",
    "GYRO_WHO_AM_I  = 0x0F\n",
    "# end PMODNav definitions\n",
    "\n",
    "# creating SPI CORE object for messages\n",
    "SPI_CORE = MMIO(IP_BASE_ADDRESS,ADDRESS_RANGE)\n",
    "\n",
    "# this is a basic configuration of the SPI core\n",
    "# I would read through the docs a bit more and make sure this is correct\n",
    "# it seems to work as is, 8 bit addres and 8 bit data with SS and CLK\n",
    "\n",
    "# testing config\n",
    "SPI_CORE.write(0x60, 0x006) # enable SPI core in master mode, auto SS\n",
    "SPI_CORE.write(0x70, 0xFFFE) # enable SS 0\n",
    "\n",
    "\n",
    "\n",
    "print('done')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# testing write\n",
    "\n",
    "OFFSET = 0x68\n",
    "\n",
    "ADDRESS = 0X55\n",
    "DATA = 0X55\n",
    "\n",
    "# I put this together for a basic configuration of the messages\n",
    "# each read/write needs to be tailored so\n",
    "MESSAGE = (ADDRESS << 8) | DATA \n",
    "\n",
    "SPI_CORE.write(OFFSET, MESSAGE) # try to send data\n",
    "\n",
    "#ADDRESS = 0XDE\n",
    "#DATA = 0XAD\n",
    "\n",
    "# I put this together for a basic configuration of the messages\n",
    "# each read/write needs to be tailored so\n",
    "#MESSAGE = (ADDRESS << 8) | DATA \n",
    "\n",
    "#SPI_CORE.write(OFFSET, MESSAGE) # try to send data\n",
    "\n",
    "#ADDRESS = 0XBE\n",
    "#DATA = 0XEF\n",
    "#MESSAGE = (ADDRESS << 8) | DATA \n",
    "\n",
    "#SPI_CORE.write(OFFSET, MESSAGE) # try to send data\n",
    "\n",
    "#print('done')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
