
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.586761                       # Number of seconds simulated
sim_ticks                                586761098000                       # Number of ticks simulated
final_tick                               1086799297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311917                       # Simulator instruction rate (inst/s)
host_op_rate                                   311917                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61006837                       # Simulator tick rate (ticks/s)
host_mem_usage                                2338136                       # Number of bytes of host memory used
host_seconds                                  9617.96                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       222208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     54178560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54400768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       222208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19196992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19196992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       846540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              850012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        299953                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             299953                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       378703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     92334956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92713658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       378703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           378703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32716879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32716879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32716879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       378703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     92334956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125430538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      850012                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     299953                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    850012                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   299953                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   54400768                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                19196992                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             54400768                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             19196992                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    205                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               48171                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47447                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               45463                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               44965                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               47691                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               51239                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               56557                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               58094                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               59005                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               58130                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              59620                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              60311                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              55599                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              58566                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              50744                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              48205                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               16851                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16315                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16463                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               15730                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17774                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18777                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               19812                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19506                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               19883                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               20592                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              21924                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              20920                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              19588                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              22250                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              17103                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              16465                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  586737030000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                850012                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               299953                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  701992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  140001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   13040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   13042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       153197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.290554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.241678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1056.237253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        59639     38.93%     38.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        21239     13.86%     52.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        12629      8.24%     61.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         5826      3.80%     64.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         4681      3.06%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         8519      5.56%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         3045      1.99%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3081      2.01%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         3156      2.06%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2607      1.70%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3199      2.09%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         3346      2.18%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1756      1.15%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1322      0.86%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1154      0.75%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1197      0.78%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1299      0.85%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1103      0.72%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1008      0.66%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         1044      0.68%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1359      0.89%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1623      1.06%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         2208      1.44%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          811      0.53%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          483      0.32%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          378      0.25%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          267      0.17%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          241      0.16%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          169      0.11%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          151      0.10%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          141      0.09%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          133      0.09%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           83      0.05%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          161      0.11%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           78      0.05%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           81      0.05%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           66      0.04%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           70      0.05%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           59      0.04%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           74      0.05%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           45      0.03%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           49      0.03%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           79      0.05%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           46      0.03%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           40      0.03%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           43      0.03%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           53      0.03%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           34      0.02%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           54      0.04%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           43      0.03%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           41      0.03%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           26      0.02%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           38      0.02%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           83      0.05%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           41      0.03%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           25      0.02%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           34      0.02%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           34      0.02%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           37      0.02%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           38      0.02%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           33      0.02%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           23      0.02%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           29      0.02%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           29      0.02%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           25      0.02%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           12      0.01%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           19      0.01%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           25      0.02%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           23      0.02%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           12      0.01%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           36      0.02%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           22      0.01%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           17      0.01%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           25      0.02%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           20      0.01%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           18      0.01%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           29      0.02%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           21      0.01%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           20      0.01%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           31      0.02%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           17      0.01%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           21      0.01%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           15      0.01%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           23      0.02%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           11      0.01%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           18      0.01%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           12      0.01%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           15      0.01%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           34      0.02%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           21      0.01%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            8      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           11      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            5      0.00%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           13      0.01%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            7      0.00%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           11      0.01%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           17      0.01%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           16      0.01%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           12      0.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           14      0.01%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           13      0.01%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           11      0.01%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           10      0.01%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           11      0.01%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           15      0.01%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            5      0.00%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           11      0.01%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            5      0.00%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977           12      0.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           12      0.01%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           12      0.01%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            7      0.00%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            4      0.00%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            5      0.00%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            6      0.00%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            7      0.00%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            6      0.00%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            4      0.00%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            3      0.00%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            3      0.00%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           17      0.01%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           19      0.01%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           32      0.02%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           14      0.01%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            4      0.00%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           44      0.03%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           10      0.01%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         1756      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       153197                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   3770241500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             21754316500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 4249035000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               13735040000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      4436.59                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16162.54                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                25599.13                       # Average memory access latency
system.mem_ctrls.avgRdBW                        92.71                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        32.72                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                92.71                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                32.72                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.98                       # Average write queue length over time
system.mem_ctrls.readRowHits                   756007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  240546                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     510221.64                       # Average gap between requests
system.membus.throughput                    125430538                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              624347                       # Transaction distribution
system.membus.trans_dist::ReadResp             624347                       # Transaction distribution
system.membus.trans_dist::Writeback            299953                       # Transaction distribution
system.membus.trans_dist::ReadExReq            225665                       # Transaction distribution
system.membus.trans_dist::ReadExResp           225665                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1999977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1999977                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     73597760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            73597760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               73597760                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1774794500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4030630000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        60956559                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     57097082                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3014099                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     39513210                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        37572308                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.087967                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          934239                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3106                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            582650501                       # DTB read hits
system.switch_cpus.dtb.read_misses            1022428                       # DTB read misses
system.switch_cpus.dtb.read_acv                     2                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        583672929                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229395119                       # DTB write hits
system.switch_cpus.dtb.write_misses            196088                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229591207                       # DTB write accesses
system.switch_cpus.dtb.data_hits            812045620                       # DTB hits
system.switch_cpus.dtb.data_misses            1218516                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses        813264136                       # DTB accesses
system.switch_cpus.itb.fetch_hits           166757376                       # ITB hits
system.switch_cpus.itb.fetch_misses              5263                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       166762639                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.switch_cpus.numCycles               1173535441                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    168612423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2160855605                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            60956559                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     38506547                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             292151032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        19159844                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      667583845                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        30421                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         166757376                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        857201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1144217270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.888501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.319455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        852066238     74.47%     74.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4464457      0.39%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6279108      0.55%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4104111      0.36%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6812848      0.60%     76.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         13283067      1.16%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          8433385      0.74%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2938886      0.26%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        245835170     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1144217270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.051943                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.841321                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        268447292                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     569307017                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         181919190                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     108716821                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15826949                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2881673                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         11846                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2151012999                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32491                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15826949                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        290189043                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       227086852                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8798                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         263980536                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     347125091                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2138608345                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9670                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       66302599                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     266125316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1845745139                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3356013748                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    804994961                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2551018787                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732015272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        113729810                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          398                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         704627464                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    592667016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    231933734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    132084505                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18816529                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2116198137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2070983452                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1358132                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114501306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     82955586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1144217270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.809956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.639407                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    298986098     26.13%     26.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    274047695     23.95%     50.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    221400243     19.35%     69.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    175619025     15.35%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     89936673      7.86%     92.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     51116214      4.47%     97.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     20759333      1.81%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11421476      1.00%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       930513      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1144217270                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6164993      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        283601      0.03%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           822      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          6147      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    424806978     38.82%     39.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     367039401     33.54%     72.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt    291763506     26.66%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3183188      0.29%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1111579      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          128      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     446823607     21.58%     21.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       187360      0.01%     21.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     21.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    420640058     20.31%     41.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5670802      0.27%     42.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       573606      0.03%     42.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    322794966     15.59%     57.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29489399      1.42%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     28927479      1.40%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    585936766     28.29%     88.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    229939281     11.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2070983452                       # Type of FU issued
system.switch_cpus.iq.rate                   1.764739                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1094360215                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.528425                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2247427384                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    655400754                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    538585807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4134475134                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1575379621                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1521392986                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      555534720                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      2609808819                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     94936471                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30523213                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11643                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        82034                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4558235                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15826949                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        54467595                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11379016                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2119170470                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       693690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     592667016                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    231933734                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           81                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3136036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         78288                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        82034                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1814082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1653932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3468014                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2066462922                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     583675274                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4520527                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2972222                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            813266481                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48307584                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229591207                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.760887                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2062610460                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2059978793                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1494160848                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1879455335                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.755361                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794997                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    109634073                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           46                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      3002272                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1128390321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.774601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.813286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    681492502     60.40%     60.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    102249323      9.06%     69.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     52463881      4.65%     74.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48565931      4.30%     78.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     32853430      2.91%     81.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30638490      2.72%     84.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28062406      2.49%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     19927438      1.77%     88.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    132136920     11.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1128390321                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2002442910                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2002442910                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              789519272                       # Number of memory references committed
system.switch_cpus.commit.loads             562143784                       # Number of loads committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches           41279967                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1514954274                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1195537332                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       680125                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     132136920                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3105417604                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4240029635                       # The number of ROB writes
system.switch_cpus.timesIdled                  573325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                29318171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.586768                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.586768                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.704252                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.704252                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1458548212                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       483937702                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1790273585                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1300559417                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          817257                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             96                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  920128451                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  250367859                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         2470365.599166                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         734698.699991                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3205064.299157                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 175                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 175                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 5257876.862857                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1430673.480000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.786101                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.213899                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1734.234267                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        49350                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        49350                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      5685050                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      5685050                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    849471                       # number of replacements
system.l2.tags.tagsinuse                 32461.517022                       # Cycle average of tags in use
system.l2.tags.total_refs                    23425851                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    881957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.561217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10127.372135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    69.564757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 19874.061034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.669209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2387.849886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.309063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.606508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990647                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           80                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     11940434                       # number of ReadReq hits
system.l2.ReadReq_hits::total                11940514                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          6995045                       # number of Writeback hits
system.l2.Writeback_hits::total               6995045                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       217903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                217903                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            80                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      12158337                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12158417                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           80                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     12158337                       # number of overall hits
system.l2.overall_hits::total                12158417                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3472                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       620875                       # number of ReadReq misses
system.l2.ReadReq_misses::total                624347                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       225665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              225665                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       846540                       # number of demand (read+write) misses
system.l2.demand_misses::total                 850012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3472                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       846540                       # number of overall misses
system.l2.overall_misses::total                850012                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    236114250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  36494286000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     36730400250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  13484297250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13484297250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    236114250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49978583250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50214697500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    236114250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49978583250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50214697500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         3552                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     12561309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            12564861                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      6995045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           6995045                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       443568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            443568                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         3552                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     13004877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13008429                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         3552                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     13004877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13008429                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977477                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.049428                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049690                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.508750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508750                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.065094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065343                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.065094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065343                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 68005.256336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58778.797665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58830.106095                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59753.604901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59753.604901                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 68005.256336                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59038.655291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59075.280702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 68005.256336                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59038.655291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59075.280702                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               299953                       # number of writebacks
system.l2.writebacks::total                    299953                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       620875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           624347                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       225665                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         225665                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       846540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            850012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       846540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           850012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    196250750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  29364768000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  29561018750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  10892394750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10892394750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    196250750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  40257162750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40453413500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    196250750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  40257162750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40453413500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977477                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.049428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.049690                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.508750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508750                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.065094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.065094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065343                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 56523.833525                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47295.780954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47347.098248                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 48267.984623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48267.984623                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 56523.833525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47554.944539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47591.579295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 56523.833525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47554.944539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47591.579295                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2181845968                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           12564861                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12564861                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          6995045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           443568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          443568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33004799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33011903                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       227328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1279995008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1280222336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1280222336                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        16996782000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6163999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19710834250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2173598591                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 4347364.798336                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  4347364.798336                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              3552                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           719607239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          157256.826705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   542.297572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   481.702428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.529587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.470413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    166752371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       166752371                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    166752371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        166752371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    166752371                       # number of overall hits
system.cpu.icache.overall_hits::total       166752371                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         5005                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5005                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         5005                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         5005                       # number of overall misses
system.cpu.icache.overall_misses::total          5005                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    325235749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325235749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    325235749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325235749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    325235749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325235749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    166757376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    166757376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    166757376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    166757376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    166757376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    166757376                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 64982.167632                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64982.167632                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 64982.167632                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64982.167632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 64982.167632                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64982.167632                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          392                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          392                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3552                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3552                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         3552                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3552                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         3552                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3552                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    239866501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    239866501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    239866501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    239866501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    239866501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    239866501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67529.983390                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67529.983390                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67529.983390                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67529.983390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67529.983390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67529.983390                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           76                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            6                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.074219                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.005859                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1055791626                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          119950386                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 14147050.504036                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1517903.999034                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15664954.503070                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          390                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          390                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2707158.015385                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 307565.092308                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.897979                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.102021                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.732284                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         2340                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         2340                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        10086                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        17214                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        27300                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       369720                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       369720                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    25.861538                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          12978727                       # number of replacements
system.cpu.dcache.tags.tagsinuse           954.174038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           675290356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12979675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.026754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   954.091346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.082691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.931730                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931811                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    449523577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       449523577                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    224815207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      224815207                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    674338784                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        674338784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    674338784                       # number of overall hits
system.cpu.dcache.overall_hits::total       674338784                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     38150639                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38150639                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2560261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2560261                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     40710900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40710900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     40710900                       # number of overall misses
system.cpu.dcache.overall_misses::total      40710900                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 270874571750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 270874571750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 113355412648                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113355412648                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 384229984398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 384229984398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 384229984398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 384229984398                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    487674216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    487674216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    715049684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    715049684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    715049684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    715049684                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.078230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078230                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011260                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.056934                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.056934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056934                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7100.131973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7100.131973                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44274.944097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44274.944097                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 24562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9438.012532                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9438.012532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9438.012532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9438.012532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       261269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15468                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.890936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      6995045                       # number of writebacks
system.cpu.dcache.writebacks::total           6995045                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     25585600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25585600                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2120431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2120431                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     27706031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     27706031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     27706031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     27706031                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     12565039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12565039                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       439830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       439830                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     13004869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13004869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     13004869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13004869                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  75046625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75046625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14409816695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14409816695                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  89456442195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  89456442195                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  89456442195                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89456442195                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.444444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.018187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018187                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018187                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  5972.653607                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  5972.653607                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 32762.241537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32762.241537                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6878.688451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6878.688451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6878.688451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6878.688451                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
