# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../oscillator.srcs/sources_1/new/osci.vhd" \
"../../../../oscillator.srcs/sim_1/new/osc_tb.vhd" \

# Do not sort compile order
nosort
