Flow report for bus
<<<<<<< Updated upstream
Mon Feb 06 17:10:26 2023
=======
Tue Feb 21 12:49:48 2023
>>>>>>> Stashed changes
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
<<<<<<< Updated upstream
; Flow Status                        ; Successful - Mon Feb 06 17:10:26 2023      ;
=======
; Flow Status                        ; Successful - Tue Feb 21 12:49:48 2023      ;
>>>>>>> Stashed changes
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; bus                                        ;
; Top-level Entity Name              ; bus                                        ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 0 / 15,408 ( 0 % )                         ;
;     Total combinational functions  ; 0 / 15,408 ( 0 % )                         ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                         ;
; Total registers                    ; 0                                          ;
<<<<<<< Updated upstream
; Total pins                         ; 94 / 347 ( 27 % )                          ;
=======
; Total pins                         ; 92 / 347 ( 27 % )                          ;
>>>>>>> Stashed changes
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
; Start date & time ; 02/06/2023 17:10:13 ;
=======
; Start date & time ; 02/21/2023 12:49:34 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; bus                 ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
<<<<<<< Updated upstream
; COMPILER_SIGNATURE_ID                ; 38917505025.167572141318152           ; --            ; --          ; --             ;
=======
; COMPILER_SIGNATURE_ID                ; 38917505025.167700177408560           ; --            ; --          ; --             ;
>>>>>>> Stashed changes
; EDA_DESIGN_INSTANCE_NAME             ; NA                                    ; --            ; --          ; and_bus_tb     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                    ; --            ; --          ; bus_tb         ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; and_bus_tb                            ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                       ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; and_bus_tb.v                          ; --            ; --          ; and_bus_tb     ;
; EDA_TEST_BENCH_FILE                  ; bus_tb.v                              ; --            ; --          ; bus_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; and_bus_tb                            ; --            ; --          ; and_bus_tb     ;
; EDA_TEST_BENCH_MODULE_NAME           ; bus_tb                                ; --            ; --          ; bus_tb         ;
; EDA_TEST_BENCH_NAME                  ; and_bus_tb                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; bus_tb                                ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                ; --            ; --          ; and_bus_tb     ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                ; --            ; --          ; bus_tb         ;
; EDA_TIME_SCALE                       ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                     ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                          ; --            ; --          ; --             ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:04     ; 1.0                     ; 4902 MB             ; 00:00:03                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4571 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4623 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4529 MB             ; 00:00:00                           ;
; Total                     ; 00:00:07     ; --                      ; --                  ; 00:00:06                           ;
=======
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 4621 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 4902 MB             ; 00:00:04                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4571 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4623 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4529 MB             ; 00:00:00                           ;
; Total                     ; 00:00:10     ; --                      ; --                  ; 00:00:07                           ;
>>>>>>> Stashed changes
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; MSI              ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bus -c bus
quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus
quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus
quartus_sta bus -c bus
quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus



