#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  4 15:04:15 2023
# Process ID: 9880
# Current directory: C:/Users/ap576391/Documents/Brost/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10204 C:\Users\ap576391\Documents\Brost\tp2_p1\tp2_p1.xpr
# Log file: C:/Users/ap576391/Documents/Brost/tp2_p1/vivado.log
# Journal file: C:/Users/ap576391/Documents/Brost/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/ap576391/Documents/Brost/video_vga_7511_zed/zed_board.xdc
open_bd_design {C:/Users/ap576391/Documents/Brost/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets im_load_0_mem_V_ce0] [get_bd_nets xlconstant_1_dout] [get_bd_nets im_load_0_mem_V_address0] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_intf_nets video_in_stream_1] [get_bd_cells im_load_0]
add_files -fileset constrs_1 -norecurse C:/Users/ap576391/Documents/Brost/tp2_p1/zed_board.xdc
import_files -fileset constrs_1 C:/Users/ap576391/Documents/Brost/tp2_p1/zed_board.xdc
save_bd_design
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Brost/tp2_p1/hls/im_load [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:im_load:1.1 im_load_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:im_load:1.1 im_load_0
endgroup
set_property location {4 840 239} [get_bd_cells im_load_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins im_load_0/ap_start]
connect_bd_net [get_bd_pins im_load_0/ap_rst_n] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins im_load_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins im_load_0/mem_V_q0]
connect_bd_intf_net [get_bd_intf_pins im_load_0/m_axis_video] -boundary_type upper [get_bd_intf_pins video_ctrl/video_in_stream]
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins im_load_0/mem_V_ce0]
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins im_load_0/mem_V_address0]
copy_bd_objs /  [get_bd_ports {btn}]
copy_bd_objs /  [get_bd_ports {btn}]
set_property location {-22 138} [get_bd_ports btn2]
set_property location {-12 113} [get_bd_ports btn1]
set_property name sw1 [get_bd_ports btn1]
set_property name sw2 [get_bd_ports btn2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 151 117} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_ports sw1] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_ports sw2] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins im_load_0/mode_V]
save_bd_design
set_property name sw0 [get_bd_ports sw1]
set_property name sw1 [get_bd_ports sw2]
save_bd_design
