
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003597                       # Number of seconds simulated
sim_ticks                                  3597343491                       # Number of ticks simulated
final_tick                               533168687745                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 313429                       # Simulator instruction rate (inst/s)
host_op_rate                                   405897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284691                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918036                       # Number of bytes of host memory used
host_seconds                                 12635.94                       # Real time elapsed on the host
sim_insts                                  3960468296                       # Number of instructions simulated
sim_ops                                    5128884103                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       373120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       288512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       411904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       260096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1355136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       325504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            325504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2915                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2254                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2032                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10587                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2543                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2543                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1565600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103720982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1530018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     80201404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1387691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    114502271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1494436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     72302242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               376704644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1565600                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1530018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1387691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1494436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5977744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          90484548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               90484548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          90484548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1565600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103720982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1530018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     80201404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1387691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    114502271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1494436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     72302242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              467189192                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8626724                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088349                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535190                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206918                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249634                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194073                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300464                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321938                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16806473                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088349                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494537                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039679                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        731265                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635577                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8480619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4882818     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353805      4.17%     61.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335160      3.95%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315291      3.72%     69.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261001      3.08%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189158      2.23%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135858      1.60%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210554      2.48%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796974     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8480619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357998                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948187                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478116                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       697513                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437592                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41643                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825752                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496439                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19981269                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10389                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825752                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661173                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         341805                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74033                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289540                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288313                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19381044                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156214                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26879702                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90285336                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90285336                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10084530                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1858                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705777                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23814                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       422275                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18057188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610838                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23253                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5723235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17493949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8480619                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.722850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2998822     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710530     20.17%     55.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358171     16.01%     71.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816952      9.63%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834817      9.84%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380030      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244665      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67354      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69278      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8480619                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64203     58.29%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21540     19.56%     77.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24404     22.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018056     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200607      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543120     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847461      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610838                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.693672                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110147                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007539                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37835694                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23784115                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720985                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666703                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          417                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232132                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825752                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         255097                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14259                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18060658                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899065                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014102                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1848                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1394                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239139                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368243                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465158                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242594                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299477                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018255                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834319                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665550                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248311                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237787                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24910760                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650428                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369467                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5822299                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206050                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7654867                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115103                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3064272     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050102     26.78%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850938     11.12%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429251      5.61%     83.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451172      5.89%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226400      2.96%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154892      2.02%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89300      1.17%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338540      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7654867                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338540                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25377661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36949285                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 146105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862672                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862672                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159189                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159189                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64946717                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484947                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18742265                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8626724                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3077391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2680090                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201677                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1549976                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1486617                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217788                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3748974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17069064                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3077391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1704405                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3620488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         937765                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        383205                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1842781                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8487508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.321616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4867020     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646143      7.61%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319246      3.76%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236947      2.79%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199441      2.35%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169360      2.00%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58651      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212814      2.51%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1777886     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8487508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356728                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978626                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3882284                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       357527                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3498227                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17684                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731782                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341006                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3077                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19111319                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4642                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731782                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4043649                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         157925                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43899                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3352955                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157294                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18515490                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77917                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        65681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24551875                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84342133                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84342133                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16154637                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8397119                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2348                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1258                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           399490                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2814821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8421                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       215386                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17426098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14860495                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19066                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4992209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13657730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8487508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858147                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3021352     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1812655     21.36%     56.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       925922     10.91%     67.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1072210     12.63%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       803250      9.46%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514678      6.06%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220264      2.60%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66024      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51153      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8487508                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63288     73.07%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13439     15.52%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9883     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11676873     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119238      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2526551     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536745      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14860495                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722612                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86610                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38314174                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22420776                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14353065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14947105                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24474                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782923                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168575                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731782                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          88863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7951                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17428456                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2814821                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647139                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1250                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220998                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14543201                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2418447                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       317294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2941118                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2179222                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            522671                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685831                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14379736                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14353065                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8651184                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21373425                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663791                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404764                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10816892                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12312508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5115989                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199781                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7755726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3602251     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663709     21.45%     67.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901091     11.62%     79.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330282      4.26%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284579      3.67%     87.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126187      1.63%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306271      3.95%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81954      1.06%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       459402      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7755726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10816892                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12312508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2510433                       # Number of memory references committed
system.switch_cpus1.commit.loads              2031869                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924719                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10755617                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168294                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       459402                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24724717                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35589868                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 139216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10816892                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12312508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10816892                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.797523                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.797523                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.253882                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.253882                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67304098                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18858281                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19677302                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8626724                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3134743                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2541627                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213785                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1311731                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1234008                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          334170                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9143                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3282107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17268969                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3134743                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1568178                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3646476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123527                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        593873                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1615273                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8427286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.526760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4780810     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227783      2.70%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260082      3.09%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          473382      5.62%     68.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          216089      2.56%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328076      3.89%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177393      2.10%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152823      1.81%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1810848     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8427286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363376                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.001799                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3463924                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       545681                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3479429                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35492                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        902757                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534102                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3050                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20558457                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4796                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        902757                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3653088                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         149080                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       138251                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3321364                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       262739                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19751768                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4507                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140627                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          729                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27653065                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92013644                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92013644                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17004914                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10648140                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4246                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2595                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           674959                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13755                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       227080                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18553118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14945269                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29643                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6268862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18747106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          888                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8427286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2964043     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1803182     21.40%     56.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1179745     14.00%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       839283      9.96%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       720549      8.55%     89.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       379363      4.50%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377039      4.47%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        89153      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74929      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8427286                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108421     75.99%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15208     10.66%     86.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        19051     13.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12452755     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211401      1.41%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1645      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1490426      9.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789042      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14945269                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.732439                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142683                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009547                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38490150                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24826387                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14506512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15087952                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28900                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       721426                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238710                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        902757                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59017                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9405                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18557373                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843106                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941632                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2573                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248776                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14656986                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1389479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288283                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2144229                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2074913                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754750                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.699021                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14518251                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14506512                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9491832                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26633266                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681578                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356390                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9967111                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12241483                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6315906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216564                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7524528                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163435                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2980459     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2045518     27.18%     66.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       841545     11.18%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418322      5.56%     83.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       425419      5.65%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164607      2.19%     91.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180980      2.41%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94106      1.25%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373572      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7524528                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9967111                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12241483                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1824599                       # Number of memory references committed
system.switch_cpus2.commit.loads              1121677                       # Number of loads committed
system.switch_cpus2.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1759930                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11028601                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373572                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25708176                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38018356                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 199438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9967111                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12241483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9967111                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865519                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865519                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155376                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155376                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65897718                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20047130                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19023101                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3358                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8626724                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3118348                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539397                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209119                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1289356                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1208372                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329265                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9270                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3113771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17226479                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3118348                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537637                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3793664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1122079                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        652134                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1524041                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8468661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.516882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.306922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4674997     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333832      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          271300      3.20%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          650986      7.69%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          171895      2.03%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235782      2.78%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163084      1.93%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94046      1.11%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872739     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8468661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361475                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996874                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3250115                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       638039                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3648470                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23266                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        908769                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530605                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20637415                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        908769                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3487900                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110748                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       183017                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428981                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349241                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19907876                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          252                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140025                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           21                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27845257                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92946676                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92946676                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17119141                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10726081                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4254                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2580                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977789                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1870835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       969909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20358                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       334678                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18802662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4264                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14930767                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30233                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6447687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19857588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          855                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8468661                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2959137     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1812472     21.40%     56.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1182838     13.97%     70.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877013     10.36%     80.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760169      8.98%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396123      4.68%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339800      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67383      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73726      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8468661                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88433     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19264     15.20%     84.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19073     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12409969     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208576      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492178      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       818375      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14930767                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.730757                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126773                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008491                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38487199                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25254792                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14549715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15057540                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57775                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736780                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          377                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       242759                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        908769                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60999                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8166                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18806930                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1870835                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       969909                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2562                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245820                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14695648                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397805                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235117                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2195729                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070811                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797924                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703503                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14559583                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14549715                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9465777                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26891937                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.686586                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351993                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10032071                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12330565                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6476451                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212577                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7559892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146367                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2933988     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093692     27.69%     66.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845291     11.18%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485774      6.43%     84.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388712      5.14%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162430      2.15%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191568      2.53%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94933      1.26%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363504      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7559892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10032071                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12330565                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861196                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134052                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768759                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11113683                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251415                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363504                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26003235                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38523449                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 158063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10032071                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12330565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10032071                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859915                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859915                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162906                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162906                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66118087                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20094895                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19031013                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3404                       # number of misc regfile writes
system.l2.replacements                          10592                       # number of replacements
system.l2.tagsinuse                       8188.178405                       # Cycle average of tags in use
system.l2.total_refs                           416627                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18779                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.185793                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            74.829707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.702397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1177.679375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.156539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    936.052222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     23.100761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1155.648993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.638054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    854.022964                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1188.633627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            840.595753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            965.449045                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            897.668969                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.143760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.114264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.141070                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.104251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145097                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102612                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.117853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.109579                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999533                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7477                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3400                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4258                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3531                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18675                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4909                       # number of Writeback hits
system.l2.Writeback_hits::total                  4909                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   185                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3583                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18860                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7525                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3424                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4319                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3583                       # number of overall hits
system.l2.overall_hits::total                   18860                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2915                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3218                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2030                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10585                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2915                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2032                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10587                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2915                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2254                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3218                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2032                       # number of overall misses
system.l2.overall_misses::total                 10587                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1962895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    143616383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2242513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    103911604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1820014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    145199857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2078959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     90946072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       491778297                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        70040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         70040                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1962895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    143616383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2242513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    103911604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1820014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    145199857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2078959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     91016112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        491848337                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1962895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    143616383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2242513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    103911604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1820014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    145199857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2078959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     91016112                       # number of overall miss cycles
system.l2.overall_miss_latency::total       491848337                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29260                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4909                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4909                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               187                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29447                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29447                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.280504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.398656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.430444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.365042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.361757                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010695                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.396971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.426960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.361888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.359527                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.396971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.426960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.361888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.359527                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44611.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49268.055918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52151.465116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46100.977817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46667.025641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45121.148850                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 49499.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44801.020690                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46459.924138                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        35020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        35020                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44611.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49268.055918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52151.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46100.977817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46667.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45121.148850                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 49499.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44791.393701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46457.763011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44611.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49268.055918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52151.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46100.977817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46667.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45121.148850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 49499.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44791.393701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46457.763011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2543                       # number of writebacks
system.l2.writebacks::total                      2543                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2030                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10585                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10587                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1713264                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    126989454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1995477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     90858094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1595307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    126682344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1839174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     79161473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    430834587                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        58032                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        58032                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1713264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    126989454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1995477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     90858094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1595307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    126682344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1839174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     79219505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    430892619                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1713264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    126989454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1995477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     90858094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1595307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    126682344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1839174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     79219505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    430892619                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.398656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.430444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.365042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.361757                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010695                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.396971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.426960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.361888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.359527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.396971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.426960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.361888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.359527                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38937.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43564.135163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46406.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40309.713398                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40905.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39366.794282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43789.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38995.799507                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40702.370052                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29016                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38937.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43564.135163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46406.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40309.713398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40905.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39366.794282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43789.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38985.976870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40700.162369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38937.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43564.135163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46406.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40309.713398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40905.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39366.794282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43789.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38985.976870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40700.162369                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.666148                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644205                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709290.452218                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.646148                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.020000                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065138                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860609                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925747                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635511                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635511                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635511                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635511                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635511                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635511                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3295379                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3295379                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3295379                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3295379                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3295379                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3295379                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635577                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635577                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635577                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635577                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49929.984848                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49929.984848                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49929.984848                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49929.984848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49929.984848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49929.984848                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           21                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           21                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410063                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410063                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410063                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410063                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53556.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53556.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53556.955556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53556.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53556.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53556.955556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10440                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373285                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10696                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16302.663145                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.236597                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.763403                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128537                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907028                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907028                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907028                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907028                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37348                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37502                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37502                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37502                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37502                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1243067213                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1243067213                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4379307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4379307                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1247446520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1247446520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1247446520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1247446520                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944530                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944530                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944530                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944530                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032034                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019286                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019286                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33283.367597                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33283.367597                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28437.058442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28437.058442                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33263.466482                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33263.466482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33263.466482                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33263.466482                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1177                       # number of writebacks
system.cpu0.dcache.writebacks::total             1177                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26956                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10392                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10392                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10440                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10440                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    223450140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    223450140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       936995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       936995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    224387135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    224387135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    224387135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    224387135                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008913                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005369                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005369                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005369                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005369                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21502.130485                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21502.130485                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19520.729167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19520.729167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21493.020594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21493.020594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21493.020594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21493.020594                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.309333                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913284040                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619297.943262                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.971607                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.337725                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067262                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825862                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893124                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1842731                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1842731                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1842731                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1842731                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1842731                       # number of overall hits
system.cpu1.icache.overall_hits::total        1842731                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3061957                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3061957                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3061957                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3061957                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3061957                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3061957                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1842781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1842781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1842781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1842781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1842781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1842781                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61239.140000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61239.140000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61239.140000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61239.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61239.140000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61239.140000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2778289                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2778289                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2778289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2778289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2778289                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2778289                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60397.586957                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60397.586957                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60397.586957                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60397.586957                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60397.586957                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60397.586957                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5678                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206885780                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5934                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34864.472531                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.141942                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.858058                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2198772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2198772                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476208                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476208                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1226                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1226                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2674980                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2674980                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2674980                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2674980                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19056                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19056                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19128                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19128                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19128                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19128                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    784500094                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    784500094                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2677252                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2677252                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    787177346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    787177346                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    787177346                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    787177346                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2217828                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2217828                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2694108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2694108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2694108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2694108                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008592                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007100                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007100                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007100                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007100                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41168.140953                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41168.140953                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37184.055556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37184.055556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41153.144396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41153.144396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41153.144396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41153.144396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          803                       # number of writebacks
system.cpu1.dcache.writebacks::total              803                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13402                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13402                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13450                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13450                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5654                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5678                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5678                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    141494064                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    141494064                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       646959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       646959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142141023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142141023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142141023                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142141023                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25025.480014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25025.480014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26956.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26956.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25033.642656                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25033.642656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25033.642656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25033.642656                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.223198                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006659468                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954678.578641                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.223198                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062858                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819268                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1615222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1615222                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1615222                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1615222                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1615222                       # number of overall hits
system.cpu2.icache.overall_hits::total        1615222                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2549187                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2549187                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2549187                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2549187                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2549187                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2549187                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1615273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1615273                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1615273                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1615273                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1615273                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1615273                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49984.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49984.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49984.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49984.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49984.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49984.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2175679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2175679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2175679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2175679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2175679                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2175679                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50597.186047                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50597.186047                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50597.186047                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50597.186047                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50597.186047                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50597.186047                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7537                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165342392                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7793                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21216.783267                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.007664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.992336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886749                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113251                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1083443                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1083443                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       699256                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        699256                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2496                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2496                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1679                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1782699                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1782699                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1782699                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1782699                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14960                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14960                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          238                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15198                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15198                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15198                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15198                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    537947131                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    537947131                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10162030                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10162030                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    548109161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    548109161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    548109161                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    548109161                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1098403                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1098403                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       699494                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       699494                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1797897                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1797897                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1797897                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1797897                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013620                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000340                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008453                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008453                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008453                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008453                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35959.032821                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35959.032821                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 42697.605042                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42697.605042                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36064.558560                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36064.558560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36064.558560                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36064.558560                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          958                       # number of writebacks
system.cpu2.dcache.writebacks::total              958                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7484                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7484                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          177                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          177                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7661                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7661                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7661                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7661                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7476                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7476                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7537                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7537                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    197100633                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    197100633                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1856091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1856091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    198956724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    198956724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    198956724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    198956724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004192                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004192                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26364.450642                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26364.450642                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 30427.721311                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30427.721311                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26397.336341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26397.336341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26397.336341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26397.336341                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.696583                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740649                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943405.510638                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.696583                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063616                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823232                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1523985                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1523985                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1523985                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1523985                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1523985                       # number of overall hits
system.cpu3.icache.overall_hits::total        1523985                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3023473                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3023473                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3023473                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3023473                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3023473                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3023473                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1524041                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1524041                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1524041                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1524041                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1524041                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1524041                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53990.589286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53990.589286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53990.589286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53990.589286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53990.589286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53990.589286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2401659                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2401659                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2401659                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2401659                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2401659                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2401659                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55852.534884                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55852.534884                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 55852.534884                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55852.534884                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 55852.534884                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55852.534884                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5615                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200502                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5871                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26946.091296                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.757696                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.242304                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881866                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118134                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060185                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060185                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723102                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723102                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1702                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783287                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783287                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783287                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783287                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14342                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          463                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          463                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14805                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14805                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14805                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14805                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    573175875                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    573175875                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21483135                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21483135                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    594659010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    594659010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    594659010                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    594659010                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798092                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798092                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798092                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798092                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013347                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013347                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008234                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008234                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008234                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008234                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39964.849742                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39964.849742                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46399.859611                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46399.859611                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 40166.093212                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40166.093212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 40166.093212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40166.093212                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        29933                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        29933                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1971                       # number of writebacks
system.cpu3.dcache.writebacks::total             1971                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8781                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8781                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9190                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9190                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9190                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9190                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5561                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5615                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5615                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5615                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    132999536                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    132999536                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1478574                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1478574                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    134478110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    134478110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    134478110                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    134478110                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003123                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003123                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003123                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003123                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23916.478331                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23916.478331                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        27381                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        27381                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23949.796972                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23949.796972                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23949.796972                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23949.796972                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
